Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  4 20:40:01 2023
| Host         : Bestia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ControlUnit_timing_summary_routed.rpt -pb ControlUnit_timing_summary_routed.pb -rpx ControlUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : ControlUnit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    86          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (201)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: MouseClock (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Decode_Message/NewData_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (201)
--------------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.804        0.000                      0                  216        0.175        0.000                      0                  216        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.804        0.000                      0                  214        0.175        0.000                      0                  214        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.142        0.000                      0                    2        5.521        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.642ns (23.784%)  route 2.057ns (76.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.186     6.787    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.872     7.783    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[29]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.642ns (23.784%)  route 2.057ns (76.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.186     6.787    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.872     7.783    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[30]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.642ns (25.027%)  route 1.923ns (74.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.186     6.787    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.738     7.648    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y41         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446     9.787    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y41         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X28Y41         FDRE (Setup_fdre_C_R)       -0.426     9.586    Display_Number/Binary_To_BCD/I_reg[13]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.642ns (25.027%)  route 1.923ns (74.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.186     6.787    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.738     7.648    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y41         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446     9.787    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y41         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X28Y41         FDRE (Setup_fdre_C_R)       -0.426     9.586    Display_Number/Binary_To_BCD/I_reg[14]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.642ns (25.027%)  route 1.923ns (74.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.186     6.787    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.738     7.648    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y41         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446     9.787    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y41         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X28Y41         FDRE (Setup_fdre_C_R)       -0.426     9.586    Display_Number/Binary_To_BCD/I_reg[15]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[16]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.642ns (25.027%)  route 1.923ns (74.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.186     6.787    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.738     7.648    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y41         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446     9.787    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y41         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X28Y41         FDRE (Setup_fdre_C_R)       -0.426     9.586    Display_Number/Binary_To_BCD/I_reg[16]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.642ns (25.295%)  route 1.896ns (74.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.186     6.787    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.710     7.621    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y44         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[25]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.642ns (25.295%)  route 1.896ns (74.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.186     6.787    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.710     7.621    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y44         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[26]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.642ns (25.295%)  route 1.896ns (74.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.186     6.787    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.710     7.621    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y44         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[27]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/I_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.642ns (25.295%)  route 1.896ns (74.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          1.186     6.787    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  Display_Number/Binary_To_BCD/I[30]_i_1/O
                         net (fo=31, routed)          0.710     7.621    Display_Number/Binary_To_BCD/I[30]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447     9.788    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X28Y44         FDRE                                         r  Display_Number/Binary_To_BCD/I_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X28Y44         FDRE (Setup_fdre_C_R)       -0.426     9.587    Display_Number/Binary_To_BCD/I_reg[28]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  1.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/BCD_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.239%)  route 0.123ns (45.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.146     6.591 r  Display_Number/Binary_To_BCD/vBuff_reg[25]/Q
                         net (fo=5, routed)           0.123     6.714    Display_Number/Binary_To_BCD/vBuff_reg_n_0_[25]
    SLICE_X33Y41         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.461    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.078     6.539    Display_Number/Binary_To_BCD/BCD_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.539    
                         arrival time                           6.714    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/BCD_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.233%)  route 0.134ns (47.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.146     6.591 r  Display_Number/Binary_To_BCD/vBuff_reg[21]/Q
                         net (fo=5, routed)           0.134     6.725    Display_Number/Binary_To_BCD/p_0_in[1]
    SLICE_X33Y41         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.461    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.082     6.543    Display_Number/Binary_To_BCD/BCD_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.543    
                         arrival time                           6.725    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/BCD_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.478%)  route 0.132ns (47.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.146     6.591 r  Display_Number/Binary_To_BCD/vBuff_reg[31]/Q
                         net (fo=3, routed)           0.132     6.723    Display_Number/Binary_To_BCD/vBuff_reg_n_0_[31]
    SLICE_X33Y41         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.461    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.077     6.538    Display_Number/Binary_To_BCD/BCD_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.538    
                         arrival time                           6.723    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.309ns  (logic 0.191ns (61.882%)  route 0.118ns (38.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.146     6.591 r  Display_Number/Binary_To_BCD/vBuff_reg[27]/Q
                         net (fo=6, routed)           0.118     6.709    Display_Number/Binary_To_BCD/vBuff_reg_n_0_[27]
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.045     6.754 r  Display_Number/Binary_To_BCD/vBuff[28]_i_1/O
                         net (fo=1, routed)           0.000     6.754    Display_Number/Binary_To_BCD/vBuff[28]
    SLICE_X33Y42         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.461    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.099     6.560    Display_Number/Binary_To_BCD/vBuff_reg[28]
  -------------------------------------------------------------------
                         required time                         -6.560    
                         arrival time                           6.754    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/BCD_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.167ns (57.387%)  route 0.124ns (42.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.167     6.612 r  Display_Number/Binary_To_BCD/vBuff_reg[17]/Q
                         net (fo=5, routed)           0.124     6.736    Display_Number/Binary_To_BCD/L[17]
    SLICE_X33Y41         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.461    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.079     6.540    Display_Number/Binary_To_BCD/BCD_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.540    
                         arrival time                           6.736    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/BCD_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.006%)  route 0.146ns (49.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.146     6.591 r  Display_Number/Binary_To_BCD/vBuff_reg[24]/Q
                         net (fo=6, routed)           0.146     6.737    Display_Number/Binary_To_BCD/vBuff_reg_n_0_[24]
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.461    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.078     6.539    Display_Number/Binary_To_BCD/BCD_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.539    
                         arrival time                           6.737    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (54.969%)  route 0.156ns (45.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.146     6.591 r  Display_Number/Binary_To_BCD/vBuff_reg[16]/Q
                         net (fo=6, routed)           0.156     6.748    Display_Number/Binary_To_BCD/L[16]
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.045     6.793 r  Display_Number/Binary_To_BCD/vBuff[18]_i_1/O
                         net (fo=1, routed)           0.000     6.793    Display_Number/Binary_To_BCD/vBuff[18]
    SLICE_X30Y41         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.461    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.124     6.585    Display_Number/Binary_To_BCD/vBuff_reg[18]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.157%)  route 0.140ns (39.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.167     6.612 r  Display_Number/Binary_To_BCD/vBuff_reg[0]/Q
                         net (fo=1, routed)           0.140     6.753    Display_Number/Binary_To_BCD/vBuff_reg_n_0_[0]
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.045     6.798 r  Display_Number/Binary_To_BCD/vBuff[1]_i_1/O
                         net (fo=1, routed)           0.000     6.798    Display_Number/Binary_To_BCD/vBuff[1]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.462    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.125     6.587    Display_Number/Binary_To_BCD/vBuff_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.798    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.343ns  (logic 0.250ns (72.936%)  route 0.093ns (27.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     6.446    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.151     6.597 r  Display_Number/Binary_To_BCD/vBuff_reg[5]/Q
                         net (fo=1, routed)           0.093     6.690    Display_Number/Binary_To_BCD/vBuff_reg_n_0_[5]
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.099     6.789 r  Display_Number/Binary_To_BCD/vBuff[6]_i_1/O
                         net (fo=1, routed)           0.000     6.789    Display_Number/Binary_To_BCD/vBuff[6]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.446    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.125     6.571    Display_Number/Binary_To_BCD/vBuff_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.571    
                         arrival time                           6.789    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Display_Number/Binary_To_BCD/vBuff_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/BCD_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.312ns  (logic 0.167ns (53.489%)  route 0.145ns (46.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 6.445 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     6.445    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.167     6.612 r  Display_Number/Binary_To_BCD/vBuff_reg[18]/Q
                         net (fo=5, routed)           0.145     6.757    Display_Number/Binary_To_BCD/L[18]
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.461    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.077     6.538    Display_Number/Binary_To_BCD/BCD_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.538    
                         arrival time                           6.757    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   Decode_Message/Generate_Clk.Idle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   Decode_Message/NewData_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y36   Display_Number/Refresh_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   Display_Number/Refresh_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y38   Display_Number/Refresh_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   Display_Number/Refresh_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   Display_Number/Refresh_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   Display_Number/Refresh_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y39   Display_Number/Refresh_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   Decode_Message/Generate_Clk.Idle_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   Decode_Message/Generate_Clk.Idle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Decode_Message/NewData_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Decode_Message/NewData_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   Display_Number/Refresh_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   Display_Number/Refresh_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   Decode_Message/Generate_Clk.Idle_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   Decode_Message/Generate_Clk.Idle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Decode_Message/NewData_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Decode_Message/NewData_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   Display_Number/Refresh_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   Display_Number/Refresh_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y38   Display_Number/Refresh_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.518ns (37.410%)  route 0.867ns (62.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.867     6.468    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         FDCE                                         f  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446     9.787    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X29Y41         FDCE                                         r  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.402     9.610    Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.518ns (37.721%)  route 0.855ns (62.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.855     6.457    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         FDCE                                         f  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446     9.787    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.402     9.610    Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                          9.610    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  3.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.521ns  (arrival time - required time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.268%)  route 0.344ns (67.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 11.444 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561    11.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164    11.608 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.344    11.952    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y42         FDCE                                         f  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.481    
                         clock uncertainty            0.035     6.516    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.085     6.431    Display_Number/Binary_To_BCD/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.431    
                         arrival time                          11.952    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.553ns  (arrival time - required time)
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.334%)  route 0.377ns (69.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 11.444 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561    11.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164    11.608 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.377    11.985    Display_Number/Binary_To_BCD/NextAnode[0]
    SLICE_X29Y41         FDCE                                         f  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X29Y41         FDCE                                         r  Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.481    
                         clock uncertainty            0.035     6.516    
    SLICE_X29Y41         FDCE (Remov_fdce_C_CLR)     -0.085     6.431    Display_Number/Binary_To_BCD/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.431    
                         arrival time                          11.985    
  -------------------------------------------------------------------
                         slack                                  5.553    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           201 Endpoints
Min Delay           201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.135ns  (logic 3.459ns (37.867%)  route 5.676ns (62.133%))
  Logic Levels:           12  (CARRY4=9 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.822     1.281    Count/internal_count_reg[15]_0[0]
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.152     1.433 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.532     1.965    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     2.747 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.747    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.203 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.865     5.067    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.342     5.409 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          2.457     7.867    Count/internal_count11_out
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     8.459 r  Count/internal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    Count/internal_count_reg[12]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  Count/internal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    Count/internal_count_reg[16]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  Count/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    Count/internal_count_reg[20]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  Count/internal_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.801    Count/internal_count_reg[24]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.135 r  Count/internal_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.135    Count/internal_count_reg[28]_i_1_n_6
    SLICE_X31Y49         FDCE                                         r  Count/internal_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 3.438ns (37.724%)  route 5.676ns (62.276%))
  Logic Levels:           12  (CARRY4=9 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.822     1.281    Count/internal_count_reg[15]_0[0]
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.152     1.433 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.532     1.965    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     2.747 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.747    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.203 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.865     5.067    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.342     5.409 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          2.457     7.867    Count/internal_count11_out
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     8.459 r  Count/internal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    Count/internal_count_reg[12]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  Count/internal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    Count/internal_count_reg[16]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  Count/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    Count/internal_count_reg[20]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  Count/internal_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.801    Count/internal_count_reg[24]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.114 r  Count/internal_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.114    Count/internal_count_reg[28]_i_1_n_4
    SLICE_X31Y49         FDCE                                         r  Count/internal_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.040ns  (logic 3.364ns (37.214%)  route 5.676ns (62.786%))
  Logic Levels:           12  (CARRY4=9 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.822     1.281    Count/internal_count_reg[15]_0[0]
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.152     1.433 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.532     1.965    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     2.747 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.747    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.203 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.865     5.067    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.342     5.409 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          2.457     7.867    Count/internal_count11_out
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     8.459 r  Count/internal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    Count/internal_count_reg[12]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  Count/internal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    Count/internal_count_reg[16]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  Count/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    Count/internal_count_reg[20]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  Count/internal_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.801    Count/internal_count_reg[24]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.040 r  Count/internal_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.040    Count/internal_count_reg[28]_i_1_n_5
    SLICE_X31Y49         FDCE                                         r  Count/internal_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 3.348ns (37.103%)  route 5.676ns (62.897%))
  Logic Levels:           12  (CARRY4=9 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.822     1.281    Count/internal_count_reg[15]_0[0]
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.152     1.433 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.532     1.965    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     2.747 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.747    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.203 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.865     5.067    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.342     5.409 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          2.457     7.867    Count/internal_count11_out
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     8.459 r  Count/internal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    Count/internal_count_reg[12]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  Count/internal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    Count/internal_count_reg[16]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  Count/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    Count/internal_count_reg[20]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  Count/internal_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.801    Count/internal_count_reg[24]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.024 r  Count/internal_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.024    Count/internal_count_reg[28]_i_1_n_7
    SLICE_X31Y49         FDCE                                         r  Count/internal_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 3.345ns (37.082%)  route 5.676ns (62.918%))
  Logic Levels:           11  (CARRY4=8 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.822     1.281    Count/internal_count_reg[15]_0[0]
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.152     1.433 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.532     1.965    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     2.747 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.747    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.203 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.865     5.067    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.342     5.409 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          2.457     7.867    Count/internal_count11_out
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     8.459 r  Count/internal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    Count/internal_count_reg[12]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  Count/internal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    Count/internal_count_reg[16]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  Count/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    Count/internal_count_reg[20]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.021 r  Count/internal_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.021    Count/internal_count_reg[24]_i_1_n_6
    SLICE_X31Y48         FDCE                                         r  Count/internal_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 3.324ns (36.935%)  route 5.676ns (63.065%))
  Logic Levels:           11  (CARRY4=8 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.822     1.281    Count/internal_count_reg[15]_0[0]
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.152     1.433 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.532     1.965    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     2.747 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.747    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.203 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.865     5.067    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.342     5.409 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          2.457     7.867    Count/internal_count11_out
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     8.459 r  Count/internal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    Count/internal_count_reg[12]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  Count/internal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    Count/internal_count_reg[16]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  Count/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    Count/internal_count_reg[20]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.000 r  Count/internal_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.000    Count/internal_count_reg[24]_i_1_n_4
    SLICE_X31Y48         FDCE                                         r  Count/internal_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.926ns  (logic 3.250ns (36.412%)  route 5.676ns (63.588%))
  Logic Levels:           11  (CARRY4=8 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.822     1.281    Count/internal_count_reg[15]_0[0]
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.152     1.433 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.532     1.965    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     2.747 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.747    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.203 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.865     5.067    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.342     5.409 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          2.457     7.867    Count/internal_count11_out
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     8.459 r  Count/internal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    Count/internal_count_reg[12]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  Count/internal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    Count/internal_count_reg[16]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  Count/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    Count/internal_count_reg[20]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.926 r  Count/internal_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.926    Count/internal_count_reg[24]_i_1_n_5
    SLICE_X31Y48         FDCE                                         r  Count/internal_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 3.234ns (36.298%)  route 5.676ns (63.702%))
  Logic Levels:           11  (CARRY4=8 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.822     1.281    Count/internal_count_reg[15]_0[0]
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.152     1.433 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.532     1.965    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     2.747 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.747    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.203 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.865     5.067    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.342     5.409 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          2.457     7.867    Count/internal_count11_out
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     8.459 r  Count/internal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    Count/internal_count_reg[12]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  Count/internal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    Count/internal_count_reg[16]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  Count/internal_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    Count/internal_count_reg[20]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.910 r  Count/internal_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.910    Count/internal_count_reg[24]_i_1_n_7
    SLICE_X31Y48         FDCE                                         r  Count/internal_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 3.231ns (36.277%)  route 5.676ns (63.723%))
  Logic Levels:           10  (CARRY4=7 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.822     1.281    Count/internal_count_reg[15]_0[0]
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.152     1.433 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.532     1.965    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     2.747 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.747    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.203 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.865     5.067    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.342     5.409 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          2.457     7.867    Count/internal_count11_out
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     8.459 r  Count/internal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    Count/internal_count_reg[12]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  Count/internal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    Count/internal_count_reg[16]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.907 r  Count/internal_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.907    Count/internal_count_reg[20]_i_1_n_6
    SLICE_X31Y47         FDCE                                         r  Count/internal_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Count/internal_count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.886ns  (logic 3.210ns (36.126%)  route 5.676ns (63.874%))
  Logic Levels:           10  (CARRY4=7 FDCE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.822     1.281    Count/internal_count_reg[15]_0[0]
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.152     1.433 r  Count/internal_count2_carry_i_1/O
                         net (fo=1, routed)           0.532     1.965    Count/internal_count2_carry_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     2.747 r  Count/internal_count2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.747    Count/internal_count2_carry_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  Count/internal_count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.861    Count/internal_count2_carry__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.975 r  Count/internal_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.975    Count/internal_count2_carry__1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.203 r  Count/internal_count2_carry__2/CO[2]
                         net (fo=34, routed)          1.865     5.067    Count/CO[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.342     5.409 r  Count/internal_count[0]_i_3/O
                         net (fo=32, routed)          2.457     7.867    Count/internal_count11_out
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     8.459 r  Count/internal_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    Count/internal_count_reg[12]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.573 r  Count/internal_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    Count/internal_count_reg[16]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.886 r  Count/internal_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.886    Count/internal_count_reg[20]_i_1_n_4
    SLICE_X31Y47         FDCE                                         r  Count/internal_count_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.133ns (50.624%)  route 0.130ns (49.376%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[22]/C
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  Decode_Message/MouseReg_reg[22]/Q
                         net (fo=2, routed)           0.130     0.263    Decode_Message/p_0_in2_in
    SLICE_X29Y46         FDCE                                         r  Decode_Message/MouseReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.146ns (54.824%)  route 0.120ns (45.176%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[26]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Decode_Message/MouseReg_reg[26]/Q
                         net (fo=2, routed)           0.120     0.266    Decode_Message/MouseReg_reg_n_0_[26]
    SLICE_X29Y45         FDCE                                         r  Decode_Message/MouseReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.133ns (49.598%)  route 0.135ns (50.402%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[20]/C
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  Decode_Message/MouseReg_reg[20]/Q
                         net (fo=2, routed)           0.135     0.268    Decode_Message/MouseReg_reg_n_0_[20]
    SLICE_X29Y48         FDCE                                         r  Decode_Message/MouseReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.133ns (49.549%)  route 0.135ns (50.451%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[21]/C
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  Decode_Message/MouseReg_reg[21]/Q
                         net (fo=2, routed)           0.135     0.268    Decode_Message/MouseReg_reg_n_0_[21]
    SLICE_X29Y48         FDCE                                         r  Decode_Message/MouseReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.146ns (54.046%)  route 0.124ns (45.954%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[29]/C
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Decode_Message/MouseReg_reg[29]/Q
                         net (fo=2, routed)           0.124     0.270    Decode_Message/MouseReg_reg_n_0_[29]
    SLICE_X28Y46         FDCE                                         r  Decode_Message/MouseReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseBits_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseBits_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE                         0.000     0.000 r  Decode_Message/MouseBits_reg[5]/C
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Decode_Message/MouseBits_reg[5]/Q
                         net (fo=8, routed)           0.088     0.229    Decode_Message/MouseBits_reg_n_0_[5]
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  Decode_Message/MouseBits[2]_i_1/O
                         net (fo=1, routed)           0.000     0.274    Decode_Message/MouseBits[2]_i_1_n_0
    SLICE_X37Y44         FDCE                                         r  Decode_Message/MouseBits_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.557%)  route 0.132ns (47.443%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[15]/C
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Decode_Message/MouseReg_reg[15]/Q
                         net (fo=2, routed)           0.132     0.278    Decode_Message/MouseReg_reg_n_0_[15]
    SLICE_X28Y48         FDCE                                         r  Decode_Message/MouseReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.146ns (52.110%)  route 0.134ns (47.890%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[38]/C
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Decode_Message/MouseReg_reg[38]/Q
                         net (fo=3, routed)           0.134     0.280    Decode_Message/p_2_in
    SLICE_X29Y45         FDCE                                         r  Decode_Message/MouseReg_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.167ns (57.978%)  route 0.121ns (42.022%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[7]/C
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  Decode_Message/MouseReg_reg[7]/Q
                         net (fo=2, routed)           0.121     0.288    Decode_Message/MouseReg_reg_n_0_[7]
    SLICE_X34Y46         FDCE                                         r  Decode_Message/MouseReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Decode_Message/MouseReg_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Decode_Message/MouseReg_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.146ns (48.638%)  route 0.154ns (51.362%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE                         0.000     0.000 r  Decode_Message/MouseReg_reg[19]/C
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Decode_Message/MouseReg_reg[19]/Q
                         net (fo=2, routed)           0.154     0.300    Decode_Message/MouseReg_reg_n_0_[19]
    SLICE_X29Y48         FDCE                                         r  Decode_Message/MouseReg_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.861ns  (logic 4.468ns (45.316%)  route 5.392ns (54.684%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.459    10.543 r  Display_Number/Binary_To_BCD/BCD_reg[11]/Q
                         net (fo=1, routed)           1.099    11.642    Display_Number/Binary_To_BCD/p_2_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.766 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.687    12.453    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X33Y40         LUT4 (Prop_lut4_I1_O)        0.152    12.605 r  Display_Number/Binary_To_BCD/Segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.606    16.212    Segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    19.945 r  Segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.945    Segments[0]
    U7                                                                r  Segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.785ns  (logic 4.474ns (45.723%)  route 5.311ns (54.277%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.459    10.543 f  Display_Number/Binary_To_BCD/BCD_reg[10]/Q
                         net (fo=1, routed)           0.861    11.404    Display_Number/Binary_To_BCD/p_2_in[2]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.528 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.089    12.617    Display_Number/Binary_To_BCD/Digit__31[2]
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.153    12.770 r  Display_Number/Binary_To_BCD/Segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.361    16.131    Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    19.870 r  Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.870    Segments[4]
    U8                                                                r  Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.604ns  (logic 4.472ns (46.563%)  route 5.132ns (53.437%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.459    10.543 f  Display_Number/Binary_To_BCD/BCD_reg[11]/Q
                         net (fo=1, routed)           1.099    11.642    Display_Number/Binary_To_BCD/p_2_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.689    12.455    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.152    12.607 r  Display_Number/Binary_To_BCD/Segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.344    15.952    Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.737    19.689 r  Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.689    Segments[5]
    W6                                                                r  Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.593ns  (logic 4.243ns (44.228%)  route 5.350ns (55.772%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.459    10.543 r  Display_Number/Binary_To_BCD/BCD_reg[10]/Q
                         net (fo=1, routed)           0.861    11.404    Display_Number/Binary_To_BCD/p_2_in[2]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.528 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.089    12.617    Display_Number/Binary_To_BCD/Digit__31[2]
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.741 r  Display_Number/Binary_To_BCD/Segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.400    16.141    Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    19.677 r  Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.677    Segments[3]
    V8                                                                r  Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.523ns  (logic 4.211ns (44.225%)  route 5.311ns (55.775%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.459    10.543 f  Display_Number/Binary_To_BCD/BCD_reg[11]/Q
                         net (fo=1, routed)           1.099    11.642    Display_Number/Binary_To_BCD/p_2_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.687    12.453    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.124    12.577 r  Display_Number/Binary_To_BCD/Segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.525    16.103    Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.607 r  Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.607    Segments[1]
    V5                                                                r  Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 4.218ns (44.775%)  route 5.202ns (55.225%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.459    10.543 f  Display_Number/Binary_To_BCD/BCD_reg[11]/Q
                         net (fo=1, routed)           1.099    11.642    Display_Number/Binary_To_BCD/p_2_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.903    12.670    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X32Y40         LUT4 (Prop_lut4_I3_O)        0.124    12.794 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.200    15.993    Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.504 r  Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.504    Segments[6]
    W7                                                                r  Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Binary_To_BCD/BCD_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.257ns  (logic 4.227ns (45.660%)  route 5.030ns (54.340%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563    10.084    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  Display_Number/Binary_To_BCD/BCD_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.459    10.543 f  Display_Number/Binary_To_BCD/BCD_reg[11]/Q
                         net (fo=1, routed)           1.099    11.642    Display_Number/Binary_To_BCD/p_2_in[3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.689    12.455    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X33Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.579 r  Display_Number/Binary_To_BCD/Segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.242    15.822    Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.342 r  Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.342    Segments[2]
    U5                                                                r  Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.437ns  (logic 4.388ns (52.015%)  route 4.048ns (47.985%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.847     6.448    Display_Number/NextAnode__0[1]
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.152     6.600 r  Display_Number/Anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.201     9.802    Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.520 r  Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.520    Anodes[3]
    W4                                                                r  Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 4.375ns (53.691%)  route 3.773ns (46.309%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.854     6.455    Display_Number/NextAnode__0[1]
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.152     6.607 r  Display_Number/Anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.919     9.527    Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.232 r  Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.232    Anodes[0]
    U2                                                                r  Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.828ns  (logic 4.165ns (53.209%)  route 3.663ns (46.791%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     5.083    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.847     6.448    Display_Number/NextAnode__0[1]
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  Display_Number/Anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.816     9.388    Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.911 r  Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.911    Anodes[2]
    V4                                                                r  Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.409ns (53.968%)  route 1.202ns (46.032%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.311     1.920    Display_Number/NextAnode[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.965 r  Display_Number/Anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.891     2.855    Anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.055 r  Anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.055    Anodes[1]
    U4                                                                r  Anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.433ns (54.648%)  route 1.189ns (45.352%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.300     1.909    Display_Number/NextAnode[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  Display_Number/Anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.889     2.842    Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.066 r  Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.066    Anodes[2]
    V4                                                                r  Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.472ns (54.207%)  route 1.244ns (45.793%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.311     1.920    Display_Number/NextAnode[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.042     1.962 r  Display_Number/Anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.932     2.894    Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     4.160 r  Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.160    Anodes[0]
    U2                                                                r  Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.485ns (51.306%)  route 1.410ns (48.694%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[18]/Q
                         net (fo=17, routed)          0.300     1.909    Display_Number/NextAnode[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.043     1.952 r  Display_Number/Anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.109     3.061    Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.339 r  Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.339    Anodes[3]
    W4                                                                r  Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.466ns (49.338%)  route 1.505ns (50.662%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.205     1.813    Display_Number/Binary_To_BCD/NextAnode__0[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.213     2.071    Display_Number/Binary_To_BCD/Digit__31[2]
    SLICE_X32Y40         LUT4 (Prop_lut4_I0_O)        0.045     2.116 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.087     3.203    Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.415 r  Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.415    Segments[6]
    W7                                                                r  Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.490ns (49.746%)  route 1.506ns (50.254%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.231     1.839    Display_Number/Binary_To_BCD/NextAnode__0[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.884 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.104     1.988    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X33Y40         LUT4 (Prop_lut4_I1_O)        0.045     2.033 r  Display_Number/Binary_To_BCD/Segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.171     3.204    Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.440 r  Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.440    Segments[3]
    V8                                                                r  Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.475ns (49.081%)  route 1.530ns (50.919%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.231     1.839    Display_Number/Binary_To_BCD/NextAnode__0[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.201     2.085    Display_Number/Binary_To_BCD/Digit__31[0]
    SLICE_X33Y40         LUT4 (Prop_lut4_I0_O)        0.045     2.130 r  Display_Number/Binary_To_BCD/Segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.098     3.228    Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.449 r  Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.449    Segments[2]
    U5                                                                r  Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.050ns  (logic 1.561ns (51.184%)  route 1.489ns (48.816%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.231     1.839    Display_Number/Binary_To_BCD/NextAnode__0[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.884 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.104     1.988    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.051     2.039 r  Display_Number/Binary_To_BCD/Segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.154     3.193    Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.301     4.494 r  Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.494    Segments[4]
    U8                                                                r  Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.134ns  (logic 1.555ns (49.618%)  route 1.579ns (50.382%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.231     1.839    Display_Number/Binary_To_BCD/NextAnode__0[0]
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.201     2.085    Display_Number/Binary_To_BCD/Digit__31[0]
    SLICE_X33Y40         LUT4 (Prop_lut4_I1_O)        0.049     2.134 r  Display_Number/Binary_To_BCD/Segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.147     3.281    Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.297     4.578 r  Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.578    Segments[5]
    W6                                                                r  Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display_Number/Refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.139ns  (logic 1.460ns (46.493%)  route 1.680ns (53.507%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    Display_Number/Clock_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Display_Number/Refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Display_Number/Refresh_reg[19]/Q
                         net (fo=9, routed)           0.231     1.839    Display_Number/Binary_To_BCD/NextAnode__0[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.884 f  Display_Number/Binary_To_BCD/Segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.243     2.127    Display_Number/Binary_To_BCD/Digit__31[3]
    SLICE_X33Y40         LUT4 (Prop_lut4_I3_O)        0.045     2.172 r  Display_Number/Binary_To_BCD/Segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.206     3.378    Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.583 r  Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.583    Segments[1]
    V5                                                                r  Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Decode_Message/NewData_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.992ns  (logic 1.577ns (31.587%)  route 3.415ns (68.413%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  Reset_IBUF_inst/O
                         net (fo=87, routed)          3.415     4.868    Decode_Message/Reset_IBUF
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.124     4.992 r  Decode_Message/NewData_i_1/O
                         net (fo=1, routed)           0.000     4.992    Decode_Message/NewData_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  Decode_Message/NewData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444     4.785    Decode_Message/Clock_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  Decode_Message/NewData_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Decode_Message/Generate_Clk.Idle_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.943ns  (logic 1.453ns (29.392%)  route 3.490ns (70.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  Reset_IBUF_inst/O
                         net (fo=87, routed)          3.490     4.943    Decode_Message/Reset_IBUF
    SLICE_X35Y45         FDPE                                         f  Decode_Message/Generate_Clk.Idle_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.444     4.785    Decode_Message/Clock_IBUF_BUFG
    SLICE_X35Y45         FDPE                                         r  Decode_Message/Generate_Clk.Idle_reg/C

Slack:                    inf
  Source:                 Count/internal_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.737ns  (logic 0.612ns (35.237%)  route 1.125ns (64.763%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE                         0.000     0.000 r  Count/internal_count_reg[7]/C
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[7]/Q
                         net (fo=5, routed)           1.125     1.584    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[6]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.153     1.737 r  Display_Number/Binary_To_BCD/vBuff[7]_i_1/O
                         net (fo=1, routed)           0.000     1.737    Display_Number/Binary_To_BCD/vBuff[7]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.484ns  (logic 0.583ns (39.291%)  route 0.901ns (60.709%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE                         0.000     0.000 r  Count/internal_count_reg[12]/C
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[12]/Q
                         net (fo=5, routed)           0.901     1.360    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[11]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.484 r  Display_Number/Binary_To_BCD/vBuff[12]_i_1/O
                         net (fo=1, routed)           0.000     1.484    Display_Number/Binary_To_BCD/vBuff[12]
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.451ns  (logic 0.609ns (41.965%)  route 0.842ns (58.035%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[3]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[3]/Q
                         net (fo=6, routed)           0.842     1.301    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[2]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.150     1.451 r  Display_Number/Binary_To_BCD/vBuff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.451    Display_Number/Binary_To_BCD/vBuff[3]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.450ns  (logic 0.611ns (42.148%)  route 0.839ns (57.852%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE                         0.000     0.000 r  Count/internal_count_reg[15]/C
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[15]/Q
                         net (fo=5, routed)           0.839     1.298    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[14]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.152     1.450 r  Display_Number/Binary_To_BCD/vBuff[15]_i_2/O
                         net (fo=1, routed)           0.000     1.450    Display_Number/Binary_To_BCD/vBuff[15]
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.611ns (42.468%)  route 0.828ns (57.532%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE                         0.000     0.000 r  Count/internal_count_reg[13]/C
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[13]/Q
                         net (fo=6, routed)           0.828     1.287    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[12]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.152     1.439 r  Display_Number/Binary_To_BCD/vBuff[13]_i_1/O
                         net (fo=1, routed)           0.000     1.439    Display_Number/Binary_To_BCD/vBuff[13]
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 0.583ns (44.362%)  route 0.731ns (55.638%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE                         0.000     0.000 r  Count/internal_count_reg[14]/C
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[14]/Q
                         net (fo=5, routed)           0.731     1.190    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[13]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     1.314 r  Display_Number/Binary_To_BCD/vBuff[14]_i_1/O
                         net (fo=1, routed)           0.000     1.314    Display_Number/Binary_To_BCD/vBuff[14]
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.609ns (46.406%)  route 0.703ns (53.594%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  Count/internal_count_reg[11]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[11]/Q
                         net (fo=6, routed)           0.703     1.162    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[10]
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.150     1.312 r  Display_Number/Binary_To_BCD/vBuff[11]_i_1/O
                         net (fo=1, routed)           0.000     1.312    Display_Number/Binary_To_BCD/vBuff[11]
    SLICE_X30Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.265ns  (logic 0.583ns (46.081%)  route 0.682ns (53.919%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[2]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  Count/internal_count_reg[2]/Q
                         net (fo=6, routed)           0.682     1.141    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[1]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.124     1.265 r  Display_Number/Binary_To_BCD/vBuff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.265    Display_Number/Binary_To_BCD/vBuff[2]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445     9.786    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Count/internal_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.191ns (64.913%)  route 0.103ns (35.087%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  Count/internal_count_reg[8]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[8]/Q
                         net (fo=6, routed)           0.103     0.249    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[7]
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.294 r  Display_Number/Binary_To_BCD/vBuff[8]_i_1/O
                         net (fo=1, routed)           0.000     0.294    Display_Number/Binary_To_BCD/vBuff[8]
    SLICE_X30Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.370%)  route 0.110ns (36.630%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[0]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[0]/Q
                         net (fo=4, routed)           0.110     0.256    Count/internal_count_reg[0]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.301 r  Count/vBuff[0]_i_1/O
                         net (fo=1, routed)           0.000     0.301    Display_Number/Binary_To_BCD/D[0]
    SLICE_X30Y42         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     6.958    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.191ns (62.540%)  route 0.114ns (37.460%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE                         0.000     0.000 r  Count/internal_count_reg[4]/C
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[4]/Q
                         net (fo=5, routed)           0.114     0.260    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[3]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.305 r  Display_Number/Binary_To_BCD/vBuff[4]_i_1/O
                         net (fo=1, routed)           0.000     0.305    Display_Number/Binary_To_BCD/vBuff[4]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Decode_Message/Trigger_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decode_Message/Generate_Clk.Idle_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE                         0.000     0.000 r  Decode_Message/Trigger_reg/C
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  Decode_Message/Trigger_reg/Q
                         net (fo=3, routed)           0.105     0.272    Decode_Message/Trigger
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.317 r  Decode_Message/Generate_Clk.Idle_i_1/O
                         net (fo=1, routed)           0.000     0.317    Decode_Message/Generate_Clk.Idle_i_1_n_0
    SLICE_X35Y45         FDPE                                         r  Decode_Message/Generate_Clk.Idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    Decode_Message/Clock_IBUF_BUFG
    SLICE_X35Y45         FDPE                                         r  Decode_Message/Generate_Clk.Idle_reg/C

Slack:                    inf
  Source:                 Count/internal_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.191ns (54.319%)  route 0.161ns (45.681%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  Count/internal_count_reg[1]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[1]/Q
                         net (fo=4, routed)           0.161     0.307    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[0]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.352 r  Display_Number/Binary_To_BCD/vBuff[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    Display_Number/Binary_To_BCD/vBuff[1]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.191ns (54.199%)  route 0.161ns (45.801%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE                         0.000     0.000 r  Count/internal_count_reg[6]/C
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[6]/Q
                         net (fo=5, routed)           0.161     0.307    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[5]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.352 r  Display_Number/Binary_To_BCD/vBuff[6]_i_1/O
                         net (fo=1, routed)           0.000     0.352    Display_Number/Binary_To_BCD/vBuff[6]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.193ns (54.314%)  route 0.162ns (45.686%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  Count/internal_count_reg[9]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[9]/Q
                         net (fo=6, routed)           0.162     0.308    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[8]
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.047     0.355 r  Display_Number/Binary_To_BCD/vBuff[9]_i_1/O
                         net (fo=1, routed)           0.000     0.355    Display_Number/Binary_To_BCD/vBuff[9]
    SLICE_X30Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.193ns (54.304%)  route 0.162ns (45.696%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE                         0.000     0.000 r  Count/internal_count_reg[5]/C
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[5]/Q
                         net (fo=5, routed)           0.162     0.308    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[4]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.047     0.355 r  Display_Number/Binary_To_BCD/vBuff[5]_i_1/O
                         net (fo=1, routed)           0.000     0.355    Display_Number/Binary_To_BCD/vBuff[5]
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Count/internal_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display_Number/Binary_To_BCD/vBuff_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.281%)  route 0.167ns (46.719%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  Count/internal_count_reg[10]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  Count/internal_count_reg[10]/Q
                         net (fo=6, routed)           0.167     0.313    Display_Number/Binary_To_BCD/vBuff_reg[15]_0[9]
    SLICE_X30Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  Display_Number/Binary_To_BCD/vBuff[10]_i_1/O
                         net (fo=1, routed)           0.000     0.358    Display_Number/Binary_To_BCD/vBuff[10]
    SLICE_X30Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     6.959    Display_Number/Binary_To_BCD/Clock_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  Display_Number/Binary_To_BCD/vBuff_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Decode_Message/Trigger_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Decode_Message/NewData_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.212ns (56.931%)  route 0.160ns (43.069%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE                         0.000     0.000 r  Decode_Message/Trigger_reg/C
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  Decode_Message/Trigger_reg/Q
                         net (fo=3, routed)           0.160     0.327    Decode_Message/Trigger
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.372 r  Decode_Message/NewData_i_1/O
                         net (fo=1, routed)           0.000     0.372    Decode_Message/NewData_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  Decode_Message/NewData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    Decode_Message/Clock_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  Decode_Message/NewData_reg/C





