@W: MT529 :"d:\projects\fpga\ksenia\pwm_project\changing_pwm_parameters\changing_pwm_parameters.v":49:0:49:5|Found inferred clock top|CLK which controls 27 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\ksenia\pwm_project\changing_pwm_parameters\changing_pwm_parameters.v":62:0:62:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\ksenia\pwm_project\changing_pwm_parameters\changing_pwm_parameters.v":73:0:73:5|Found inferred clock top|level_inferred_clock which controls 3 sequential elements including up[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\ksenia\pwm_project\changing_pwm_parameters\changing_pwm_parameters.v":77:0:77:5|Found inferred clock top|level2_inferred_clock which controls 3 sequential elements including down[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
