// Seed: 216074076
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
  assign module_1.id_3 = 0;
endmodule
program module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    output supply0 id_3
);
  assign id_3 = id_1 << id_1;
  module_0 modCall_1 ();
  assign id_3 = id_1;
  assign id_2 = -1;
endprogram
module module_2 #(
    parameter id_0 = 32'd77,
    parameter id_1 = 32'd23
) (
    input supply0 _id_0,
    input supply0 _id_1,
    input tri0 id_2
);
  parameter id_4 = "";
  module_0 modCall_1 ();
  if (1) wire id_5;
  logic [id_0 : -1 'h0] id_6, id_7;
  logic [id_1 : id_1] id_8;
  parameter id_9 = -1;
  wire id_10;
  assign id_6 = id_8;
  parameter id_11 = 1;
endmodule
