
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readprofile_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400fa8 <.init>:
  400fa8:	stp	x29, x30, [sp, #-16]!
  400fac:	mov	x29, sp
  400fb0:	bl	401300 <ferror@plt+0x60>
  400fb4:	ldp	x29, x30, [sp], #16
  400fb8:	ret

Disassembly of section .plt:

0000000000400fc0 <_exit@plt-0x20>:
  400fc0:	stp	x16, x30, [sp, #-16]!
  400fc4:	adrp	x16, 412000 <ferror@plt+0x10d60>
  400fc8:	ldr	x17, [x16, #4088]
  400fcc:	add	x16, x16, #0xff8
  400fd0:	br	x17
  400fd4:	nop
  400fd8:	nop
  400fdc:	nop

0000000000400fe0 <_exit@plt>:
  400fe0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  400fe4:	ldr	x17, [x16]
  400fe8:	add	x16, x16, #0x0
  400fec:	br	x17

0000000000400ff0 <setuid@plt>:
  400ff0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  400ff4:	ldr	x17, [x16, #8]
  400ff8:	add	x16, x16, #0x8
  400ffc:	br	x17

0000000000401000 <strtoul@plt>:
  401000:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401004:	ldr	x17, [x16, #16]
  401008:	add	x16, x16, #0x10
  40100c:	br	x17

0000000000401010 <strlen@plt>:
  401010:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401014:	ldr	x17, [x16, #24]
  401018:	add	x16, x16, #0x18
  40101c:	br	x17

0000000000401020 <fputs@plt>:
  401020:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401024:	ldr	x17, [x16, #32]
  401028:	add	x16, x16, #0x20
  40102c:	br	x17

0000000000401030 <exit@plt>:
  401030:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401034:	ldr	x17, [x16, #40]
  401038:	add	x16, x16, #0x28
  40103c:	br	x17

0000000000401040 <dup@plt>:
  401040:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401044:	ldr	x17, [x16, #48]
  401048:	add	x16, x16, #0x30
  40104c:	br	x17

0000000000401050 <sprintf@plt>:
  401050:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401054:	ldr	x17, [x16, #56]
  401058:	add	x16, x16, #0x38
  40105c:	br	x17

0000000000401060 <__cxa_atexit@plt>:
  401060:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401064:	ldr	x17, [x16, #64]
  401068:	add	x16, x16, #0x40
  40106c:	br	x17

0000000000401070 <fputc@plt>:
  401070:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401074:	ldr	x17, [x16, #72]
  401078:	add	x16, x16, #0x48
  40107c:	br	x17

0000000000401080 <lseek@plt>:
  401080:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401084:	ldr	x17, [x16, #80]
  401088:	add	x16, x16, #0x50
  40108c:	br	x17

0000000000401090 <fileno@plt>:
  401090:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401094:	ldr	x17, [x16, #88]
  401098:	add	x16, x16, #0x58
  40109c:	br	x17

00000000004010a0 <fclose@plt>:
  4010a0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4010a4:	ldr	x17, [x16, #96]
  4010a8:	add	x16, x16, #0x60
  4010ac:	br	x17

00000000004010b0 <fopen@plt>:
  4010b0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4010b4:	ldr	x17, [x16, #104]
  4010b8:	add	x16, x16, #0x68
  4010bc:	br	x17

00000000004010c0 <malloc@plt>:
  4010c0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4010c4:	ldr	x17, [x16, #112]
  4010c8:	add	x16, x16, #0x70
  4010cc:	br	x17

00000000004010d0 <open@plt>:
  4010d0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4010d4:	ldr	x17, [x16, #120]
  4010d8:	add	x16, x16, #0x78
  4010dc:	br	x17

00000000004010e0 <popen@plt>:
  4010e0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4010e4:	ldr	x17, [x16, #128]
  4010e8:	add	x16, x16, #0x80
  4010ec:	br	x17

00000000004010f0 <bindtextdomain@plt>:
  4010f0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4010f4:	ldr	x17, [x16, #136]
  4010f8:	add	x16, x16, #0x88
  4010fc:	br	x17

0000000000401100 <__libc_start_main@plt>:
  401100:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401104:	ldr	x17, [x16, #144]
  401108:	add	x16, x16, #0x90
  40110c:	br	x17

0000000000401110 <strcat@plt>:
  401110:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401114:	ldr	x17, [x16, #152]
  401118:	add	x16, x16, #0x98
  40111c:	br	x17

0000000000401120 <close@plt>:
  401120:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401124:	ldr	x17, [x16, #160]
  401128:	add	x16, x16, #0xa0
  40112c:	br	x17

0000000000401130 <__gmon_start__@plt>:
  401130:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401134:	ldr	x17, [x16, #168]
  401138:	add	x16, x16, #0xa8
  40113c:	br	x17

0000000000401140 <write@plt>:
  401140:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401144:	ldr	x17, [x16, #176]
  401148:	add	x16, x16, #0xb0
  40114c:	br	x17

0000000000401150 <abort@plt>:
  401150:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401154:	ldr	x17, [x16, #184]
  401158:	add	x16, x16, #0xb8
  40115c:	br	x17

0000000000401160 <textdomain@plt>:
  401160:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401164:	ldr	x17, [x16, #192]
  401168:	add	x16, x16, #0xc0
  40116c:	br	x17

0000000000401170 <getopt_long@plt>:
  401170:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401174:	ldr	x17, [x16, #200]
  401178:	add	x16, x16, #0xc8
  40117c:	br	x17

0000000000401180 <strcmp@plt>:
  401180:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401184:	ldr	x17, [x16, #208]
  401188:	add	x16, x16, #0xd0
  40118c:	br	x17

0000000000401190 <warn@plt>:
  401190:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401194:	ldr	x17, [x16, #216]
  401198:	add	x16, x16, #0xd8
  40119c:	br	x17

00000000004011a0 <free@plt>:
  4011a0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4011a4:	ldr	x17, [x16, #224]
  4011a8:	add	x16, x16, #0xe0
  4011ac:	br	x17

00000000004011b0 <fflush@plt>:
  4011b0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4011b4:	ldr	x17, [x16, #232]
  4011b8:	add	x16, x16, #0xe8
  4011bc:	br	x17

00000000004011c0 <strcpy@plt>:
  4011c0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4011c4:	ldr	x17, [x16, #240]
  4011c8:	add	x16, x16, #0xf0
  4011cc:	br	x17

00000000004011d0 <warnx@plt>:
  4011d0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4011d4:	ldr	x17, [x16, #248]
  4011d8:	add	x16, x16, #0xf8
  4011dc:	br	x17

00000000004011e0 <read@plt>:
  4011e0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4011e4:	ldr	x17, [x16, #256]
  4011e8:	add	x16, x16, #0x100
  4011ec:	br	x17

00000000004011f0 <dcgettext@plt>:
  4011f0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4011f4:	ldr	x17, [x16, #264]
  4011f8:	add	x16, x16, #0x108
  4011fc:	br	x17

0000000000401200 <__isoc99_sscanf@plt>:
  401200:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401204:	ldr	x17, [x16, #272]
  401208:	add	x16, x16, #0x110
  40120c:	br	x17

0000000000401210 <errx@plt>:
  401210:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401214:	ldr	x17, [x16, #280]
  401218:	add	x16, x16, #0x118
  40121c:	br	x17

0000000000401220 <pclose@plt>:
  401220:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401224:	ldr	x17, [x16, #288]
  401228:	add	x16, x16, #0x120
  40122c:	br	x17

0000000000401230 <printf@plt>:
  401230:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401234:	ldr	x17, [x16, #296]
  401238:	add	x16, x16, #0x128
  40123c:	br	x17

0000000000401240 <__errno_location@plt>:
  401240:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401244:	ldr	x17, [x16, #304]
  401248:	add	x16, x16, #0x130
  40124c:	br	x17

0000000000401250 <uname@plt>:
  401250:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401254:	ldr	x17, [x16, #312]
  401258:	add	x16, x16, #0x138
  40125c:	br	x17

0000000000401260 <fprintf@plt>:
  401260:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401264:	ldr	x17, [x16, #320]
  401268:	add	x16, x16, #0x140
  40126c:	br	x17

0000000000401270 <fgets@plt>:
  401270:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401274:	ldr	x17, [x16, #328]
  401278:	add	x16, x16, #0x148
  40127c:	br	x17

0000000000401280 <err@plt>:
  401280:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401284:	ldr	x17, [x16, #336]
  401288:	add	x16, x16, #0x150
  40128c:	br	x17

0000000000401290 <setlocale@plt>:
  401290:	adrp	x16, 413000 <ferror@plt+0x11d60>
  401294:	ldr	x17, [x16, #344]
  401298:	add	x16, x16, #0x158
  40129c:	br	x17

00000000004012a0 <ferror@plt>:
  4012a0:	adrp	x16, 413000 <ferror@plt+0x11d60>
  4012a4:	ldr	x17, [x16, #352]
  4012a8:	add	x16, x16, #0x160
  4012ac:	br	x17

Disassembly of section .text:

00000000004012b0 <.text>:
  4012b0:	mov	x29, #0x0                   	// #0
  4012b4:	mov	x30, #0x0                   	// #0
  4012b8:	mov	x5, x0
  4012bc:	ldr	x1, [sp]
  4012c0:	add	x2, sp, #0x8
  4012c4:	mov	x6, sp
  4012c8:	movz	x0, #0x0, lsl #48
  4012cc:	movk	x0, #0x0, lsl #32
  4012d0:	movk	x0, #0x40, lsl #16
  4012d4:	movk	x0, #0x1400
  4012d8:	movz	x3, #0x0, lsl #48
  4012dc:	movk	x3, #0x0, lsl #32
  4012e0:	movk	x3, #0x40, lsl #16
  4012e4:	movk	x3, #0x2288
  4012e8:	movz	x4, #0x0, lsl #48
  4012ec:	movk	x4, #0x0, lsl #32
  4012f0:	movk	x4, #0x40, lsl #16
  4012f4:	movk	x4, #0x2308
  4012f8:	bl	401100 <__libc_start_main@plt>
  4012fc:	bl	401150 <abort@plt>
  401300:	adrp	x0, 412000 <ferror@plt+0x10d60>
  401304:	ldr	x0, [x0, #4064]
  401308:	cbz	x0, 401310 <ferror@plt+0x70>
  40130c:	b	401130 <__gmon_start__@plt>
  401310:	ret
  401314:	adrp	x0, 413000 <ferror@plt+0x11d60>
  401318:	add	x0, x0, #0x198
  40131c:	adrp	x1, 413000 <ferror@plt+0x11d60>
  401320:	add	x1, x1, #0x198
  401324:	cmp	x0, x1
  401328:	b.eq	40135c <ferror@plt+0xbc>  // b.none
  40132c:	stp	x29, x30, [sp, #-32]!
  401330:	mov	x29, sp
  401334:	adrp	x0, 402000 <ferror@plt+0xd60>
  401338:	ldr	x0, [x0, #824]
  40133c:	str	x0, [sp, #24]
  401340:	mov	x1, x0
  401344:	cbz	x1, 401354 <ferror@plt+0xb4>
  401348:	adrp	x0, 413000 <ferror@plt+0x11d60>
  40134c:	add	x0, x0, #0x198
  401350:	blr	x1
  401354:	ldp	x29, x30, [sp], #32
  401358:	ret
  40135c:	ret
  401360:	adrp	x0, 413000 <ferror@plt+0x11d60>
  401364:	add	x0, x0, #0x198
  401368:	adrp	x1, 413000 <ferror@plt+0x11d60>
  40136c:	add	x1, x1, #0x198
  401370:	sub	x0, x0, x1
  401374:	lsr	x1, x0, #63
  401378:	add	x0, x1, x0, asr #3
  40137c:	cmp	xzr, x0, asr #1
  401380:	b.eq	4013b8 <ferror@plt+0x118>  // b.none
  401384:	stp	x29, x30, [sp, #-32]!
  401388:	mov	x29, sp
  40138c:	asr	x1, x0, #1
  401390:	adrp	x0, 402000 <ferror@plt+0xd60>
  401394:	ldr	x0, [x0, #832]
  401398:	str	x0, [sp, #24]
  40139c:	mov	x2, x0
  4013a0:	cbz	x2, 4013b0 <ferror@plt+0x110>
  4013a4:	adrp	x0, 413000 <ferror@plt+0x11d60>
  4013a8:	add	x0, x0, #0x198
  4013ac:	blr	x2
  4013b0:	ldp	x29, x30, [sp], #32
  4013b4:	ret
  4013b8:	ret
  4013bc:	adrp	x0, 413000 <ferror@plt+0x11d60>
  4013c0:	ldrb	w0, [x0, #440]
  4013c4:	cbnz	w0, 4013e8 <ferror@plt+0x148>
  4013c8:	stp	x29, x30, [sp, #-16]!
  4013cc:	mov	x29, sp
  4013d0:	bl	401314 <ferror@plt+0x74>
  4013d4:	adrp	x0, 413000 <ferror@plt+0x11d60>
  4013d8:	mov	w1, #0x1                   	// #1
  4013dc:	strb	w1, [x0, #440]
  4013e0:	ldp	x29, x30, [sp], #16
  4013e4:	ret
  4013e8:	ret
  4013ec:	stp	x29, x30, [sp, #-16]!
  4013f0:	mov	x29, sp
  4013f4:	bl	401360 <ferror@plt+0xc0>
  4013f8:	ldp	x29, x30, [sp], #16
  4013fc:	ret
  401400:	stp	x29, x30, [sp, #-96]!
  401404:	stp	x28, x27, [sp, #16]
  401408:	stp	x26, x25, [sp, #32]
  40140c:	stp	x24, x23, [sp, #48]
  401410:	stp	x22, x21, [sp, #64]
  401414:	stp	x20, x19, [sp, #80]
  401418:	mov	x29, sp
  40141c:	sub	sp, sp, #0x1f0
  401420:	mov	x25, x1
  401424:	adrp	x1, 402000 <ferror@plt+0xd60>
  401428:	mov	w21, w0
  40142c:	add	x20, sp, #0xd8
  401430:	add	x1, x1, #0x8e3
  401434:	mov	w0, #0x6                   	// #6
  401438:	str	xzr, [x20, #264]
  40143c:	bl	401290 <setlocale@plt>
  401440:	adrp	x19, 402000 <ferror@plt+0xd60>
  401444:	add	x19, x19, #0x623
  401448:	adrp	x1, 402000 <ferror@plt+0xd60>
  40144c:	add	x1, x1, #0x62e
  401450:	mov	x0, x19
  401454:	bl	4010f0 <bindtextdomain@plt>
  401458:	mov	x0, x19
  40145c:	bl	401160 <textdomain@plt>
  401460:	bl	401da8 <ferror@plt+0xb08>
  401464:	adrp	x8, 413000 <ferror@plt+0x11d60>
  401468:	adrp	x9, 413000 <ferror@plt+0x11d60>
  40146c:	adrp	x23, 402000 <ferror@plt+0xd60>
  401470:	adrp	x24, 402000 <ferror@plt+0xd60>
  401474:	adrp	x26, 402000 <ferror@plt+0xd60>
  401478:	mov	w22, wzr
  40147c:	mov	w28, wzr
  401480:	mov	w19, wzr
  401484:	mov	w27, wzr
  401488:	add	x8, x8, #0x186
  40148c:	add	x9, x9, #0x178
  401490:	add	x23, x23, #0x640
  401494:	add	x24, x24, #0x438
  401498:	add	x26, x26, #0x348
  40149c:	str	wzr, [sp, #72]
  4014a0:	str	wzr, [sp, #52]
  4014a4:	str	wzr, [sp, #28]
  4014a8:	stp	xzr, x9, [sp, #56]
  4014ac:	str	x8, [sp, #16]
  4014b0:	mov	w0, w21
  4014b4:	mov	x1, x25
  4014b8:	mov	x2, x23
  4014bc:	mov	x3, x24
  4014c0:	mov	x4, xzr
  4014c4:	bl	401170 <getopt_long@plt>
  4014c8:	add	w8, w0, #0x1
  4014cc:	cmp	w8, #0x77
  4014d0:	b.hi	401bf8 <ferror@plt+0x958>  // b.pmore
  4014d4:	adr	x9, 4014e4 <ferror@plt+0x244>
  4014d8:	ldrh	w10, [x26, x8, lsl #1]
  4014dc:	add	x9, x9, x10, lsl #2
  4014e0:	br	x9
  4014e4:	adrp	x8, 413000 <ferror@plt+0x11d60>
  4014e8:	ldr	x8, [x8, #416]
  4014ec:	str	x8, [sp, #56]
  4014f0:	b	4014b0 <ferror@plt+0x210>
  4014f4:	add	w19, w19, #0x1
  4014f8:	b	4014b0 <ferror@plt+0x210>
  4014fc:	add	w27, w27, #0x1
  401500:	b	4014b0 <ferror@plt+0x210>
  401504:	add	w28, w28, #0x1
  401508:	b	4014b0 <ferror@plt+0x210>
  40150c:	ldr	w8, [sp, #52]
  401510:	add	w8, w8, #0x1
  401514:	str	w8, [sp, #52]
  401518:	b	4014b0 <ferror@plt+0x210>
  40151c:	add	w22, w22, #0x1
  401520:	b	4014b0 <ferror@plt+0x210>
  401524:	ldr	w8, [sp, #72]
  401528:	add	w8, w8, #0x1
  40152c:	str	w8, [sp, #72]
  401530:	b	4014b0 <ferror@plt+0x210>
  401534:	adrp	x8, 413000 <ferror@plt+0x11d60>
  401538:	ldr	x8, [x8, #416]
  40153c:	str	x8, [sp, #64]
  401540:	b	4014b0 <ferror@plt+0x210>
  401544:	ldr	w8, [sp, #28]
  401548:	add	w8, w8, #0x1
  40154c:	str	w8, [sp, #28]
  401550:	b	4014b0 <ferror@plt+0x210>
  401554:	adrp	x8, 413000 <ferror@plt+0x11d60>
  401558:	ldr	x8, [x8, #416]
  40155c:	b	4014ac <ferror@plt+0x20c>
  401560:	cbnz	w28, 401ca0 <ferror@plt+0xa00>
  401564:	ldr	x8, [sp, #56]
  401568:	cbnz	x8, 401ca0 <ferror@plt+0xa00>
  40156c:	ldr	x25, [sp, #64]
  401570:	mov	w1, wzr
  401574:	mov	x0, x25
  401578:	bl	4010d0 <open@plt>
  40157c:	tbnz	w0, #31, 401c8c <ferror@plt+0x9ec>
  401580:	mov	w2, #0x2                   	// #2
  401584:	mov	x1, xzr
  401588:	mov	w23, w0
  40158c:	bl	401080 <lseek@plt>
  401590:	mov	x24, x0
  401594:	tbnz	w24, #31, 401c8c <ferror@plt+0x9ec>
  401598:	mov	w0, w23
  40159c:	mov	x1, xzr
  4015a0:	mov	w2, wzr
  4015a4:	bl	401080 <lseek@plt>
  4015a8:	tbnz	x0, #63, 401c8c <ferror@plt+0x9ec>
  4015ac:	cbz	x24, 401cc0 <ferror@plt+0xa20>
  4015b0:	mov	x0, x24
  4015b4:	bl	402040 <ferror@plt+0xda0>
  4015b8:	mov	x21, x0
  4015bc:	mov	w0, w23
  4015c0:	mov	x1, x21
  4015c4:	mov	x2, x24
  4015c8:	bl	4011e0 <read@plt>
  4015cc:	tbnz	x0, #63, 401c8c <ferror@plt+0x9ec>
  4015d0:	cmp	x0, x24
  4015d4:	b.ne	401c8c <ferror@plt+0x9ec>  // b.any
  4015d8:	mov	w0, w23
  4015dc:	bl	401120 <close@plt>
  4015e0:	lsr	x26, x24, #2
  4015e4:	cbnz	w19, 401690 <ferror@plt+0x3f0>
  4015e8:	add	x8, x21, #0x4
  4015ec:	add	x19, x21, w26, sxtw #2
  4015f0:	cmp	x19, x8
  4015f4:	b.ls	40162c <ferror@plt+0x38c>  // b.plast
  4015f8:	mov	w10, wzr
  4015fc:	mov	w9, wzr
  401600:	ldr	w11, [x8], #4
  401604:	lsr	w12, w11, #16
  401608:	cmp	w12, #0x0
  40160c:	cinc	w9, w9, ne  // ne = any
  401610:	tst	w11, #0xffff
  401614:	cinc	w10, w10, ne  // ne = any
  401618:	cmp	x8, x19
  40161c:	b.cc	401600 <ferror@plt+0x360>  // b.lo, b.ul, b.last
  401620:	cmp	w9, w10
  401624:	b.hi	40163c <ferror@plt+0x39c>  // b.pmore
  401628:	b	401690 <ferror@plt+0x3f0>
  40162c:	mov	w9, wzr
  401630:	mov	w10, wzr
  401634:	cmp	w9, w10
  401638:	b.ls	401690 <ferror@plt+0x3f0>  // b.plast
  40163c:	adrp	x1, 402000 <ferror@plt+0xd60>
  401640:	add	x1, x1, #0x6c1
  401644:	mov	w2, #0x5                   	// #5
  401648:	mov	x0, xzr
  40164c:	bl	4011f0 <dcgettext@plt>
  401650:	bl	4011d0 <warnx@plt>
  401654:	cmp	x19, x21
  401658:	b.ls	401690 <ferror@plt+0x3f0>  // b.plast
  40165c:	mov	x8, x21
  401660:	mov	x9, x8
  401664:	mov	w10, #0x3                   	// #3
  401668:	ldrb	w11, [x8, x10]
  40166c:	ldrb	w12, [x9]
  401670:	strb	w11, [x9], #1
  401674:	strb	w12, [x8, x10]
  401678:	sub	x10, x10, #0x1
  40167c:	cmp	x10, #0x1
  401680:	b.ne	401668 <ferror@plt+0x3c8>  // b.any
  401684:	add	x8, x8, #0x4
  401688:	cmp	x8, x19
  40168c:	b.cc	401660 <ferror@plt+0x3c0>  // b.lo, b.ul, b.last
  401690:	ldr	w23, [x21]
  401694:	ldr	w8, [sp, #72]
  401698:	cbnz	w8, 401cec <ferror@plt+0xa4c>
  40169c:	ldr	x19, [sp, #16]
  4016a0:	add	x1, sp, #0x4c
  4016a4:	mov	x0, x19
  4016a8:	bl	40207c <ferror@plt+0xddc>
  4016ac:	adrp	x8, 413000 <ferror@plt+0x11d60>
  4016b0:	add	x8, x8, #0x186
  4016b4:	cmp	x19, x8
  4016b8:	mov	x28, x0
  4016bc:	b.ne	4016d8 <ferror@plt+0x438>  // b.any
  4016c0:	cbnz	x28, 4016d8 <ferror@plt+0x438>
  4016c4:	bl	402130 <ferror@plt+0xe90>
  4016c8:	add	x1, sp, #0x4c
  4016cc:	str	x0, [sp, #16]
  4016d0:	bl	40207c <ferror@plt+0xddc>
  4016d4:	mov	x28, x0
  4016d8:	cbz	x28, 401d10 <ferror@plt+0xa70>
  4016dc:	add	x0, sp, #0x50
  4016e0:	mov	w1, #0x80                  	// #128
  4016e4:	mov	x2, x28
  4016e8:	bl	401270 <fgets@plt>
  4016ec:	str	x24, [sp, #8]
  4016f0:	cbz	x0, 401b34 <ferror@plt+0x894>
  4016f4:	adrp	x19, 402000 <ferror@plt+0xd60>
  4016f8:	mov	w25, #0x1                   	// #1
  4016fc:	add	x19, x19, #0x715
  401700:	add	x0, sp, #0x50
  401704:	sub	x2, x29, #0x10
  401708:	add	x3, sp, #0xd0
  40170c:	sub	x4, x29, #0x98
  401710:	mov	x1, x19
  401714:	bl	401200 <__isoc99_sscanf@plt>
  401718:	cmp	w0, #0x3
  40171c:	b.ne	401c64 <ferror@plt+0x9c4>  // b.any
  401720:	ldur	w8, [x29, #-152]
  401724:	mov	w10, #0x655f                	// #25951
  401728:	ldur	w9, [x20, #131]
  40172c:	movk	w10, #0x6574, lsl #16
  401730:	add	w10, w10, #0xe00
  401734:	eor	w8, w8, w10
  401738:	mov	w10, #0x7865                	// #30821
  40173c:	movk	w10, #0x74, lsl #16
  401740:	eor	w9, w9, w10
  401744:	orr	w8, w8, w9
  401748:	cbz	w8, 401794 <ferror@plt+0x4f4>
  40174c:	mov	x9, #0x5f5f                	// #24415
  401750:	ldr	x8, [x20, #128]
  401754:	movk	x9, #0x7465, lsl #16
  401758:	movk	x9, #0x7865, lsl #32
  40175c:	movk	x9, #0x74, lsl #48
  401760:	add	x9, x9, #0xe0, lsl #12
  401764:	cmp	x8, x9
  401768:	b.eq	401794 <ferror@plt+0x4f4>  // b.none
  40176c:	add	x0, sp, #0x50
  401770:	mov	w1, #0x80                  	// #128
  401774:	mov	x2, x28
  401778:	add	w25, w25, #0x1
  40177c:	bl	401270 <fgets@plt>
  401780:	cbnz	x0, 401700 <ferror@plt+0x460>
  401784:	mov	x24, xzr
  401788:	str	w25, [sp, #64]
  40178c:	cbnz	x24, 4017a0 <ferror@plt+0x500>
  401790:	b	401b44 <ferror@plt+0x8a4>
  401794:	ldr	x24, [x20, #264]
  401798:	str	w25, [sp, #64]
  40179c:	cbz	x24, 401b44 <ferror@plt+0x8a4>
  4017a0:	mov	w19, #0x1                   	// #1
  4017a4:	mov	w25, #0x1                   	// #1
  4017a8:	str	wzr, [sp, #72]
  4017ac:	stp	x28, x26, [sp, #32]
  4017b0:	b	4017e8 <ferror@plt+0x548>
  4017b4:	ldr	x8, [x20, #256]
  4017b8:	sub	x0, x29, #0x98
  4017bc:	add	x1, sp, #0xd8
  4017c0:	str	x8, [x20, #264]
  4017c4:	bl	4011c0 <strcpy@plt>
  4017c8:	ldr	w8, [sp, #64]
  4017cc:	mov	w19, #0x1                   	// #1
  4017d0:	add	w8, w8, #0x1
  4017d4:	str	w8, [sp, #64]
  4017d8:	ldr	w8, [sp, #56]
  4017dc:	cmp	w8, #0x0
  4017e0:	cset	w8, ne  // ne = any
  4017e4:	cbnz	w8, 401ab4 <ferror@plt+0x814>
  4017e8:	add	x0, sp, #0x50
  4017ec:	mov	w1, #0x80                  	// #128
  4017f0:	mov	x2, x28
  4017f4:	bl	401270 <fgets@plt>
  4017f8:	cbz	x0, 401ab4 <ferror@plt+0x814>
  4017fc:	adrp	x1, 402000 <ferror@plt+0xd60>
  401800:	add	x0, sp, #0x50
  401804:	sub	x2, x29, #0x18
  401808:	add	x3, sp, #0xd0
  40180c:	add	x4, sp, #0xd8
  401810:	add	x1, x1, #0x715
  401814:	bl	401200 <__isoc99_sscanf@plt>
  401818:	cmp	w0, #0x3
  40181c:	b.ne	401b68 <ferror@plt+0x8c8>  // b.any
  401820:	ldr	w8, [sp, #216]
  401824:	ldur	w9, [x20, #3]
  401828:	mov	w10, #0x655f                	// #25951
  40182c:	movk	w10, #0x6574, lsl #16
  401830:	eor	w8, w8, w10
  401834:	mov	w10, #0x7865                	// #30821
  401838:	movk	w10, #0x74, lsl #16
  40183c:	eor	w9, w9, w10
  401840:	orr	w8, w8, w9
  401844:	cbz	w8, 40189c <ferror@plt+0x5fc>
  401848:	ldr	x8, [x20]
  40184c:	mov	x9, #0x5f5f                	// #24415
  401850:	movk	x9, #0x7465, lsl #16
  401854:	movk	x9, #0x7865, lsl #32
  401858:	movk	x9, #0x74, lsl #48
  40185c:	cmp	x8, x9
  401860:	b.eq	40189c <ferror@plt+0x5fc>  // b.none
  401864:	ldrb	w9, [sp, #208]
  401868:	mov	w8, #0x1                   	// #1
  40186c:	sub	w10, w9, #0x3f
  401870:	cmp	w10, #0x38
  401874:	b.hi	4017e4 <ferror@plt+0x544>  // b.pmore
  401878:	mov	x12, #0x1200000             	// #18874368
  40187c:	lsl	x11, x19, x10
  401880:	movk	x12, #0x120, lsl #48
  401884:	tst	x11, x12
  401888:	b.eq	4019bc <ferror@plt+0x71c>  // b.none
  40188c:	mov	w8, wzr
  401890:	cmp	x25, x26
  401894:	b.cc	4018a8 <ferror@plt+0x608>  // b.lo, b.ul, b.last
  401898:	b	401bd8 <ferror@plt+0x938>
  40189c:	mov	w8, #0x1                   	// #1
  4018a0:	cmp	x25, x26
  4018a4:	b.cs	401bd8 <ferror@plt+0x938>  // b.hs, b.nlast
  4018a8:	str	w8, [sp, #56]
  4018ac:	ldr	x8, [x20, #256]
  4018b0:	sub	x9, x8, x24
  4018b4:	udiv	x9, x9, x23
  4018b8:	cmp	x25, x9
  4018bc:	b.cs	401940 <ferror@plt+0x6a0>  // b.hs, b.nlast
  4018c0:	sub	x8, x25, #0x1
  4018c4:	mov	w19, wzr
  4018c8:	mov	w28, wzr
  4018cc:	madd	x26, x23, x8, x24
  4018d0:	b	40190c <ferror@plt+0x66c>
  4018d4:	ldr	w2, [x21, x25, lsl #2]
  4018d8:	adrp	x0, 402000 <ferror@plt+0xd60>
  4018dc:	add	x0, x0, #0x7ab
  4018e0:	mov	x1, x26
  4018e4:	bl	401230 <printf@plt>
  4018e8:	ldr	w9, [x21, x25, lsl #2]
  4018ec:	ldr	x8, [x20, #256]
  4018f0:	add	x25, x25, #0x1
  4018f4:	add	x26, x26, x23
  4018f8:	add	w19, w9, w19
  4018fc:	sub	x9, x8, x24
  401900:	udiv	x9, x9, x23
  401904:	cmp	x25, x9
  401908:	b.cs	401938 <ferror@plt+0x698>  // b.hs, b.nlast
  40190c:	cbz	w27, 4018e8 <ferror@plt+0x648>
  401910:	ldr	w8, [x21, x25, lsl #2]
  401914:	orr	w8, w8, w22
  401918:	cbz	w8, 4018e8 <ferror@plt+0x648>
  40191c:	cbnz	w28, 4018d4 <ferror@plt+0x634>
  401920:	adrp	x0, 402000 <ferror@plt+0xd60>
  401924:	sub	x1, x29, #0x98
  401928:	add	x0, x0, #0x7a6
  40192c:	bl	401230 <printf@plt>
  401930:	mov	w28, #0x1                   	// #1
  401934:	b	4018d4 <ferror@plt+0x634>
  401938:	ldp	x28, x26, [sp, #32]
  40193c:	b	401944 <ferror@plt+0x6a4>
  401940:	mov	w19, wzr
  401944:	ldr	w9, [sp, #72]
  401948:	add	w9, w19, w9
  40194c:	str	w9, [sp, #72]
  401950:	cbz	w27, 401974 <ferror@plt+0x6d4>
  401954:	ldr	w8, [sp, #52]
  401958:	orr	w8, w19, w8
  40195c:	cbz	w8, 4017b4 <ferror@plt+0x514>
  401960:	adrp	x0, 402000 <ferror@plt+0xd60>
  401964:	add	x0, x0, #0x7b5
  401968:	mov	w1, w19
  40196c:	bl	401230 <printf@plt>
  401970:	b	4017b4 <ferror@plt+0x514>
  401974:	orr	w9, w19, w22
  401978:	cbz	w9, 4017b4 <ferror@plt+0x514>
  40197c:	ldr	x1, [x20, #264]
  401980:	subs	w8, w8, w1
  401984:	b.eq	4017b4 <ferror@plt+0x514>  // b.none
  401988:	ucvtf	d1, w8
  40198c:	ldr	w8, [sp, #52]
  401990:	ucvtf	d0, w19
  401994:	fdiv	d0, d0, d1
  401998:	cbz	w8, 401a34 <ferror@plt+0x794>
  40199c:	adrp	x0, 402000 <ferror@plt+0xd60>
  4019a0:	sub	x2, x29, #0x98
  4019a4:	add	x0, x0, #0x7c4
  4019a8:	mov	w3, w19
  4019ac:	bl	401230 <printf@plt>
  4019b0:	ldr	w8, [sp, #28]
  4019b4:	cbnz	w8, 401a50 <ferror@plt+0x7b0>
  4019b8:	b	4017b4 <ferror@plt+0x514>
  4019bc:	lsl	x10, x19, x10
  4019c0:	mov	w11, #0x5                   	// #5
  4019c4:	tst	x10, x11
  4019c8:	b.eq	4017e4 <ferror@plt+0x544>  // b.none
  4019cc:	ldr	w8, [sp, #72]
  4019d0:	cbz	w8, 4017e4 <ferror@plt+0x544>
  4019d4:	ldr	x8, [x20]
  4019d8:	mov	x11, #0x5f5f                	// #24415
  4019dc:	movk	x11, #0x6e69, lsl #16
  4019e0:	movk	x11, #0x7469, lsl #32
  4019e4:	movk	x11, #0x655f, lsl #48
  4019e8:	ldur	x10, [x20, #3]
  4019ec:	eor	x8, x8, x11
  4019f0:	mov	x11, #0x696e                	// #26990
  4019f4:	movk	x11, #0x5f74, lsl #16
  4019f8:	movk	x11, #0x6e65, lsl #32
  4019fc:	movk	x11, #0x64, lsl #48
  401a00:	eor	x10, x10, x11
  401a04:	orr	x8, x8, x10
  401a08:	cbz	x8, 4017e4 <ferror@plt+0x544>
  401a0c:	sub	w9, w9, #0x54
  401a10:	cmp	w9, #0x23
  401a14:	mov	w8, #0x1                   	// #1
  401a18:	b.hi	4017e4 <ferror@plt+0x544>  // b.pmore
  401a1c:	mov	x10, #0x9                   	// #9
  401a20:	lsl	x9, x19, x9
  401a24:	movk	x10, #0x9, lsl #32
  401a28:	tst	x9, x10
  401a2c:	b.ne	40188c <ferror@plt+0x5ec>  // b.any
  401a30:	b	4017e4 <ferror@plt+0x544>
  401a34:	adrp	x0, 402000 <ferror@plt+0xd60>
  401a38:	sub	x2, x29, #0x98
  401a3c:	add	x0, x0, #0x7dd
  401a40:	mov	w1, w19
  401a44:	bl	401230 <printf@plt>
  401a48:	ldr	w8, [sp, #28]
  401a4c:	cbz	w8, 4017b4 <ferror@plt+0x514>
  401a50:	ldp	x9, x8, [x20, #256]
  401a54:	sub	x8, x8, x24
  401a58:	sub	x10, x9, x24
  401a5c:	udiv	x9, x8, x23
  401a60:	add	x8, x9, #0x1
  401a64:	udiv	x10, x10, x23
  401a68:	cmp	x8, x10
  401a6c:	b.cs	4017b4 <ferror@plt+0x514>  // b.hs, b.nlast
  401a70:	mov	x19, x8
  401a74:	ldr	x8, [x20, #264]
  401a78:	ldr	w4, [x21, x19, lsl #2]
  401a7c:	madd	x1, x9, x23, x24
  401a80:	adrp	x0, 402000 <ferror@plt+0xd60>
  401a84:	sub	x3, x1, x8
  401a88:	sub	x2, x29, #0x98
  401a8c:	add	x0, x0, #0x7ee
  401a90:	bl	401230 <printf@plt>
  401a94:	ldr	x9, [x20, #256]
  401a98:	add	x8, x19, #0x1
  401a9c:	sub	x9, x9, x24
  401aa0:	udiv	x9, x9, x23
  401aa4:	cmp	x8, x9
  401aa8:	mov	x9, x19
  401aac:	b.cc	401a70 <ferror@plt+0x7d0>  // b.lo, b.ul, b.last
  401ab0:	b	4017b4 <ferror@plt+0x514>
  401ab4:	ldr	x8, [sp, #8]
  401ab8:	adrp	x0, 402000 <ferror@plt+0xd60>
  401abc:	adrp	x2, 402000 <ferror@plt+0xd60>
  401ac0:	add	x0, x0, #0x802
  401ac4:	and	x8, x8, #0xfffffffffffffffc
  401ac8:	add	x8, x8, x21
  401acc:	ldur	w1, [x8, #-4]
  401ad0:	add	x2, x2, #0x80a
  401ad4:	bl	401230 <printf@plt>
  401ad8:	ldr	w8, [sp, #52]
  401adc:	cbnz	w8, 401b90 <ferror@plt+0x8f0>
  401ae0:	adrp	x1, 402000 <ferror@plt+0xd60>
  401ae4:	add	x1, x1, #0x82b
  401ae8:	mov	w2, #0x5                   	// #5
  401aec:	mov	x0, xzr
  401af0:	bl	4011f0 <dcgettext@plt>
  401af4:	ldr	x8, [x20, #264]
  401af8:	ldr	w1, [sp, #72]
  401afc:	mov	x2, x0
  401b00:	adrp	x0, 402000 <ferror@plt+0xd60>
  401b04:	sub	x8, x8, x24
  401b08:	ucvtf	d0, w1
  401b0c:	ucvtf	d1, x8
  401b10:	fdiv	d0, d0, d1
  401b14:	add	x0, x0, #0x7dd
  401b18:	bl	401230 <printf@plt>
  401b1c:	ldr	w8, [sp, #76]
  401b20:	cbz	w8, 401bc8 <ferror@plt+0x928>
  401b24:	mov	x0, x28
  401b28:	bl	401220 <pclose@plt>
  401b2c:	mov	w0, wzr
  401b30:	bl	401030 <exit@plt>
  401b34:	mov	x24, xzr
  401b38:	mov	w25, #0x1                   	// #1
  401b3c:	str	w25, [sp, #64]
  401b40:	cbnz	x24, 4017a0 <ferror@plt+0x500>
  401b44:	adrp	x1, 402000 <ferror@plt+0xd60>
  401b48:	add	x1, x1, #0x74b
  401b4c:	mov	w2, #0x5                   	// #5
  401b50:	mov	x0, xzr
  401b54:	bl	4011f0 <dcgettext@plt>
  401b58:	ldr	x2, [sp, #16]
  401b5c:	mov	x1, x0
  401b60:	mov	w0, #0x1                   	// #1
  401b64:	bl	401210 <errx@plt>
  401b68:	adrp	x1, 402000 <ferror@plt+0xd60>
  401b6c:	add	x1, x1, #0x72c
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	mov	x0, xzr
  401b78:	bl	4011f0 <dcgettext@plt>
  401b7c:	ldr	x2, [sp, #16]
  401b80:	ldr	w3, [sp, #64]
  401b84:	mov	x1, x0
  401b88:	mov	w0, #0x1                   	// #1
  401b8c:	bl	401210 <errx@plt>
  401b90:	ldr	x8, [x20, #264]
  401b94:	ldr	w3, [sp, #72]
  401b98:	adrp	x0, 402000 <ferror@plt+0xd60>
  401b9c:	adrp	x2, 402000 <ferror@plt+0xd60>
  401ba0:	sub	x8, x8, x24
  401ba4:	ucvtf	d0, w3
  401ba8:	ucvtf	d1, x8
  401bac:	fdiv	d0, d0, d1
  401bb0:	add	x0, x0, #0x814
  401bb4:	add	x2, x2, #0x82b
  401bb8:	mov	w1, wzr
  401bbc:	bl	401230 <printf@plt>
  401bc0:	ldr	w8, [sp, #76]
  401bc4:	cbnz	w8, 401b24 <ferror@plt+0x884>
  401bc8:	mov	x0, x28
  401bcc:	bl	4010a0 <fclose@plt>
  401bd0:	mov	w0, wzr
  401bd4:	bl	401030 <exit@plt>
  401bd8:	adrp	x1, 402000 <ferror@plt+0xd60>
  401bdc:	add	x1, x1, #0x778
  401be0:	mov	w2, #0x5                   	// #5
  401be4:	mov	x0, xzr
  401be8:	bl	4011f0 <dcgettext@plt>
  401bec:	mov	x1, x0
  401bf0:	mov	w0, #0x1                   	// #1
  401bf4:	bl	401210 <errx@plt>
  401bf8:	adrp	x8, 413000 <ferror@plt+0x11d60>
  401bfc:	ldr	x19, [x8, #408]
  401c00:	adrp	x1, 402000 <ferror@plt+0xd60>
  401c04:	add	x1, x1, #0x66e
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	mov	x0, xzr
  401c10:	bl	4011f0 <dcgettext@plt>
  401c14:	adrp	x8, 413000 <ferror@plt+0x11d60>
  401c18:	ldr	x2, [x8, #432]
  401c1c:	mov	x1, x0
  401c20:	mov	x0, x19
  401c24:	bl	401260 <fprintf@plt>
  401c28:	mov	w0, #0x1                   	// #1
  401c2c:	bl	401030 <exit@plt>
  401c30:	adrp	x1, 402000 <ferror@plt+0xd60>
  401c34:	add	x1, x1, #0x650
  401c38:	mov	w2, #0x5                   	// #5
  401c3c:	mov	x0, xzr
  401c40:	bl	4011f0 <dcgettext@plt>
  401c44:	adrp	x8, 413000 <ferror@plt+0x11d60>
  401c48:	ldr	x1, [x8, #432]
  401c4c:	adrp	x2, 402000 <ferror@plt+0xd60>
  401c50:	add	x2, x2, #0x65c
  401c54:	bl	401230 <printf@plt>
  401c58:	mov	w0, wzr
  401c5c:	bl	401030 <exit@plt>
  401c60:	bl	401dc4 <ferror@plt+0xb24>
  401c64:	adrp	x1, 402000 <ferror@plt+0xd60>
  401c68:	add	x1, x1, #0x72c
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	bl	4011f0 <dcgettext@plt>
  401c78:	ldr	x2, [sp, #16]
  401c7c:	mov	x1, x0
  401c80:	mov	w0, #0x1                   	// #1
  401c84:	mov	w3, w25
  401c88:	bl	401210 <errx@plt>
  401c8c:	adrp	x1, 402000 <ferror@plt+0xd60>
  401c90:	add	x1, x1, #0x6aa
  401c94:	mov	w0, #0x1                   	// #1
  401c98:	mov	x2, x25
  401c9c:	bl	401280 <err@plt>
  401ca0:	ldr	x8, [sp, #56]
  401ca4:	cbz	x8, 401d24 <ferror@plt+0xa84>
  401ca8:	ldr	x0, [sp, #56]
  401cac:	mov	w2, #0xa                   	// #10
  401cb0:	mov	x1, xzr
  401cb4:	bl	401000 <strtoul@plt>
  401cb8:	mov	w19, #0x4                   	// #4
  401cbc:	b	401d2c <ferror@plt+0xa8c>
  401cc0:	adrp	x1, 402000 <ferror@plt+0xd60>
  401cc4:	add	x1, x1, #0x6ad
  401cc8:	mov	w2, #0x5                   	// #5
  401ccc:	mov	x0, xzr
  401cd0:	bl	4011f0 <dcgettext@plt>
  401cd4:	adrp	x1, 402000 <ferror@plt+0xd60>
  401cd8:	mov	x3, x0
  401cdc:	add	x1, x1, #0x6a6
  401ce0:	mov	w0, #0x1                   	// #1
  401ce4:	mov	x2, x25
  401ce8:	bl	401210 <errx@plt>
  401cec:	adrp	x1, 402000 <ferror@plt+0xd60>
  401cf0:	add	x1, x1, #0x702
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	mov	x0, xzr
  401cfc:	bl	4011f0 <dcgettext@plt>
  401d00:	mov	w1, w23
  401d04:	bl	401230 <printf@plt>
  401d08:	mov	w0, wzr
  401d0c:	bl	401030 <exit@plt>
  401d10:	ldr	x2, [sp, #16]
  401d14:	adrp	x1, 402000 <ferror@plt+0xd60>
  401d18:	add	x1, x1, #0x6aa
  401d1c:	mov	w0, #0x1                   	// #1
  401d20:	bl	401280 <err@plt>
  401d24:	mov	w0, wzr
  401d28:	mov	w19, #0x1                   	// #1
  401d2c:	stur	w0, [x29, #-152]
  401d30:	mov	w0, wzr
  401d34:	bl	400ff0 <setuid@plt>
  401d38:	adrp	x0, 413000 <ferror@plt+0x11d60>
  401d3c:	add	x0, x0, #0x178
  401d40:	mov	w1, #0x1                   	// #1
  401d44:	bl	4010d0 <open@plt>
  401d48:	tbz	w0, #31, 401d58 <ferror@plt+0xab8>
  401d4c:	adrp	x1, 402000 <ferror@plt+0xd60>
  401d50:	add	x1, x1, #0x6aa
  401d54:	b	401d98 <ferror@plt+0xaf8>
  401d58:	sub	x1, x29, #0x98
  401d5c:	mov	x2, x19
  401d60:	mov	w20, w0
  401d64:	bl	401140 <write@plt>
  401d68:	cmp	x0, x19
  401d6c:	b.ne	401d80 <ferror@plt+0xae0>  // b.any
  401d70:	mov	w0, w20
  401d74:	bl	401120 <close@plt>
  401d78:	mov	w0, wzr
  401d7c:	bl	401030 <exit@plt>
  401d80:	adrp	x1, 402000 <ferror@plt+0xd60>
  401d84:	add	x1, x1, #0x695
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	mov	x0, xzr
  401d90:	bl	4011f0 <dcgettext@plt>
  401d94:	mov	x1, x0
  401d98:	adrp	x2, 413000 <ferror@plt+0x11d60>
  401d9c:	add	x2, x2, #0x178
  401da0:	mov	w0, #0x1                   	// #1
  401da4:	bl	401280 <err@plt>
  401da8:	stp	x29, x30, [sp, #-16]!
  401dac:	adrp	x0, 402000 <ferror@plt+0xd60>
  401db0:	add	x0, x0, #0x1a0
  401db4:	mov	x29, sp
  401db8:	bl	402310 <ferror@plt+0x1070>
  401dbc:	ldp	x29, x30, [sp], #16
  401dc0:	ret
  401dc4:	stp	x29, x30, [sp, #-32]!
  401dc8:	adrp	x8, 413000 <ferror@plt+0x11d60>
  401dcc:	stp	x20, x19, [sp, #16]
  401dd0:	ldr	x19, [x8, #424]
  401dd4:	adrp	x1, 402000 <ferror@plt+0xd60>
  401dd8:	add	x1, x1, #0x83d
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	mov	x0, xzr
  401de4:	mov	x29, sp
  401de8:	bl	4011f0 <dcgettext@plt>
  401dec:	mov	x1, x19
  401df0:	bl	401020 <fputs@plt>
  401df4:	adrp	x1, 402000 <ferror@plt+0xd60>
  401df8:	add	x1, x1, #0x846
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	mov	x0, xzr
  401e04:	bl	4011f0 <dcgettext@plt>
  401e08:	adrp	x8, 413000 <ferror@plt+0x11d60>
  401e0c:	ldr	x2, [x8, #432]
  401e10:	mov	x1, x0
  401e14:	mov	x0, x19
  401e18:	bl	401260 <fprintf@plt>
  401e1c:	mov	w0, #0xa                   	// #10
  401e20:	mov	x1, x19
  401e24:	bl	401070 <fputc@plt>
  401e28:	adrp	x1, 402000 <ferror@plt+0xd60>
  401e2c:	add	x1, x1, #0x855
  401e30:	mov	w2, #0x5                   	// #5
  401e34:	mov	x0, xzr
  401e38:	bl	4011f0 <dcgettext@plt>
  401e3c:	mov	x1, x19
  401e40:	bl	401020 <fputs@plt>
  401e44:	adrp	x1, 402000 <ferror@plt+0xd60>
  401e48:	add	x1, x1, #0x87c
  401e4c:	mov	w2, #0x5                   	// #5
  401e50:	mov	x0, xzr
  401e54:	bl	4011f0 <dcgettext@plt>
  401e58:	mov	x1, x19
  401e5c:	bl	401020 <fputs@plt>
  401e60:	adrp	x1, 402000 <ferror@plt+0xd60>
  401e64:	add	x1, x1, #0x887
  401e68:	mov	w2, #0x5                   	// #5
  401e6c:	mov	x0, xzr
  401e70:	bl	4011f0 <dcgettext@plt>
  401e74:	adrp	x2, 413000 <ferror@plt+0x11d60>
  401e78:	mov	x1, x0
  401e7c:	add	x2, x2, #0x186
  401e80:	mov	x0, x19
  401e84:	bl	401260 <fprintf@plt>
  401e88:	adrp	x1, 402000 <ferror@plt+0xd60>
  401e8c:	add	x1, x1, #0x8b7
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	mov	x0, xzr
  401e98:	bl	4011f0 <dcgettext@plt>
  401e9c:	mov	x20, x0
  401ea0:	bl	402130 <ferror@plt+0xe90>
  401ea4:	mov	x2, x0
  401ea8:	mov	x0, x19
  401eac:	mov	x1, x20
  401eb0:	bl	401260 <fprintf@plt>
  401eb4:	adrp	x1, 402000 <ferror@plt+0xd60>
  401eb8:	add	x1, x1, #0x8e4
  401ebc:	mov	w2, #0x5                   	// #5
  401ec0:	mov	x0, xzr
  401ec4:	bl	4011f0 <dcgettext@plt>
  401ec8:	adrp	x2, 413000 <ferror@plt+0x11d60>
  401ecc:	mov	x1, x0
  401ed0:	add	x2, x2, #0x178
  401ed4:	mov	x0, x19
  401ed8:	bl	401260 <fprintf@plt>
  401edc:	adrp	x1, 402000 <ferror@plt+0xd60>
  401ee0:	add	x1, x1, #0x911
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	mov	x0, xzr
  401eec:	bl	4011f0 <dcgettext@plt>
  401ef0:	mov	x1, x19
  401ef4:	bl	401020 <fputs@plt>
  401ef8:	adrp	x1, 402000 <ferror@plt+0xd60>
  401efc:	add	x1, x1, #0x954
  401f00:	mov	w2, #0x5                   	// #5
  401f04:	mov	x0, xzr
  401f08:	bl	4011f0 <dcgettext@plt>
  401f0c:	mov	x1, x19
  401f10:	bl	401020 <fputs@plt>
  401f14:	adrp	x1, 402000 <ferror@plt+0xd60>
  401f18:	add	x1, x1, #0x998
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	mov	x0, xzr
  401f24:	bl	4011f0 <dcgettext@plt>
  401f28:	mov	x1, x19
  401f2c:	bl	401020 <fputs@plt>
  401f30:	adrp	x1, 402000 <ferror@plt+0xd60>
  401f34:	add	x1, x1, #0x9c7
  401f38:	mov	w2, #0x5                   	// #5
  401f3c:	mov	x0, xzr
  401f40:	bl	4011f0 <dcgettext@plt>
  401f44:	mov	x1, x19
  401f48:	bl	401020 <fputs@plt>
  401f4c:	adrp	x1, 402000 <ferror@plt+0xd60>
  401f50:	add	x1, x1, #0xa09
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	mov	x0, xzr
  401f5c:	bl	4011f0 <dcgettext@plt>
  401f60:	mov	x1, x19
  401f64:	bl	401020 <fputs@plt>
  401f68:	adrp	x1, 402000 <ferror@plt+0xd60>
  401f6c:	add	x1, x1, #0xa4b
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	mov	x0, xzr
  401f78:	bl	4011f0 <dcgettext@plt>
  401f7c:	mov	x1, x19
  401f80:	bl	401020 <fputs@plt>
  401f84:	adrp	x1, 402000 <ferror@plt+0xd60>
  401f88:	add	x1, x1, #0xa92
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	mov	x0, xzr
  401f94:	bl	4011f0 <dcgettext@plt>
  401f98:	mov	x1, x19
  401f9c:	bl	401020 <fputs@plt>
  401fa0:	adrp	x1, 402000 <ferror@plt+0xd60>
  401fa4:	add	x1, x1, #0xad1
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	mov	x0, xzr
  401fb0:	bl	4011f0 <dcgettext@plt>
  401fb4:	mov	x1, x19
  401fb8:	bl	401020 <fputs@plt>
  401fbc:	mov	w0, #0xa                   	// #10
  401fc0:	mov	x1, x19
  401fc4:	bl	401070 <fputc@plt>
  401fc8:	adrp	x1, 402000 <ferror@plt+0xd60>
  401fcc:	add	x1, x1, #0xb2c
  401fd0:	mov	w2, #0x5                   	// #5
  401fd4:	mov	x0, xzr
  401fd8:	bl	4011f0 <dcgettext@plt>
  401fdc:	adrp	x1, 402000 <ferror@plt+0xd60>
  401fe0:	mov	x19, x0
  401fe4:	add	x1, x1, #0xb4d
  401fe8:	mov	w2, #0x5                   	// #5
  401fec:	mov	x0, xzr
  401ff0:	bl	4011f0 <dcgettext@plt>
  401ff4:	mov	x4, x0
  401ff8:	adrp	x0, 402000 <ferror@plt+0xd60>
  401ffc:	adrp	x1, 402000 <ferror@plt+0xd60>
  402000:	adrp	x3, 402000 <ferror@plt+0xd60>
  402004:	add	x0, x0, #0xb0f
  402008:	add	x1, x1, #0xb20
  40200c:	add	x3, x3, #0xb3e
  402010:	mov	x2, x19
  402014:	bl	401230 <printf@plt>
  402018:	adrp	x1, 402000 <ferror@plt+0xd60>
  40201c:	add	x1, x1, #0xb5d
  402020:	mov	w2, #0x5                   	// #5
  402024:	mov	x0, xzr
  402028:	bl	4011f0 <dcgettext@plt>
  40202c:	adrp	x1, 402000 <ferror@plt+0xd60>
  402030:	add	x1, x1, #0xb78
  402034:	bl	401230 <printf@plt>
  402038:	mov	w0, wzr
  40203c:	bl	401030 <exit@plt>
  402040:	stp	x29, x30, [sp, #-32]!
  402044:	str	x19, [sp, #16]
  402048:	mov	x29, sp
  40204c:	mov	x19, x0
  402050:	bl	4010c0 <malloc@plt>
  402054:	cbz	x19, 40205c <ferror@plt+0xdbc>
  402058:	cbz	x0, 402068 <ferror@plt+0xdc8>
  40205c:	ldr	x19, [sp, #16]
  402060:	ldp	x29, x30, [sp], #32
  402064:	ret
  402068:	adrp	x1, 402000 <ferror@plt+0xd60>
  40206c:	add	x1, x1, #0xb87
  402070:	mov	w0, #0x1                   	// #1
  402074:	mov	x2, x19
  402078:	bl	401280 <err@plt>
  40207c:	stp	x29, x30, [sp, #-48]!
  402080:	str	x21, [sp, #16]
  402084:	stp	x20, x19, [sp, #32]
  402088:	mov	x29, sp
  40208c:	mov	x19, x1
  402090:	mov	x20, x0
  402094:	bl	401010 <strlen@plt>
  402098:	mov	x21, x0
  40209c:	add	x8, x20, w21, sxtw
  4020a0:	adrp	x1, 402000 <ferror@plt+0xd60>
  4020a4:	sub	x0, x8, #0x3
  4020a8:	add	x1, x1, #0xba1
  4020ac:	bl	401180 <strcmp@plt>
  4020b0:	cbz	w0, 4020d0 <ferror@plt+0xe30>
  4020b4:	adrp	x1, 402000 <ferror@plt+0xd60>
  4020b8:	add	x1, x1, #0x5f1
  4020bc:	mov	x0, x20
  4020c0:	str	wzr, [x19]
  4020c4:	bl	4010b0 <fopen@plt>
  4020c8:	mov	x20, x0
  4020cc:	b	40211c <ferror@plt+0xe7c>
  4020d0:	lsl	x8, x21, #32
  4020d4:	mov	x9, #0x600000000           	// #25769803776
  4020d8:	add	x8, x8, x9
  4020dc:	asr	x0, x8, #32
  4020e0:	bl	402040 <ferror@plt+0xda0>
  4020e4:	adrp	x1, 402000 <ferror@plt+0xd60>
  4020e8:	add	x1, x1, #0xba5
  4020ec:	mov	x2, x20
  4020f0:	mov	x21, x0
  4020f4:	bl	401050 <sprintf@plt>
  4020f8:	adrp	x1, 402000 <ferror@plt+0xd60>
  4020fc:	add	x1, x1, #0x5f1
  402100:	mov	x0, x21
  402104:	bl	4010e0 <popen@plt>
  402108:	mov	x20, x0
  40210c:	mov	x0, x21
  402110:	bl	4011a0 <free@plt>
  402114:	mov	w8, #0x1                   	// #1
  402118:	str	w8, [x19]
  40211c:	mov	x0, x20
  402120:	ldp	x20, x19, [sp, #32]
  402124:	ldr	x21, [sp, #16]
  402128:	ldp	x29, x30, [sp], #48
  40212c:	ret
  402130:	sub	sp, sp, #0x1b0
  402134:	add	x0, sp, #0x8
  402138:	stp	x29, x30, [sp, #400]
  40213c:	stp	x28, x19, [sp, #416]
  402140:	add	x29, sp, #0x190
  402144:	add	x19, sp, #0x8
  402148:	bl	401250 <uname@plt>
  40214c:	cbz	w0, 40215c <ferror@plt+0xebc>
  402150:	adrp	x0, 402000 <ferror@plt+0xd60>
  402154:	add	x0, x0, #0x8e3
  402158:	b	402190 <ferror@plt+0xef0>
  40215c:	add	x19, x19, #0x82
  402160:	mov	x0, x19
  402164:	bl	401010 <strlen@plt>
  402168:	add	x0, x0, #0x12
  40216c:	bl	402040 <ferror@plt+0xda0>
  402170:	adrp	x8, 402000 <ferror@plt+0xd60>
  402174:	add	x8, x8, #0xbad
  402178:	ldr	q0, [x8]
  40217c:	mov	w8, #0x2d                  	// #45
  402180:	mov	x1, x19
  402184:	strh	w8, [x0, #16]
  402188:	str	q0, [x0]
  40218c:	bl	401110 <strcat@plt>
  402190:	ldp	x28, x19, [sp, #416]
  402194:	ldp	x29, x30, [sp, #400]
  402198:	add	sp, sp, #0x1b0
  40219c:	ret
  4021a0:	stp	x29, x30, [sp, #-32]!
  4021a4:	adrp	x8, 413000 <ferror@plt+0x11d60>
  4021a8:	ldr	x0, [x8, #424]
  4021ac:	str	x19, [sp, #16]
  4021b0:	mov	x29, sp
  4021b4:	bl	40221c <ferror@plt+0xf7c>
  4021b8:	cbz	w0, 4021cc <ferror@plt+0xf2c>
  4021bc:	bl	401240 <__errno_location@plt>
  4021c0:	ldr	w8, [x0]
  4021c4:	cmp	w8, #0x20
  4021c8:	b.ne	4021e8 <ferror@plt+0xf48>  // b.any
  4021cc:	adrp	x8, 413000 <ferror@plt+0x11d60>
  4021d0:	ldr	x0, [x8, #408]
  4021d4:	bl	40221c <ferror@plt+0xf7c>
  4021d8:	cbnz	w0, 402208 <ferror@plt+0xf68>
  4021dc:	ldr	x19, [sp, #16]
  4021e0:	ldp	x29, x30, [sp], #32
  4021e4:	ret
  4021e8:	adrp	x1, 402000 <ferror@plt+0xd60>
  4021ec:	add	x1, x1, #0x831
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	mov	x0, xzr
  4021f8:	mov	w19, w8
  4021fc:	bl	4011f0 <dcgettext@plt>
  402200:	cbnz	w19, 402210 <ferror@plt+0xf70>
  402204:	bl	4011d0 <warnx@plt>
  402208:	mov	w0, #0x1                   	// #1
  40220c:	bl	400fe0 <_exit@plt>
  402210:	bl	401190 <warn@plt>
  402214:	mov	w0, #0x1                   	// #1
  402218:	bl	400fe0 <_exit@plt>
  40221c:	stp	x29, x30, [sp, #-32]!
  402220:	stp	x20, x19, [sp, #16]
  402224:	mov	x29, sp
  402228:	mov	x20, x0
  40222c:	bl	401240 <__errno_location@plt>
  402230:	mov	x19, x0
  402234:	str	wzr, [x0]
  402238:	mov	x0, x20
  40223c:	bl	4012a0 <ferror@plt>
  402240:	cbnz	w0, 402250 <ferror@plt+0xfb0>
  402244:	mov	x0, x20
  402248:	bl	4011b0 <fflush@plt>
  40224c:	cbz	w0, 402268 <ferror@plt+0xfc8>
  402250:	ldr	w8, [x19]
  402254:	cmp	w8, #0x9
  402258:	csetm	w0, ne  // ne = any
  40225c:	ldp	x20, x19, [sp, #16]
  402260:	ldp	x29, x30, [sp], #32
  402264:	ret
  402268:	mov	x0, x20
  40226c:	bl	401090 <fileno@plt>
  402270:	tbnz	w0, #31, 402250 <ferror@plt+0xfb0>
  402274:	bl	401040 <dup@plt>
  402278:	tbnz	w0, #31, 402250 <ferror@plt+0xfb0>
  40227c:	bl	401120 <close@plt>
  402280:	cbnz	w0, 402250 <ferror@plt+0xfb0>
  402284:	b	40225c <ferror@plt+0xfbc>
  402288:	stp	x29, x30, [sp, #-64]!
  40228c:	mov	x29, sp
  402290:	stp	x19, x20, [sp, #16]
  402294:	adrp	x20, 412000 <ferror@plt+0x10d60>
  402298:	add	x20, x20, #0xdf0
  40229c:	stp	x21, x22, [sp, #32]
  4022a0:	adrp	x21, 412000 <ferror@plt+0x10d60>
  4022a4:	add	x21, x21, #0xde8
  4022a8:	sub	x20, x20, x21
  4022ac:	mov	w22, w0
  4022b0:	stp	x23, x24, [sp, #48]
  4022b4:	mov	x23, x1
  4022b8:	mov	x24, x2
  4022bc:	bl	400fa8 <_exit@plt-0x38>
  4022c0:	cmp	xzr, x20, asr #3
  4022c4:	b.eq	4022f0 <ferror@plt+0x1050>  // b.none
  4022c8:	asr	x20, x20, #3
  4022cc:	mov	x19, #0x0                   	// #0
  4022d0:	ldr	x3, [x21, x19, lsl #3]
  4022d4:	mov	x2, x24
  4022d8:	add	x19, x19, #0x1
  4022dc:	mov	x1, x23
  4022e0:	mov	w0, w22
  4022e4:	blr	x3
  4022e8:	cmp	x20, x19
  4022ec:	b.ne	4022d0 <ferror@plt+0x1030>  // b.any
  4022f0:	ldp	x19, x20, [sp, #16]
  4022f4:	ldp	x21, x22, [sp, #32]
  4022f8:	ldp	x23, x24, [sp, #48]
  4022fc:	ldp	x29, x30, [sp], #64
  402300:	ret
  402304:	nop
  402308:	ret
  40230c:	nop
  402310:	adrp	x2, 413000 <ferror@plt+0x11d60>
  402314:	mov	x1, #0x0                   	// #0
  402318:	ldr	x2, [x2, #368]
  40231c:	b	401060 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000402320 <.fini>:
  402320:	stp	x29, x30, [sp, #-16]!
  402324:	mov	x29, sp
  402328:	ldp	x29, x30, [sp], #16
  40232c:	ret
