

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10'
================================================================
* Date:           Mon Oct 20 14:44:33 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10  |      801|      801|         3|          1|          1|   800|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     180|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      67|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      67|     261|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln374_1_fu_285_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln374_fu_339_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln375_1_fu_311_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln375_fu_402_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln377_fu_490_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln379_1_fu_451_p2             |         +|   0|  0|  16|           7|           7|
    |add_ln379_2_fu_461_p2             |         +|   0|  0|  16|           7|           7|
    |add_ln379_fu_433_p2               |         +|   0|  0|  12|           5|           5|
    |and_ln374_fu_396_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln374_fu_279_p2              |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln375_fu_305_p2              |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln377_fu_390_p2              |      icmp|   0|  0|  10|           3|           3|
    |or_ln375_fu_408_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln374_1_fu_352_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln374_fu_345_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln375_1_fu_421_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln375_2_fu_317_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln375_fu_413_p3            |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln374_fu_385_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 180|          77|          61|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|   10|         20|
    |gmem_w3_blk_n_R                         |   9|          2|    1|          2|
    |i3_fu_124                               |   9|          2|    6|         12|
    |indvar_flatten19_fu_128                 |   9|          2|   10|         20|
    |indvar_flatten6_fu_120                  |   9|          2|    6|         12|
    |kx_fu_112                               |   9|          2|    3|          6|
    |ky_fu_116                               |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   41|         82|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_w3_addr_read_reg_563         |  32|   0|   32|          0|
    |i3_fu_124                         |   6|   0|    6|          0|
    |icmp_ln374_reg_551                |   1|   0|    1|          0|
    |icmp_ln375_reg_555                |   1|   0|    1|          0|
    |indvar_flatten19_fu_128           |  10|   0|   10|          0|
    |indvar_flatten6_fu_120            |   6|   0|    6|          0|
    |kx_fu_112                         |   3|   0|    3|          0|
    |ky_fu_116                         |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  67|   0|   67|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|                            RTL Ports                            | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                                                           |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10|  return value|
|ap_rst                                                           |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10|  return value|
|ap_start                                                         |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10|  return value|
|ap_done                                                          |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10|  return value|
|ap_idle                                                          |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10|  return value|
|ap_ready                                                         |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10|  return value|
|m_axi_gmem_w3_AWVALID                                            |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWREADY                                            |   in|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWADDR                                             |  out|   64|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWID                                               |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWLEN                                              |  out|   32|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWSIZE                                             |  out|    3|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWBURST                                            |  out|    2|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWLOCK                                             |  out|    2|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWCACHE                                            |  out|    4|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWPROT                                             |  out|    3|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWQOS                                              |  out|    4|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWREGION                                           |  out|    4|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_AWUSER                                             |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_WVALID                                             |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_WREADY                                             |   in|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_WDATA                                              |  out|   32|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_WSTRB                                              |  out|    4|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_WLAST                                              |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_WID                                                |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_WUSER                                              |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARVALID                                            |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARREADY                                            |   in|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARADDR                                             |  out|   64|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARID                                               |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARLEN                                              |  out|   32|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARSIZE                                             |  out|    3|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARBURST                                            |  out|    2|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARLOCK                                             |  out|    2|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARCACHE                                            |  out|    4|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARPROT                                             |  out|    3|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARQOS                                              |  out|    4|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARREGION                                           |  out|    4|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_ARUSER                                             |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_RVALID                                             |   in|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_RREADY                                             |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_RDATA                                              |   in|   32|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_RLAST                                              |   in|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_RID                                                |   in|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_RFIFONUM                                           |   in|    9|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_RUSER                                              |   in|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_RRESP                                              |   in|    2|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_BVALID                                             |   in|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_BREADY                                             |  out|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_BRESP                                              |   in|    2|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_BID                                                |   in|    1|       m_axi|                                                             gmem_w3|       pointer|
|m_axi_gmem_w3_BUSER                                              |   in|    1|       m_axi|                                                             gmem_w3|       pointer|
|sext_ln374                                                       |   in|   62|     ap_none|                                                          sext_ln374|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0  |  out|    7|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0        |  out|   32|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0  |  out|    7|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0        |  out|   32|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0    |  out|    7|   ap_memory|                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0         |  out|    1|   ap_memory|                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0         |  out|    1|   ap_memory|                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0          |  out|   32|   ap_memory|                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0  |  out|    7|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0        |  out|   32|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0  |  out|    7|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0        |  out|   32|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0  |  out|    7|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0        |  out|   32|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0  |  out|    7|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0        |  out|   32|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0  |  out|    7|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0       |  out|    1|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0        |  out|   32|   ap_memory|              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2|         array|
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

