

================================================================
== Vitis HLS Report for 'ByteXor_113'
================================================================
* Date:           Wed Dec  7 16:29:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |       48|       48|         3|          -|          -|    16|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     34|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      25|    107|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln124_6_fu_125_p2  |         +|   0|  0|  14|           9|           9|
    |add_ln124_7_fu_135_p2  |         +|   0|  0|  13|           5|           5|
    |add_ln124_8_fu_145_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln124_fu_111_p2    |         +|   0|  0|  13|           5|           1|
    |icmp_ln123_fu_105_p2   |      icmp|   0|  0|  10|           5|           6|
    |xor_ln124_fu_155_p2    |       xor|   0|  0|   8|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  73|          40|          37|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    |idx_fu_36  |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  34|          7|    6|         15|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln124_8_reg_200  |  8|   0|    8|          0|
    |ap_CS_fsm            |  4|   0|    4|          0|
    |idx_fu_36            |  5|   0|    5|          0|
    |xor_ln124_reg_205    |  8|   0|    8|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 25|   0|   25|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   ByteXor.113|  return value|
|dst_address0     |  out|    8|   ap_memory|           dst|         array|
|dst_ce0          |  out|    1|   ap_memory|           dst|         array|
|dst_we0          |  out|    1|   ap_memory|           dst|         array|
|dst_d0           |  out|    8|   ap_memory|           dst|         array|
|dst_offset       |   in|    8|     ap_none|    dst_offset|        scalar|
|a_address0       |  out|    5|   ap_memory|             a|         array|
|a_ce0            |  out|    1|   ap_memory|             a|         array|
|a_q0             |   in|    8|   ap_memory|             a|         array|
|a_offset         |   in|    5|     ap_none|      a_offset|        scalar|
|b_offset         |   in|    9|     ap_none|      b_offset|        scalar|
|con256_address0  |  out|    9|   ap_memory|        con256|         array|
|con256_ce0       |  out|    1|   ap_memory|        con256|         array|
|con256_q0        |   in|    8|   ap_memory|        con256|         array|
+-----------------+-----+-----+------------+--------------+--------------+

