
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.32

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[4][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[4][0]$_DFFE_PP_/CK (DFF_X1)
     2    1.89    0.01    0.09    0.09 ^ mem[4][0]$_DFFE_PP_/Q (DFF_X1)
                                         mem[4][0] (net)
                  0.01    0.00    0.09 ^ _0720_/B (MUX2_X1)
     1    1.14    0.01    0.03    0.12 ^ _0720_/Z (MUX2_X1)
                                         _0084_ (net)
                  0.01    0.00    0.12 ^ mem[4][0]$_DFFE_PP_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[4][0]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     3    8.15    0.02    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.10 ^ _0999_/A (HA_X1)
     2    3.36    0.01    0.04    0.14 ^ _0999_/CO (HA_X1)
                                         _0568_ (net)
                  0.01    0.00    0.14 ^ _0579_/A (INV_X1)
     2    4.11    0.01    0.01    0.15 v _0579_/ZN (INV_X1)
                                         _0549_ (net)
                  0.01    0.00    0.15 v _0990_/CI (FA_X1)
     2    5.99    0.02    0.08    0.23 v _0990_/CO (FA_X1)
                                         _0550_ (net)
                  0.02    0.00    0.23 v _0577_/B (XOR2_X2)
     5    7.17    0.02    0.06    0.29 v _0577_/Z (XOR2_X2)
                                         rd_count[2] (net)
                  0.02    0.00    0.29 v _0590_/A3 (OR3_X4)
     3    8.76    0.01    0.08    0.37 v _0590_/ZN (OR3_X4)
                                         _0166_ (net)
                  0.01    0.00    0.37 v _0591_/A (INV_X4)
     1    3.21    0.01    0.01    0.38 ^ _0591_/ZN (INV_X4)
                                         _0167_ (net)
                  0.01    0.00    0.38 ^ _0592_/B (OAI211_X2)
     2    6.69    0.02    0.03    0.41 v _0592_/ZN (OAI211_X2)
                                         _0168_ (net)
                  0.02    0.00    0.41 v _0593_/A (BUF_X8)
    10   40.51    0.01    0.04    0.45 v _0593_/Z (BUF_X8)
                                         _0169_ (net)
                  0.01    0.00    0.45 v _0594_/A (BUF_X16)
    10   39.28    0.01    0.03    0.48 v _0594_/Z (BUF_X16)
                                         _0170_ (net)
                  0.01    0.00    0.48 v _0595_/A (INV_X1)
     1    0.00    0.00    0.01    0.48 ^ _0595_/ZN (INV_X1)
                                         full (net)
                  0.00    0.00    0.48 ^ full (out)
                                  0.48   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     3    8.15    0.02    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.10 ^ _0999_/A (HA_X1)
     2    3.36    0.01    0.04    0.14 ^ _0999_/CO (HA_X1)
                                         _0568_ (net)
                  0.01    0.00    0.14 ^ _0579_/A (INV_X1)
     2    4.11    0.01    0.01    0.15 v _0579_/ZN (INV_X1)
                                         _0549_ (net)
                  0.01    0.00    0.15 v _0990_/CI (FA_X1)
     2    5.99    0.02    0.08    0.23 v _0990_/CO (FA_X1)
                                         _0550_ (net)
                  0.02    0.00    0.23 v _0577_/B (XOR2_X2)
     5    7.17    0.02    0.06    0.29 v _0577_/Z (XOR2_X2)
                                         rd_count[2] (net)
                  0.02    0.00    0.29 v _0590_/A3 (OR3_X4)
     3    8.76    0.01    0.08    0.37 v _0590_/ZN (OR3_X4)
                                         _0166_ (net)
                  0.01    0.00    0.37 v _0591_/A (INV_X4)
     1    3.21    0.01    0.01    0.38 ^ _0591_/ZN (INV_X4)
                                         _0167_ (net)
                  0.01    0.00    0.38 ^ _0592_/B (OAI211_X2)
     2    6.69    0.02    0.03    0.41 v _0592_/ZN (OAI211_X2)
                                         _0168_ (net)
                  0.02    0.00    0.41 v _0593_/A (BUF_X8)
    10   40.51    0.01    0.04    0.45 v _0593_/Z (BUF_X8)
                                         _0169_ (net)
                  0.01    0.00    0.45 v _0594_/A (BUF_X16)
    10   39.28    0.01    0.03    0.48 v _0594_/Z (BUF_X16)
                                         _0170_ (net)
                  0.01    0.00    0.48 v _0595_/A (INV_X1)
     1    0.00    0.00    0.01    0.48 ^ _0595_/ZN (INV_X1)
                                         full (net)
                  0.00    0.00    0.48 ^ full (out)
                                  0.48   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.46e-03   9.63e-05   1.13e-05   1.57e-03  49.8%
Combinational          9.93e-04   5.71e-04   1.52e-05   1.58e-03  50.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.45e-03   6.67e-04   2.66e-05   3.14e-03 100.0%
                          77.9%      21.2%       0.8%
