LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY LAB102 IS
PORT ( X : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		 Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		 s : IN STD_LOGIC;
		 M : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END LAB102;

ARCHITECTURE Behavior OF LAB102 IS
BEGIN
	M <=(NOT(s)AND X)OR(s AND Y);
END Behavior;