$date
	Thu Jan 23 16:32:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module ga $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Carry $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
1"
0!
1$
#40
