s32 igb_phy_init_script_igp3 ( struct e1000_hw * hw ) { hw_dbg ( "Running IGP 3 PHY init script\n" ) ; hw -> phy . ops . write_reg ( hw , 0x2F5B , 0x9018 ) ; hw -> phy . ops . write_reg ( hw , 0x2F52 , 0x0000 ) ; hw -> phy . ops . write_reg ( hw , 0x2FB1 , 0x8B24 ) ; hw -> phy . ops . write_reg ( hw , 0x2FB2 , 0xF8F0 ) ; hw -> phy . ops . write_reg ( hw , 0x2010 , 0x10B0 ) ; hw -> phy . ops . write_reg ( hw , 0x2011 , 0x0000 ) ; hw -> phy . ops . write_reg ( hw , 0x20DD , 0x249A ) ; hw -> phy . ops . write_reg ( hw , 0x20DE , 0x00D3 ) ; hw -> phy . ops . write_reg ( hw , 0x28B4 , 0x04CE ) ; hw -> phy . ops . write_reg ( hw , 0x2F70 , 0x29E4 ) ; hw -> phy . ops . write_reg ( hw , 0x0000 , 0x0140 ) ; hw -> phy . ops . write_reg ( hw , 0x1F30 , 0x1606 ) ; hw -> phy . ops . write_reg ( hw , 0x1F31 , 0xB814 ) ; hw -> phy . ops . write_reg ( hw , 0x1F35 , 0x002A ) ; hw -> phy . ops . write_reg ( hw , 0x1F3E , 0x0067 ) ; hw -> phy . ops . write_reg ( hw , 0x1F54 , 0x0065 ) ; hw -> phy . ops . write_reg ( hw , 0x1F55 , 0x002A ) ; hw -> phy . ops . write_reg ( hw , 0x1F56 , 0x002A ) ; hw -> phy . ops . write_reg ( hw , 0x1F72 , 0x3FB0 ) ; hw -> phy . ops . write_reg ( hw , 0x1F76 , 0xC0FF ) ; hw -> phy . ops . write_reg ( hw , 0x1F77 , 0x1DEC ) ; hw -> phy . ops . write_reg ( hw , 0x1F78 , 0xF9EF ) ; hw -> phy . ops . write_reg ( hw , 0x1F79 , 0x0210 ) ; hw -> phy . ops . write_reg ( hw , 0x1895 , 0x0003 ) ; hw -> phy . ops . write_reg ( hw , 0x1796 , 0x0008 ) ; hw -> phy . ops . write_reg ( hw , 0x1798 , 0xD008 ) ; hw -> phy . ops . write_reg ( hw , 0x1898 , 0xD918 ) ; hw -> phy . ops . write_reg ( hw , 0x187A , 0x0800 ) ; hw -> phy . ops . write_reg ( hw , 0x0019 , 0x008D ) ; hw -> phy . ops . write_reg ( hw , 0x001B , 0x2080 ) ; hw -> phy . ops . write_reg ( hw , 0x0014 , 0x0045 ) ; return 0 ; } 