$date
	Tue Nov 19 10:38:58 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var reg 1 # Start $end
$var integer 32 $ counter [31:0] $end
$var integer 32 % i [31:0] $end
$var integer 32 & outfile [31:0] $end
$scope module CPU $end
$var wire 3 ' aluCtrl [2:0] $end
$var wire 2 ( aluOp [1:0] $end
$var wire 32 ) aluResult [31:0] $end
$var wire 1 * aluSrc $end
$var wire 1 + clk_i $end
$var wire 32 , four [31:0] $end
$var wire 10 - funct [9:0] $end
$var wire 12 . immData [11:0] $end
$var wire 32 / immExtended [31:0] $end
$var wire 32 0 instr [31:0] $end
$var wire 32 1 instrAddr [31:0] $end
$var wire 32 2 mux32_o [31:0] $end
$var wire 7 3 opCode [6:0] $end
$var wire 32 4 pc [31:0] $end
$var wire 5 5 rdAddr [4:0] $end
$var wire 5 6 readAddr [4:0] $end
$var wire 1 7 regDst $end
$var wire 1 8 regWrite $end
$var wire 5 9 rsAddr [4:0] $end
$var wire 32 : rsData [31:0] $end
$var wire 1 ; rst_i $end
$var wire 5 < rtAddr [4:0] $end
$var wire 32 = rtData [31:0] $end
$var wire 1 > start_i $end
$var wire 1 ? zero $end
$scope module Control $end
$var wire 2 @ ALUOp_o [1:0] $end
$var wire 1 * ALUSrc_o $end
$var wire 7 A Op_i [6:0] $end
$var wire 1 7 RegDst_o $end
$var wire 1 8 RegWrite_o $end
$upscope $end
$scope module Add_PC $end
$var wire 32 B data1_in [31:0] $end
$var wire 32 C data2_in [31:0] $end
$var wire 32 D data_o [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 + clk_i $end
$var wire 32 E pc_i [31:0] $end
$var wire 1 ; rst_i $end
$var wire 1 > start_i $end
$var reg 32 F pc_o [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 G addr_i [31:0] $end
$var wire 32 H instr_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 I RDaddr_i [4:0] $end
$var wire 32 J RDdata_i [31:0] $end
$var wire 5 K RSaddr_i [4:0] $end
$var wire 32 L RSdata_o [31:0] $end
$var wire 5 M RTaddr_i [4:0] $end
$var wire 32 N RTdata_o [31:0] $end
$var wire 1 8 RegWrite_i $end
$var wire 1 + clk_i $end
$upscope $end
$scope module MUX_RegDst $end
$var wire 5 O data1_i [4:0] $end
$var wire 5 P data2_i [4:0] $end
$var wire 5 Q data_o [4:0] $end
$var wire 1 7 select_i $end
$upscope $end
$scope module MUX_ALUSrc $end
$var wire 32 R data1_i [31:0] $end
$var wire 32 S data2_i [31:0] $end
$var wire 32 T data_o [31:0] $end
$var wire 1 * select_i $end
$upscope $end
$scope module Sign_Extend $end
$var wire 12 U data_i [11:0] $end
$var wire 32 V data_o [31:0] $end
$upscope $end
$scope module ALU $end
$var wire 3 W ALUCtrl_i [2:0] $end
$var wire 1 ? Zero_o $end
$var wire 32 X data1_i [31:0] $end
$var wire 32 Y data2_i [31:0] $end
$var reg 32 Z data_o [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 2 [ ALUOp_i [1:0] $end
$var wire 10 \ funct_i [9:0] $end
$var reg 3 ] ALUCtrl_o [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#12
$dumpvars
b10 ]
b0 \
b10 [
b0 Z
b0 Y
b0 X
b10 W
b0 V
b0 U
b0 T
b0 S
b0 R
b1000 Q
b1000 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b1000 I
b10000110011 H
b0 G
b0 F
b100 E
b100 D
b100 C
b0 B
b110011 A
b10 @
1?
1>
b0 =
b0 <
1;
b0 :
b0 9
18
17
b1000 6
b1000 5
b100 4
b110011 3
b0 2
b0 1
b10000110011 0
b0 /
b0 .
b0 -
b100 ,
0+
0*
b0 )
b10 (
b10 '
b11 &
b100000 %
b0 $
1#
1"
0!
$end
#25
0?
b1010 Z
b1010 )
b1010 J
b1010 2
b1010 T
b1010 Y
1*
b1 (
b1 @
b1 [
b1001 6
b1001 Q
b1010 /
b1010 S
b1010 V
b1010 .
b1010 U
b1001 5
b1001 I
b1001 P
b1010 <
b1010 M
b1010 O
b10011 3
b10011 A
b101000000000010010010011 0
b101000000000010010010011 H
b100 F
b1000 4
b1000 D
b1000 E
b100 1
b100 B
b100 G
b1 $
1!
1+
#50
0!
0+
#75
b1101 Z
b1101 )
b1101 J
b1101 2
b1101 T
b1101 Y
b1010 6
b1010 Q
b1101 /
b1101 S
b1101 V
b1101 .
b1101 U
b1010 5
b1010 I
b1010 P
b1101 <
b1101 M
b1101 O
b110100000000010100010011 0
b110100000000010100010011 H
b1000 F
b1100 4
b1100 D
b1100 E
b1000 1
b1000 B
b1000 G
b10 $
1!
1+
#100
0!
0+
#125
0*
b10 (
b10 @
b10 [
b11 ]
b11 '
b11 W
b1010 2
b1010 T
b1010 Y
b1011 6
b1011 Q
b1100100 Z
b1100100 )
b1100100 J
b1000 -
b1000 \
b101001 /
b101001 S
b101001 V
b101001 .
b101001 U
b1011 5
b1011 I
b1011 P
b1010 =
b1010 N
b1010 R
b1001 <
b1001 M
b1001 O
b1010 :
b1010 L
b1010 X
b1001 9
b1001 K
b110011 3
b110011 A
b10100101001000010110110011 0
b10100101001000010110110011 H
b1100 F
b10000 4
b10000 D
b10000 E
b1100 1
b1100 B
b1100 G
b11 $
1!
1+
#150
0!
0+
#175
b1011 Z
b1011 )
b1011 J
1*
b1 (
b1 @
b1 [
b10 ]
b10 '
b10 W
b1001 6
b1001 Q
b1 2
b1 T
b1 Y
b0 -
b0 \
b1 /
b1 S
b1 V
b1 .
b1 U
b1001 5
b1001 I
b1001 P
b0 =
b0 N
b0 R
b1 <
b1 M
b1 O
b10011 3
b10011 A
b101001000010010010011 0
b101001000010010010011 H
b10000 F
b10100 4
b10100 D
b10100 E
b10000 1
b10000 B
b10000 G
b100 $
1!
1+
#200
0!
0+
#225
0*
b10 (
b10 @
b10 [
b110 ]
b110 '
b110 W
b1011 2
b1011 T
b1011 Y
b1010 6
b1010 Q
b100000000 -
b100000000 \
b10000001001 /
b10000001001 S
b10000001001 V
b10000001001 .
b10000001001 U
b1010 5
b1010 I
b1010 P
b1011 =
b1011 N
b1011 R
b1001 <
b1001 M
b1001 O
b1010 9
b1010 K
b110011 3
b110011 A
b10 Z
b10 )
b10 J
b1000000100101010000010100110011 0
b1000000100101010000010100110011 H
b1101 :
b1101 L
b1101 X
b10100 F
b11000 4
b11000 D
b11000 E
b10100 1
b10100 B
b10100 G
b101 $
1!
1+
#250
0!
0+
#275
0?
b0 ]
b0 '
b0 W
b1011 6
b1011 Q
b10 2
b10 T
b10 Y
b111 -
b111 \
b1010 /
b1010 S
b1010 V
b1010 .
b1010 U
b1011 5
b1011 I
b1011 P
b10 =
b10 N
b10 R
b1010 <
b1010 M
b1010 O
b1001 9
b1001 K
b10 Z
b10 )
b10 J
b101001001111010110110011 0
b101001001111010110110011 H
b1011 :
b1011 L
b1011 X
b11000 F
b11100 4
b11100 D
b11100 E
b11000 1
b11000 B
b11000 G
b110 $
1!
1+
#300
0!
0+
#325
b1 ]
b1 '
b1 W
b1100 6
b1100 Q
b110 -
b110 \
b1011 /
b1011 S
b1011 V
b1011 .
b1011 U
b1100 5
b1100 I
b1100 P
b1011 <
b1011 M
b1011 O
b10 :
b10 L
b10 X
b1010 9
b1010 K
b101101010110011000110011 0
b101101010110011000110011 H
b11100 F
b100000 4
b100000 D
b100000 E
b11100 1
b11100 B
b11100 G
b111 $
1!
1+
#350
0!
0+
#375
1?
b0 Z
b0 )
b0 J
1*
b1 (
b1 @
b1 [
b10 ]
b10 '
b10 W
b0 6
b0 Q
b0 2
b0 T
b0 Y
b0 -
b0 \
b0 /
b0 S
b0 V
b0 .
b0 U
b0 5
b0 I
b0 P
b0 =
b0 N
b0 R
b0 <
b0 M
b0 O
b0 :
b0 L
b0 X
b0 9
b0 K
b0 3
b0 A
b0 0
b0 H
b100000 F
b100100 4
b100100 D
b100100 E
b100000 1
b100000 B
b100000 G
b1000 $
1!
1+
#400
0!
0+
#425
b100100 F
b101000 4
b101000 D
b101000 E
b100100 1
b100100 B
b100100 G
b1001 $
1!
1+
#450
0!
0+
#475
b101000 F
b101100 4
b101100 D
b101100 E
b101000 1
b101000 B
b101000 G
b1010 $
1!
1+
#500
0!
0+
#525
b101100 F
b110000 4
b110000 D
b110000 E
b101100 1
b101100 B
b101100 G
b1011 $
1!
1+
#550
0!
0+
#575
b110000 F
b110100 4
b110100 D
b110100 E
b110000 1
b110000 B
b110000 G
b1100 $
1!
1+
#600
0!
0+
#625
b110100 F
b111000 4
b111000 D
b111000 E
b110100 1
b110100 B
b110100 G
b1101 $
1!
1+
#650
0!
0+
#675
b111000 F
b111100 4
b111100 D
b111100 E
b111000 1
b111000 B
b111000 G
b1110 $
1!
1+
#700
0!
0+
#725
b111100 F
b1000000 4
b1000000 D
b1000000 E
b111100 1
b111100 B
b111100 G
b1111 $
1!
1+
#750
0!
0+
#775
b1000000 F
b1000100 4
b1000100 D
b1000100 E
b1000000 1
b1000000 B
b1000000 G
b10000 $
1!
1+
#800
0!
0+
#825
b1000100 F
b1001000 4
b1001000 D
b1001000 E
b1000100 1
b1000100 B
b1000100 G
b10001 $
1!
1+
#850
0!
0+
#875
b1001000 F
b1001100 4
b1001100 D
b1001100 E
b1001000 1
b1001000 B
b1001000 G
b10010 $
1!
1+
#900
0!
0+
#925
b1001100 F
b1010000 4
b1010000 D
b1010000 E
b1001100 1
b1001100 B
b1001100 G
b10011 $
1!
1+
#950
0!
0+
#975
b1010000 F
b1010100 4
b1010100 D
b1010100 E
b1010000 1
b1010000 B
b1010000 G
b10100 $
1!
1+
#1000
0!
0+
#1025
b1010100 F
b1011000 4
b1011000 D
b1011000 E
b1010100 1
b1010100 B
b1010100 G
b10101 $
1!
1+
#1050
0!
0+
#1075
b1011000 F
b1011100 4
b1011100 D
b1011100 E
b1011000 1
b1011000 B
b1011000 G
b10110 $
1!
1+
#1100
0!
0+
#1125
b1011100 F
b1100000 4
b1100000 D
b1100000 E
b1011100 1
b1011100 B
b1011100 G
b10111 $
1!
1+
#1150
0!
0+
#1175
b1100000 F
b1100100 4
b1100100 D
b1100100 E
b1100000 1
b1100000 B
b1100000 G
b11000 $
1!
1+
#1200
0!
0+
#1225
b1100100 F
b1101000 4
b1101000 D
b1101000 E
b1100100 1
b1100100 B
b1100100 G
b11001 $
1!
1+
#1250
0!
0+
#1275
b1101000 F
b1101100 4
b1101100 D
b1101100 E
b1101000 1
b1101000 B
b1101000 G
b11010 $
1!
1+
#1300
0!
0+
#1325
b1101100 F
b1110000 4
b1110000 D
b1110000 E
b1101100 1
b1101100 B
b1101100 G
b11011 $
1!
1+
#1350
0!
0+
#1375
b1110000 F
b1110100 4
b1110100 D
b1110100 E
b1110000 1
b1110000 B
b1110000 G
b11100 $
1!
1+
#1400
0!
0+
#1425
b1110100 F
b1111000 4
b1111000 D
b1111000 E
b1110100 1
b1110100 B
b1110100 G
b11101 $
1!
1+
#1450
0!
0+
#1475
b1111000 F
b1111100 4
b1111100 D
b1111100 E
b1111000 1
b1111000 B
b1111000 G
b11110 $
1!
1+
#1500
0!
0+
#1525
