<div id="pf216" class="pf w0 h0" data-page-no="216"><div class="pc pc216 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg216.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">transfer request rather than a CPU interrupt instead. When the DMA has completed the</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">transfer, it sends a transfer completing indicator that deasserts the DMA transfer request</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">and clears the flag to allow a subsequent change on comparator output to occur and force</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">another DMA request.</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">The comparator can remain functional in STOP modes. When DMA support is enabled</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">by setting SCR[DMAEN] and the interrupt is enabled by setting SCR[IER], SCR[IEF], or</div><div class="t m0 x9 hf yabd ff3 fs5 fc0 sc0 ls0 ws0">both, the corresponding change on COUT forces a DMA transfer request to wake up the</div><div class="t m0 x9 hf y644 ff3 fs5 fc0 sc0 ls0 ws0">system from STOP modes. After the data transfer has finished, system will go back to</div><div class="t m0 x9 hf y645 ff3 fs5 fc0 sc0 ls0 ws0">STOP modes. Refer to DMA chapters in the device reference manual for the</div><div class="t m0 x9 hf y646 ff3 fs5 fc0 sc0 ls0 ws0">asynchronous DMA function for details.</div><div class="t m0 x9 hd y2f7b ff1 fs7 fc0 sc0 ls0 ws0">29.11<span class="_ _b"> </span>CMP Asyncrhonous DMA support</div><div class="t m0 x9 hf y1b49 ff3 fs5 fc0 sc0 ls0 ws0">The comparator can remain functional in STOP modes. When DMA support is enabled</div><div class="t m0 x9 hf y1b4a ff3 fs5 fc0 sc0 ls0 ws0">by setting SCR[DMAEN] and the interrupt is enabled by setting SCR[IER], SCR[IEF], or</div><div class="t m0 x9 hf y1b4b ff3 fs5 fc0 sc0 ls0 ws0">both, the corresponding change on COUT forces a DMA transfer request to wake up the</div><div class="t m0 x9 hf y1b4c ff3 fs5 fc0 sc0 ls0 ws0">system from STOP modes. After the data transfer has finished, system will go back to</div><div class="t m0 x9 hf y14c0 ff3 fs5 fc0 sc0 ls0 ws0">STOP modes. Refer to DMA chapters in the device reference manual for the</div><div class="t m0 x9 hf y14c1 ff3 fs5 fc0 sc0 ls0 ws0">asynchronous DMA function for details.</div><div class="t m0 x9 hd y2f7c ff1 fs7 fc0 sc0 ls0 ws0">29.12<span class="_ _b"> </span>Digital-to-analog converter</div><div class="t m0 x9 hf y2ae7 ff3 fs5 fc0 sc0 ls0 ws0">The following figure shows the block diagram of the DAC module. It contains a 64-tap</div><div class="t m0 x9 hf y2f7d ff3 fs5 fc0 sc0 ls0 ws0">resistor ladder network and a 64-to-1 multiplexer, which selects an output voltage from</div><div class="t m0 x9 hf y271e ff3 fs5 fc0 sc0 ls0 ws0">one of 64 distinct levels that outputs from DACO. It is controlled through the DAC</div><div class="t m0 x9 hf y271f ff3 fs5 fc0 sc0 ls0 ws0">Control Register (DACCR). Its supply reference source can be selected from two sources</div><div class="t m0 x9 hf ya6a ff3 fs5 fc0 sc0 ls0 ws1a6">V<span class="fs8 ws198 vc">in1</span><span class="ws0"> and V<span class="fs8 ws198 vc">in2</span>. The module can be powered down or disabled when not in use. When in</span></div><div class="t m0 x9 hf ya6b ff3 fs5 fc0 sc0 ls0 ws0">Disabled mode, DACO is connected to the analog ground.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">CMP Asyncrhonous DMA support</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">534<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
