# started on Tue Sep  3 23:23:25 2024

2702.12	msec	task-clock:u	2702124452	100.00	1.000	CPUs utilized
0		context-switches:u	2702124452	100.00	0.000	/sec
0		cpu-migrations:u	2702124452	100.00	0.000	/sec
47		page-faults:u	2702124452	100.00	17.394	/sec
4849379731		cycles:u	2102051953	77.00	1.795	GHz
6857065307		instructions:u	2102180121	77.00	1.41	insn per cycle
<not supported>		branches:u	0	100.00		
3333		branch-misses:u	2102115957	77.00		
50876		L1-dcache-loads:u	2102155587	77.00	18.828	K/sec
2903		L1-dcache-load-misses:u	2102179457	77.00	5.71	of all L1-dcache accesses
<not supported>		LLC-loads:u	0	100.00		
<not supported>		LLC-load-misses:u	0	100.00		
4363768444		L1-icache-loads:u	2102144861	77.00	1.615	G/sec
4086		L1-icache-load-misses:u	2102122268	77.00	0.00	of all L1-icache accesses
<not supported>		dTLB-loads:u	0	100.00		
10		dTLB-load-misses:u	1799892787	66.00		
<not supported>		iTLB-loads:u	0	100.00		
0		iTLB-load-misses:u	1799955674	66.00		
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
