
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={17,8,cc,0,1,offset}
	F3= ICache[addr]={17,8,cc,0,1,offset}

IF	F4= CP0.ASID=>IMMU.PID
	F5= PC.Out=>IMMU.IEA
	F6= IMMU.Addr=>IAddrReg.In
	F7= IMMU.Hit=>CU_IF.IMMUHit
	F8= PC.Out=>ICache.IEA
	F9= ICache.Out=>IR_IMMU.In
	F10= ICache.Out=>ICacheReg.In
	F11= ICache.Hit=>CU_IF.ICacheHit
	F12= ICache.Out=>IR_ID.In
	F13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F14= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F15= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F17= ICache.Hit=>FU.ICacheHit
	F18= FU.Halt_IF=>CU_IF.Halt
	F19= FU.Bub_IF=>CU_IF.Bub
	F20= CtrlASIDIn=0
	F21= CtrlCP0=0
	F22= CtrlEPCIn=0
	F23= CtrlExCodeIn=0
	F24= CtrlIMMU=0
	F25= CtrlPC=0
	F26= CtrlPCInc=1
	F27= CtrlIAddrReg=0
	F28= CtrlICache=0
	F29= CtrlIR_IMMU=0
	F30= CtrlICacheReg=0
	F31= CtrlIR_ID=1
	F32= CtrlIMem=0
	F33= CtrlIRMux=0
	F34= CtrlA_EX=0
	F35= CtrlIR_EX=0
	F36= CtrlALUOut_MEM=0
	F37= CtrlIR_MEM=0
	F38= CtrlCP1=0
	F39= CtrlConditionReg_DMMU1=0
	F40= CtrlIR_DMMU1=0
	F41= CtrlIR_WB=0
	F42= CtrlA_MEM=0
	F43= CtrlA_WB=0
	F44= CtrlALUOut_DMMU1=0
	F45= CtrlALUOut_WB=0
	F46= CtrlConditionReg_MEM=0
	F47= CtrlConditionReg_WB=0
	F48= CtrlIR_DMMU2=0
	F49= CtrlALUOut_DMMU2=0
	F50= CtrlConditionReg_DMMU2=0

ID	F82= IR_ID.Out=>FU.IR_ID
	F83= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F84= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F85= IR_ID.Out31_26=>CU_ID.Op
	F86= IR_ID.Out25_21=>CU_ID.IRFunc2
	F87= IR_ID.Out15_0=>SEXT.In
	F88= SEXT.Out=>A_EX.In
	F89= IR_ID.Out=>IR_EX.In
	F90= FU.Halt_ID=>CU_ID.Halt
	F91= FU.Bub_ID=>CU_ID.Bub
	F92= FU.InID1_RReg=5'b00000
	F93= FU.InID2_RReg=5'b00000
	F94= CtrlASIDIn=0
	F95= CtrlCP0=0
	F96= CtrlEPCIn=0
	F97= CtrlExCodeIn=0
	F98= CtrlIMMU=0
	F99= CtrlPC=0
	F100= CtrlPCInc=0
	F101= CtrlIAddrReg=0
	F102= CtrlICache=0
	F103= CtrlIR_IMMU=0
	F104= CtrlICacheReg=0
	F105= CtrlIR_ID=0
	F106= CtrlIMem=0
	F107= CtrlIRMux=0
	F108= CtrlA_EX=1
	F109= CtrlIR_EX=1
	F110= CtrlALUOut_MEM=0
	F111= CtrlIR_MEM=0
	F112= CtrlCP1=0
	F113= CtrlConditionReg_DMMU1=0
	F114= CtrlIR_DMMU1=0
	F115= CtrlIR_WB=0
	F116= CtrlA_MEM=0
	F117= CtrlA_WB=0
	F118= CtrlALUOut_DMMU1=0
	F119= CtrlALUOut_WB=0
	F120= CtrlConditionReg_MEM=0
	F121= CtrlConditionReg_WB=0
	F122= CtrlIR_DMMU2=0
	F123= CtrlALUOut_DMMU2=0
	F124= CtrlConditionReg_DMMU2=0

EX	F125= IR_EX.Out=>FU.IR_EX
	F126= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F127= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F128= IR_EX.Out31_26=>CU_EX.Op
	F129= IR_EX.Out25_21=>CU_EX.IRFunc2
	F130= PC.CIA=>ALU.A
	F131= A_EX.Out=>ALU.B
	F132= ALU.Func=6'b010010
	F133= ALU.Out=>ALUOut_MEM.In
	F134= IR_EX.Out=>IR_MEM.In
	F135= FU.InEX_WReg=5'b00000
	F136= CtrlASIDIn=0
	F137= CtrlCP0=0
	F138= CtrlEPCIn=0
	F139= CtrlExCodeIn=0
	F140= CtrlIMMU=0
	F141= CtrlPC=0
	F142= CtrlPCInc=0
	F143= CtrlIAddrReg=0
	F144= CtrlICache=0
	F145= CtrlIR_IMMU=0
	F146= CtrlICacheReg=0
	F147= CtrlIR_ID=0
	F148= CtrlIMem=0
	F149= CtrlIRMux=0
	F150= CtrlA_EX=0
	F151= CtrlIR_EX=0
	F152= CtrlALUOut_MEM=1
	F153= CtrlIR_MEM=1
	F154= CtrlCP1=0
	F155= CtrlConditionReg_DMMU1=0
	F156= CtrlIR_DMMU1=0
	F157= CtrlIR_WB=0
	F158= CtrlA_MEM=0
	F159= CtrlA_WB=0
	F160= CtrlALUOut_DMMU1=0
	F161= CtrlALUOut_WB=0
	F162= CtrlConditionReg_MEM=0
	F163= CtrlConditionReg_WB=0
	F164= CtrlIR_DMMU2=0
	F165= CtrlALUOut_DMMU2=0
	F166= CtrlConditionReg_DMMU2=0

MEM	F167= IR_MEM.Out=>FU.IR_MEM
	F168= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F169= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F170= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F171= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F172= IR_MEM.Out31_26=>CU_MEM.Op
	F173= IR_MEM.Out25_21=>CU_MEM.IRFunc2
	F174= IR_MEM.Out20_18=>CP1.cc
	F175= IR_MEM.Out16=>CP1.tf
	F176= CP1.fp=>ConditionReg_DMMU1.In
	F177= IR_MEM.Out=>IR_DMMU1.In
	F178= IR_MEM.Out=>IR_WB.In
	F179= A_MEM.Out=>A_WB.In
	F180= ALUOut_MEM.Out=>ALUOut_DMMU1.In
	F181= ALUOut_MEM.Out=>ALUOut_WB.In
	F182= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F183= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F184= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F185= FU.InMEM_WReg=5'b00000
	F186= CtrlASIDIn=0
	F187= CtrlCP0=0
	F188= CtrlEPCIn=0
	F189= CtrlExCodeIn=0
	F190= CtrlIMMU=0
	F191= CtrlPC=0
	F192= CtrlPCInc=0
	F193= CtrlIAddrReg=0
	F194= CtrlICache=0
	F195= CtrlIR_IMMU=0
	F196= CtrlICacheReg=0
	F197= CtrlIR_ID=0
	F198= CtrlIMem=0
	F199= CtrlIRMux=0
	F200= CtrlA_EX=0
	F201= CtrlIR_EX=0
	F202= CtrlALUOut_MEM=0
	F203= CtrlIR_MEM=0
	F204= CtrlCP1=0
	F205= CtrlConditionReg_DMMU1=1
	F206= CtrlIR_DMMU1=1
	F207= CtrlIR_WB=1
	F208= CtrlA_MEM=0
	F209= CtrlA_WB=1
	F210= CtrlALUOut_DMMU1=1
	F211= CtrlALUOut_WB=1
	F212= CtrlConditionReg_MEM=0
	F213= CtrlConditionReg_WB=1
	F214= CtrlIR_DMMU2=0
	F215= CtrlALUOut_DMMU2=0
	F216= CtrlConditionReg_DMMU2=0

WB	F300= IR_WB.Out=>FU.IR_WB
	F301= IR_WB.Out31_26=>CU_WB.Op
	F302= IR_WB.Out25_21=>CU_WB.IRFunc2
	F303= ALUOut_WB.Out=>PC.In
	F304= ConditionReg_WB.Out=>CU_WB.fp
	F305= FU.InWB_WReg=5'b00000
	F306= CtrlASIDIn=0
	F307= CtrlCP0=0
	F308= CtrlEPCIn=0
	F309= CtrlExCodeIn=0
	F310= CtrlIMMU=0
	F311= CtrlPC=0
	F312= CtrlPCInc=0
	F313= CtrlIAddrReg=0
	F314= CtrlICache=0
	F315= CtrlIR_IMMU=0
	F316= CtrlICacheReg=0
	F317= CtrlIR_ID=0
	F318= CtrlIMem=0
	F319= CtrlIRMux=0
	F320= CtrlA_EX=0
	F321= CtrlIR_EX=0
	F322= CtrlALUOut_MEM=0
	F323= CtrlIR_MEM=0
	F324= CtrlCP1=0
	F325= CtrlConditionReg_DMMU1=0
	F326= CtrlIR_DMMU1=0
	F327= CtrlIR_WB=0
	F328= CtrlA_MEM=0
	F329= CtrlA_WB=0
	F330= CtrlALUOut_DMMU1=0
	F331= CtrlALUOut_WB=0
	F332= CtrlConditionReg_MEM=0
	F333= CtrlConditionReg_WB=0
	F334= CtrlIR_DMMU2=0
	F335= CtrlALUOut_DMMU2=0
	F336= CtrlConditionReg_DMMU2=0

POST
