
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000033                       # Number of seconds simulated
sim_ticks                                    32585500                       # Number of ticks simulated
final_tick                                   32585500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80723                       # Simulator instruction rate (inst/s)
host_op_rate                                    99052                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              158647731                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646676                       # Number of bytes of host memory used
host_seconds                                     0.21                       # Real time elapsed on the host
sim_insts                                       16577                       # Number of instructions simulated
sim_ops                                         20343                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           36992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           18432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1135228859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          565650366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1700879225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1135228859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1135228859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3928128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3928128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3928128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1135228859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         565650366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1704807353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         867                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.readBursts                       867                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  55488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      32578000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   867                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    2                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.554217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.098702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.360076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           49     29.52%     29.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     25.90%     55.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     11.45%     66.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      9.04%     75.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      6.02%     81.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.61%     85.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.61%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.20%     90.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      9.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          166                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      8759000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                25015250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10102.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28852.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1702.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1702.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.41                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      695                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37489.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1020600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   556875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5335200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21363030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               103500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               30413445                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            968.426843                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       402750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30303750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   226800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   123750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1146600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21201435                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24996825                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            795.159251                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE       343500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30065500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                    7014                       # Number of BP lookups
system.cpu.branchPred.condPredicted              5023                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               901                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 5124                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2089                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             40.768931                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     771                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                            65172                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              17180                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          35428                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        7014                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               2860                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         14675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1909                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                      4891                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   609                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              32810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.280463                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.671433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    25435     77.52%     77.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      632      1.93%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      784      2.39%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      586      1.79%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      444      1.35%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      444      1.35%     86.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      491      1.50%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      840      2.56%     90.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3154      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                32810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.107623                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.543608                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    13606                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 12204                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      5819                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   503                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    678                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  836                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   288                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  36499                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1022                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    678                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    14160                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2177                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5706                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      5744                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  4345                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  34981                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     76                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     58                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4055                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               38070                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                162485                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            41423                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                24                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 21872                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    16198                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                112                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      2120                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 5851                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5067                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               561                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              557                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      32033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 242                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     27095                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                49                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        31181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             67                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         32810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.825815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.621294                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               23355     71.18%     71.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2951      8.99%     80.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1868      5.69%     85.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1433      4.37%     90.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1371      4.18%     94.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 931      2.84%     97.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 496      1.51%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 246      0.75%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 159      0.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           32810                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      33      8.21%      8.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      7      1.74%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      9.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    187     46.52%     56.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   175     43.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 17136     63.24%     63.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  260      0.96%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.01%     64.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5376     19.84%     84.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4320     15.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  27095                       # Type of FU issued
system.cpu.iq.rate                           0.415746                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         402                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014837                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              87390                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             44235                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        25108                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  61                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 32                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  27464                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      33                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              107                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2706                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1304                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    678                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1678                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   438                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               32283                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               196                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  5851                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 5067                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                106                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   412                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             62                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            113                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          571                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  684                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 26240                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  5068                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               855                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                         9223                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     3960                       # Number of branches executed
system.cpu.iew.exec_stores                       4155                       # Number of stores executed
system.cpu.iew.exec_rate                     0.402627                       # Inst execution rate
system.cpu.iew.wb_sent                          25410                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         25136                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     13016                       # num instructions producing a value
system.cpu.iew.wb_consumers                     27811                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.385687                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.468016                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           11943                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               625                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        30916                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.658009                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.618480                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        24045     77.78%     77.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2697      8.72%     86.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1213      3.92%     90.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          527      1.70%     92.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          782      2.53%     94.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          635      2.05%     96.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          300      0.97%     97.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          200      0.65%     98.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          517      1.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        30916                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                16577                       # Number of instructions committed
system.cpu.commit.committedOps                  20343                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           6908                       # Number of memory references committed
system.cpu.commit.loads                          3145                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                       3091                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     17720                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            13189     64.83%     64.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             243      1.19%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.01%     66.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            3145     15.46%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3763     18.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             20343                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   517                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        62502                       # The number of ROB reads
system.cpu.rob.rob_writes                       66479                       # The number of ROB writes
system.cpu.timesIdled                             383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       16577                       # Number of Instructions Simulated
system.cpu.committedOps                         20343                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.931471                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.931471                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.254358                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.254358                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    29038                       # number of integer regfile reads
system.cpu.int_regfile_writes                   15196                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     91428                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    12081                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    9951                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                10                       # number of replacements
system.cpu.dcache.tags.tagsinuse           155.584497                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6717                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               288                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.322917                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   155.584497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.151938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.151938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.271484                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             17064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            17064                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         4432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4432                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         2178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2178                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          6610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6610                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         6615                       # number of overall hits
system.cpu.dcache.overall_hits::total            6615                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1435                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1669                       # number of overall misses
system.cpu.dcache.overall_misses::total          1669                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     14675250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14675250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     75416742                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     75416742                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       141250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     90091992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     90091992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     90091992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     90091992                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         4665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         3613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         8278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         8278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         8284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         8284                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.049946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049946                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.397177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.397177                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.201498                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.201498                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.201473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.201473                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62983.905579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62983.905579                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52555.220906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52555.220906                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        70625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54011.985612                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54011.985612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53979.623727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53979.623727                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           81                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1302                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1383                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1383                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          152                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          286                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9663500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9663500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      7185495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7185495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     16848995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16848995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     16901245                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16901245                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.036812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034429                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034429                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034524                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034524                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63575.657895                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63575.657895                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54026.278195                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54026.278195                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        52250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59119.280702                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59119.280702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59095.262238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59095.262238                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               199                       # number of replacements
system.cpu.icache.tags.tagsinuse           233.473812                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.117647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   233.473812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.456004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.456004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10360                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10360                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         4114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4114                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          4114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         4114                       # number of overall hits
system.cpu.icache.overall_hits::total            4114                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           777                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          777                       # number of overall misses
system.cpu.icache.overall_misses::total           777                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     43289250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43289250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     43289250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43289250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     43289250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43289250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         4891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         4891                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         4891                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4891                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.158863                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.158863                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.158863                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.158863                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.158863                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.158863                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55713.320463                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55713.320463                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55713.320463                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55713.320463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55713.320463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55713.320463                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          198                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          198                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          198                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          579                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          579                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          579                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          579                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     32479000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32479000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     32479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     32479000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32479000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.118381                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.118381                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.118381                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.118381                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.118381                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.118381                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56094.991364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56094.991364                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56094.991364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56094.991364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56094.991364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56094.991364                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 734                       # Transaction distribution
system.membus.trans_dist::ReadResp                733                       # Transaction distribution
system.membus.trans_dist::Writeback                 2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               133                       # Transaction distribution
system.membus.trans_dist::ReadExResp              133                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        36992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        18560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               869                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                     869    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 869                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1069000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3070500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1547000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
