

================================================================
== Vivado HLS Report for 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'
================================================================
* Date:           Fri Oct 11 11:36:05 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      4.36|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  113|  4164493|  113|  4164493|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+-----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |    3|        3|          1|          -|          -|         3|    no    |
        |- Loop 2     |    3|        3|          1|          -|          -|         3|    no    |
        |- Loop 3     |    3|        3|          1|          -|          -|         3|    no    |
        |- Loop 4     |  100|  4164480| 20 ~ 3856 |          -|          -| 5 ~ 1080 |    no    |
        | + Loop 4.1  |   16|     3852|         15|          2|          1| 2 ~ 1920 |    yes   |
        +-------------+-----+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 1
  Pipeline-0: II = 2, D = 15, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond9)
	2  / (!exitcond9)
3 --> 
	4  / (exitcond8)
	3  / (!exitcond8)
4 --> 
	4  / (!exitcond7)
	5  / (exitcond7)
5 --> 
	6  / (tmp_2)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	22  / (!tmp_3)
	10  / (tmp_3)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	7  / true
22 --> 
	5  / true
* FSM state operations: 

 <State 1>: 1.30ns
ST_1: empty [1/1] 0.00ns
entry_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str105, i32 0, i32 0, [8 x i8]* @str105) ; <i32> [#uses=0]

ST_1: empty_69 [1/1] 0.00ns
entry_ifconv:1  %empty_69 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str102, i32 0, i32 0, [8 x i8]* @str102) ; <i32> [#uses=0]

ST_1: empty_70 [1/1] 0.00ns
entry_ifconv:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str99, i32 0, i32 0, [8 x i8]* @str99) ; <i32> [#uses=0]

ST_1: empty_71 [1/1] 0.00ns
entry_ifconv:3  %empty_71 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str96, i32 0, i32 0, [8 x i8]* @str96) ; <i32> [#uses=0]

ST_1: empty_72 [1/1] 0.00ns
entry_ifconv:4  %empty_72 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str93, i32 0, i32 0, [8 x i8]* @str93) ; <i32> [#uses=0]

ST_1: empty_73 [1/1] 0.00ns
entry_ifconv:5  %empty_73 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str90, i32 0, i32 0, [8 x i8]* @str90) ; <i32> [#uses=0]

ST_1: cols_read [1/1] 0.00ns
entry_ifconv:6  %cols_read = call i12 @_ssdm_op_WireRead.i12(i12 %cols) ; <i12> [#uses=3]

ST_1: rows_read [1/1] 0.00ns
entry_ifconv:7  %rows_read = call i12 @_ssdm_op_WireRead.i12(i12 %rows) ; <i12> [#uses=1]

ST_1: kernel_val_2_2_read_1 [1/1] 0.00ns
entry_ifconv:8  %kernel_val_2_2_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_2_2_read) ; <i8> [#uses=1]

ST_1: kernel_val_2_1_read_1 [1/1] 0.00ns
entry_ifconv:9  %kernel_val_2_1_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_2_1_read) ; <i8> [#uses=1]

ST_1: kernel_val_2_0_read_1 [1/1] 0.00ns
entry_ifconv:10  %kernel_val_2_0_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_2_0_read) ; <i8> [#uses=1]

ST_1: kernel_val_1_2_read_1 [1/1] 0.00ns
entry_ifconv:11  %kernel_val_1_2_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_1_2_read) ; <i8> [#uses=1]

ST_1: kernel_val_1_1_read_1 [1/1] 0.00ns
entry_ifconv:12  %kernel_val_1_1_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_1_1_read) ; <i8> [#uses=1]

ST_1: kernel_val_1_0_read_1 [1/1] 0.00ns
entry_ifconv:13  %kernel_val_1_0_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_1_0_read) ; <i8> [#uses=1]

ST_1: kernel_val_0_2_read_1 [1/1] 0.00ns
entry_ifconv:14  %kernel_val_0_2_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_0_2_read) ; <i8> [#uses=1]

ST_1: kernel_val_0_1_read_1 [1/1] 0.00ns
entry_ifconv:15  %kernel_val_0_1_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_0_1_read) ; <i8> [#uses=1]

ST_1: kernel_val_0_0_read_1 [1/1] 0.00ns
entry_ifconv:16  %kernel_val_0_0_read_1 = call i8 @_ssdm_op_WireRead.i8(i8 %kernel_val_0_0_read) ; <i8> [#uses=1]

ST_1: k_buf_0_val_0 [1/1] 0.00ns
entry_ifconv:17  %k_buf_0_val_0 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=3]

ST_1: k_buf_0_val_1 [1/1] 0.00ns
entry_ifconv:18  %k_buf_0_val_1 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

ST_1: k_buf_0_val_2 [1/1] 0.00ns
entry_ifconv:19  %k_buf_0_val_2 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

ST_1: k_buf_1_val_0 [1/1] 0.00ns
entry_ifconv:20  %k_buf_1_val_0 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=3]

ST_1: k_buf_1_val_1 [1/1] 0.00ns
entry_ifconv:21  %k_buf_1_val_1 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

ST_1: k_buf_1_val_2 [1/1] 0.00ns
entry_ifconv:22  %k_buf_1_val_2 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

ST_1: k_buf_2_val_0 [1/1] 0.00ns
entry_ifconv:23  %k_buf_2_val_0 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=3]

ST_1: k_buf_2_val_1 [1/1] 0.00ns
entry_ifconv:24  %k_buf_2_val_1 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

ST_1: k_buf_2_val_2 [1/1] 0.00ns
entry_ifconv:25  %k_buf_2_val_2 = alloca [1920 x i8], align 1    ; <[1920 x i8]*> [#uses=4]

ST_1: right_border_buf_0_val_0_0 [1/1] 0.00ns
entry_ifconv:26  %right_border_buf_0_val_0_0 = alloca i8, align 1 ; <i8*> [#uses=3]

ST_1: right_border_buf_0_val_0_1 [1/1] 0.00ns
entry_ifconv:27  %right_border_buf_0_val_0_1 = alloca i8, align 1 ; <i8*> [#uses=3]

ST_1: right_border_buf_0_val_0_2 [1/1] 0.00ns
entry_ifconv:28  %right_border_buf_0_val_0_2 = alloca i8, align 1 ; <i8*> [#uses=3]

ST_1: right_border_buf_1_val_0_0 [1/1] 0.00ns
entry_ifconv:29  %right_border_buf_1_val_0_0 = alloca i8, align 1 ; <i8*> [#uses=3]

ST_1: right_border_buf_1_val_0_1 [1/1] 0.00ns
entry_ifconv:30  %right_border_buf_1_val_0_1 = alloca i8, align 1 ; <i8*> [#uses=3]

ST_1: right_border_buf_1_val_0_2 [1/1] 0.00ns
entry_ifconv:31  %right_border_buf_1_val_0_2 = alloca i8, align 1 ; <i8*> [#uses=3]

ST_1: right_border_buf_2_val_0_0 [1/1] 0.00ns
entry_ifconv:32  %right_border_buf_2_val_0_0 = alloca i8, align 1 ; <i8*> [#uses=3]

ST_1: right_border_buf_2_val_0_1 [1/1] 0.00ns
entry_ifconv:33  %right_border_buf_2_val_0_1 = alloca i8, align 1 ; <i8*> [#uses=3]

ST_1: right_border_buf_2_val_0_2 [1/1] 0.00ns
entry_ifconv:34  %right_border_buf_2_val_0_2 = alloca i8, align 1 ; <i8*> [#uses=3]

ST_1: col_buf_val_0_0_0 [1/1] 0.00ns
entry_ifconv:35  %col_buf_val_0_0_0 = alloca i8, align 1         ; <i8*> [#uses=1]

ST_1: col_buf_val_1_0_0 [1/1] 0.00ns
entry_ifconv:36  %col_buf_val_1_0_0 = alloca i8, align 1         ; <i8*> [#uses=1]

ST_1: col_buf_val_2_0_0 [1/1] 0.00ns
entry_ifconv:37  %col_buf_val_2_0_0 = alloca i8, align 1         ; <i8*> [#uses=1]

ST_1: stg_61 [1/1] 1.30ns
entry_ifconv:38  br label %bb4


 <State 2>: 2.66ns
ST_2: p_0202_rec [1/1] 0.00ns
bb4:0  %p_0202_rec = phi i2 [ %p_rec2, %bb3313314 ], [ 0, %entry_ifconv ] ; <i2> [#uses=4]

ST_2: stg_63 [1/1] 0.00ns
bb4:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_2: exitcond9 [1/1] 1.36ns
bb4:2  %exitcond9 = icmp eq i2 %p_0202_rec, -1         ; <i1> [#uses=1]

ST_2: p_rec2 [1/1] 0.85ns
bb4:3  %p_rec2 = add i2 %p_0202_rec, 1                 ; <i2> [#uses=1]

ST_2: stg_66 [1/1] 1.30ns
bb4:4  br i1 %exitcond9, label %bb7, label %bb3

ST_2: rbegin5 [1/1] 0.00ns
bb3:0  %rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([59 x i8]* @p_str45) nounwind ; <i32> [#uses=1]

ST_2: stg_68 [1/1] 1.62ns
bb3:1  switch i2 %p_0202_rec, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

ST_2: stg_69 [1/1] 0.00ns
branch1:0  br label %bb3313

ST_2: stg_70 [1/1] 0.00ns
branch0:0  br label %bb3313

ST_2: stg_71 [1/1] 0.00ns
branch2:0  br label %bb3313

ST_2: stg_72 [1/1] 1.62ns
bb3313:0  switch i2 %p_0202_rec, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

ST_2: stg_73 [1/1] 0.00ns
branch4:0  br label %bb3313314

ST_2: stg_74 [1/1] 0.00ns
branch3:0  br label %bb3313314

ST_2: stg_75 [1/1] 0.00ns
branch5:0  br label %bb3313314

ST_2: rend484 [1/1] 0.00ns
bb3313314:0  %rend484 = call i32 (...)* @_ssdm_op_SpecRegionEnd([59 x i8]* @p_str45, i32 %rbegin5) nounwind ; <i32> [#uses=0]

ST_2: stg_77 [1/1] 0.00ns
bb3313314:1  br label %bb4


 <State 3>: 2.66ns
ST_3: p_0206_rec [1/1] 0.00ns
bb7:0  %p_0206_rec = phi i2 [ %p_rec3, %bb6354355 ], [ 0, %bb4 ] ; <i2> [#uses=4]

ST_3: stg_79 [1/1] 0.00ns
bb7:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: exitcond8 [1/1] 1.36ns
bb7:2  %exitcond8 = icmp eq i2 %p_0206_rec, -1         ; <i1> [#uses=1]

ST_3: p_rec3 [1/1] 0.85ns
bb7:3  %p_rec3 = add i2 %p_0206_rec, 1                 ; <i2> [#uses=1]

ST_3: stg_82 [1/1] 1.30ns
bb7:4  br i1 %exitcond8, label %bb10, label %bb6

ST_3: rbegin6 [1/1] 0.00ns
bb6:0  %rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([56 x i8]* @p_str46) nounwind ; <i32> [#uses=1]

ST_3: stg_84 [1/1] 1.62ns
bb6:1  switch i2 %p_0206_rec, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

ST_3: stg_85 [1/1] 0.00ns
branch7:0  br label %bb6354

ST_3: stg_86 [1/1] 0.00ns
branch6:0  br label %bb6354

ST_3: stg_87 [1/1] 0.00ns
branch8:0  br label %bb6354

ST_3: stg_88 [1/1] 1.62ns
bb6354:0  switch i2 %p_0206_rec, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

ST_3: stg_89 [1/1] 0.00ns
branch10:0  br label %bb6354355

ST_3: stg_90 [1/1] 0.00ns
branch9:0  br label %bb6354355

ST_3: stg_91 [1/1] 0.00ns
branch11:0  br label %bb6354355

ST_3: rend486 [1/1] 0.00ns
bb6354355:0  %rend486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([56 x i8]* @p_str46, i32 %rbegin6) nounwind ; <i32> [#uses=0]

ST_3: stg_93 [1/1] 0.00ns
bb6354355:1  br label %bb7


 <State 4>: 2.00ns
ST_4: p_0210_rec [1/1] 0.00ns
bb10:0  %p_0210_rec = phi i2 [ %p_rec, %bb9479480 ], [ 0, %bb7 ] ; <i2> [#uses=4]

ST_4: stg_95 [1/1] 0.00ns
bb10:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_4: exitcond7 [1/1] 1.36ns
bb10:2  %exitcond7 = icmp eq i2 %p_0210_rec, -1         ; <i1> [#uses=1]

ST_4: p_rec [1/1] 0.85ns
bb10:3  %p_rec = add i2 %p_0210_rec, 1                  ; <i2> [#uses=1]

ST_4: stg_98 [1/1] 0.00ns
bb10:4  br i1 %exitcond7, label %bb11, label %bb9

ST_4: rbegin7 [1/1] 0.00ns
bb9:0  %rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([56 x i8]* @p_str47) nounwind ; <i32> [#uses=1]

ST_4: stg_100 [1/1] 1.62ns
bb9:1  switch i2 %p_0210_rec, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

ST_4: stg_101 [1/1] 0.00ns
branch13:0  br label %bb9479

ST_4: stg_102 [1/1] 0.00ns
branch12:0  br label %bb9479

ST_4: stg_103 [1/1] 0.00ns
branch14:0  br label %bb9479

ST_4: stg_104 [1/1] 1.62ns
bb9479:0  switch i2 %p_0210_rec, label %branch17 [
    i2 0, label %branch15
    i2 1, label %branch16
  ]

ST_4: stg_105 [1/1] 0.00ns
branch16:0  br label %bb9479480

ST_4: stg_106 [1/1] 0.00ns
branch15:0  br label %bb9479480

ST_4: stg_107 [1/1] 0.00ns
branch17:0  br label %bb9479480

ST_4: rend488 [1/1] 0.00ns
bb9479480:0  %rend488 = call i32 (...)* @_ssdm_op_SpecRegionEnd([56 x i8]* @p_str47, i32 %rbegin7) nounwind ; <i32> [#uses=0]

ST_4: stg_109 [1/1] 0.00ns
bb9479480:1  br label %bb10

ST_4: src_kernel_win_0_val_0_0 [1/1] 0.00ns
bb11:0  %src_kernel_win_0_val_0_0 = alloca i8           ; <i8*> [#uses=13]

ST_4: src_kernel_win_0_val_0_1 [1/1] 0.00ns
bb11:1  %src_kernel_win_0_val_0_1 = alloca i8           ; <i8*> [#uses=2]

ST_4: src_kernel_win_2_val_1_0_1 [1/1] 0.00ns
bb11:2  %src_kernel_win_2_val_1_0_1 = alloca i8         ; <i8*> [#uses=7]

ST_4: src_kernel_win_0_val_1_0 [1/1] 0.00ns
bb11:3  %src_kernel_win_0_val_1_0 = alloca i8           ; <i8*> [#uses=13]

ST_4: src_kernel_win_0_val_1_1 [1/1] 0.00ns
bb11:4  %src_kernel_win_0_val_1_1 = alloca i8           ; <i8*> [#uses=2]

ST_4: src_kernel_win_2_val_0_0_1 [1/1] 0.00ns
bb11:5  %src_kernel_win_2_val_0_0_1 = alloca i8         ; <i8*> [#uses=7]

ST_4: src_kernel_win_0_val_2_0 [1/1] 0.00ns
bb11:6  %src_kernel_win_0_val_2_0 = alloca i8           ; <i8*> [#uses=13]

ST_4: src_kernel_win_0_val_2_1 [1/1] 0.00ns
bb11:7  %src_kernel_win_0_val_2_1 = alloca i8           ; <i8*> [#uses=2]

ST_4: src_kernel_win_1_val_1_0_1 [1/1] 0.00ns
bb11:8  %src_kernel_win_1_val_1_0_1 = alloca i8         ; <i8*> [#uses=7]

ST_4: src_kernel_win_1_val_0_0 [1/1] 0.00ns
bb11:9  %src_kernel_win_1_val_0_0 = alloca i8           ; <i8*> [#uses=13]

ST_4: src_kernel_win_1_val_0_1 [1/1] 0.00ns
bb11:10  %src_kernel_win_1_val_0_1 = alloca i8           ; <i8*> [#uses=2]

ST_4: src_kernel_win_1_val_0_0_1 [1/1] 0.00ns
bb11:11  %src_kernel_win_1_val_0_0_1 = alloca i8         ; <i8*> [#uses=5]

ST_4: src_kernel_win_1_val_2_0 [1/1] 0.00ns
bb11:12  %src_kernel_win_1_val_2_0 = alloca i8           ; <i8*> [#uses=13]

ST_4: src_kernel_win_1_val_1_0 [1/1] 0.00ns
bb11:13  %src_kernel_win_1_val_1_0 = alloca i8           ; <i8*> [#uses=13]

ST_4: src_kernel_win_1_val_1_1 [1/1] 0.00ns
bb11:14  %src_kernel_win_1_val_1_1 = alloca i8           ; <i8*> [#uses=2]

ST_4: src_kernel_win_0_val_1_0_1 [1/1] 0.00ns
bb11:15  %src_kernel_win_0_val_1_0_1 = alloca i8         ; <i8*> [#uses=5]

ST_4: src_kernel_win_1_val_2_1 [1/1] 0.00ns
bb11:16  %src_kernel_win_1_val_2_1 = alloca i8           ; <i8*> [#uses=2]

ST_4: src_kernel_win_0_val_0_0_1 [1/1] 0.00ns
bb11:17  %src_kernel_win_0_val_0_0_1 = alloca i8         ; <i8*> [#uses=5]

ST_4: src_kernel_win_2_val_0_0 [1/1] 0.00ns
bb11:18  %src_kernel_win_2_val_0_0 = alloca i8           ; <i8*> [#uses=13]

ST_4: src_kernel_win_2_val_0_1 [1/1] 0.00ns
bb11:19  %src_kernel_win_2_val_0_1 = alloca i8           ; <i8*> [#uses=2]

ST_4: src_kernel_win_2_val_2_1 [1/1] 0.00ns
bb11:20  %src_kernel_win_2_val_2_1 = alloca i8           ; <i8*> [#uses=2]

ST_4: src_kernel_win_2_val_2_0 [1/1] 0.00ns
bb11:21  %src_kernel_win_2_val_2_0 = alloca i8           ; <i8*> [#uses=13]

ST_4: src_kernel_win_2_val_1_0 [1/1] 0.00ns
bb11:22  %src_kernel_win_2_val_1_0 = alloca i8           ; <i8*> [#uses=13]

ST_4: src_kernel_win_2_val_1_1 [1/1] 0.00ns
bb11:23  %src_kernel_win_2_val_1_1 = alloca i8           ; <i8*> [#uses=2]

ST_4: rows_cast1 [1/1] 0.00ns
bb11:24  %rows_cast1 = zext i12 %rows_read to i13        ; <i13> [#uses=5]

ST_4: heightloop [1/1] 1.89ns
bb11:25  %heightloop = add i13 %rows_cast1, 5            ; <i13> [#uses=1]

ST_4: heightloop_cast59_cast [1/1] 0.00ns
bb11:26  %heightloop_cast59_cast = zext i13 %heightloop to i14 ; <i14> [#uses=3]

ST_4: cols_cast1 [1/1] 0.00ns
bb11:27  %cols_cast1 = zext i12 %cols_read to i13        ; <i13> [#uses=4]

ST_4: widthloop [1/1] 1.89ns
bb11:28  %widthloop = add i13 %cols_cast1, 2             ; <i13> [#uses=2]

ST_4: ref [1/1] 1.89ns
bb11:29  %ref = add i13 %rows_cast1, -1                  ; <i13> [#uses=6]

ST_4: cols_cast2 [1/1] 0.00ns
bb11:30  %cols_cast2 = zext i12 %cols_read to i14        ; <i14> [#uses=6]

ST_4: tmp_s [1/1] 1.89ns
bb11:31  %tmp_s = add i13 %cols_cast1, -1                ; <i13> [#uses=7]

ST_4: tmp_7 [1/1] 0.00ns
bb11:32  %tmp_7 = trunc i12 %cols_read to i2             ; <i2> [#uses=1]

ST_4: tmp_1 [1/1] 1.89ns
bb11:33  %tmp_1 = add i13 %cols_cast1, -3                ; <i13> [#uses=3]

ST_4: tmp_8 [1/1] 0.00ns
bb11:34  %tmp_8 = trunc i13 %ref to i2                   ; <i2> [#uses=1]

ST_4: tmp_135_2 [1/1] 2.00ns
bb11:35  %tmp_135_2 = icmp eq i8 %kernel_val_2_2_read_1, 0 ; <i1> [#uses=3]

ST_4: tmp_135_2_0_1_not [1/1] 2.00ns
bb11:36  %tmp_135_2_0_1_not = icmp ne i8 %kernel_val_2_1_read_1, 0 ; <i1> [#uses=3]

ST_4: tmp_135_2_0_2_not [1/1] 2.00ns
bb11:37  %tmp_135_2_0_2_not = icmp ne i8 %kernel_val_2_0_read_1, 0 ; <i1> [#uses=3]

ST_4: tmp_135_2_1_0_not [1/1] 2.00ns
bb11:38  %tmp_135_2_1_0_not = icmp ne i8 %kernel_val_1_2_read_1, 0 ; <i1> [#uses=3]

ST_4: tmp_135_2_1_1_not [1/1] 2.00ns
bb11:39  %tmp_135_2_1_1_not = icmp ne i8 %kernel_val_1_1_read_1, 0 ; <i1> [#uses=3]

ST_4: tmp_135_2_1_2_not [1/1] 2.00ns
bb11:40  %tmp_135_2_1_2_not = icmp ne i8 %kernel_val_1_0_read_1, 0 ; <i1> [#uses=3]

ST_4: tmp_135_2_2_0_not [1/1] 2.00ns
bb11:41  %tmp_135_2_2_0_not = icmp ne i8 %kernel_val_0_2_read_1, 0 ; <i1> [#uses=3]

ST_4: tmp_135_2_2_1_not [1/1] 2.00ns
bb11:42  %tmp_135_2_2_1_not = icmp ne i8 %kernel_val_0_1_read_1, 0 ; <i1> [#uses=3]

ST_4: tmp_135_2_2_2_not [1/1] 2.00ns
bb11:43  %tmp_135_2_2_2_not = icmp ne i8 %kernel_val_0_0_read_1, 0 ; <i1> [#uses=3]

ST_4: tmp_9 [1/1] 1.37ns
bb11:44  %tmp_9 = xor i2 %tmp_7, -1                      ; <i2> [#uses=9]

ST_4: stg_155 [1/1] 1.39ns
bb11:45  br label %bb106


 <State 5>: 4.07ns
ST_5: t_V [1/1] 0.00ns
bb106:0  %t_V = phi i12 [ 0, %bb11 ], [ %i_V, %bb104 ]   ; <i12> [#uses=3]

ST_5: tmp19_cast1 [1/1] 0.00ns
bb106:1  %tmp19_cast1 = zext i12 %t_V to i13             ; <i13> [#uses=3]

ST_5: tmp19_cast [1/1] 0.00ns
bb106:2  %tmp19_cast = zext i12 %t_V to i14              ; <i14> [#uses=2]

ST_5: tmp_2 [1/1] 2.18ns
bb106:3  %tmp_2 = icmp ult i14 %tmp19_cast, %heightloop_cast59_cast ; <i1> [#uses=1]

ST_5: i_V [1/1] 1.89ns
bb106:4  %i_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_5: stg_161 [1/1] 0.00ns
bb106:5  br i1 %tmp_2, label %bb12, label %bb107

ST_5: ult [1/1] 2.18ns
bb12:2  %ult = icmp ult i14 %tmp19_cast, %heightloop_cast59_cast ; <i1> [#uses=1]

ST_5: ImagLoc_y [1/1] 1.89ns
bb12:4  %ImagLoc_y = add i13 %tmp19_cast1, -4           ; <i13> [#uses=9]

ST_5: ImagLoc_y_0_0_cast1 [1/1] 0.00ns
bb12:5  %ImagLoc_y_0_0_cast1 = sext i13 %ImagLoc_y to i14 ; <i14> [#uses=1]

ST_5: tr1 [1/1] 0.00ns
bb12:7  %tr1 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %ImagLoc_y, i32 1, i32 12) ; <i12> [#uses=1]

ST_5: icmp1 [1/1] 2.14ns
bb12:8  %icmp1 = icmp slt i12 %tr1, 1                   ; <i1> [#uses=2]

ST_5: tmp_10 [1/1] 2.18ns
bb12:10  %tmp_10 = icmp slt i13 %ImagLoc_y, %ref         ; <i1> [#uses=1]

ST_5: tmp_11 [1/1] 2.18ns
bb12:11  %tmp_11 = icmp ult i13 %ImagLoc_y, %rows_cast1  ; <i1> [#uses=1]

ST_5: tmp_12 [1/1] 0.00ns
bb12:12  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y, i32 12) ; <i1> [#uses=1]

ST_5: p_assign_2 [1/1] 1.37ns
bb12:13  %p_assign_2 = select i1 %tmp_12, i13 0, i13 %ref ; <i13> [#uses=1]

ST_5: ImagLoc_y_1 [1/1] 1.89ns
bb12:20  %ImagLoc_y_1 = add i13 %tmp19_cast1, -5         ; <i13> [#uses=3]

ST_5: tmp_92_0_1 [1/1] 2.18ns
bb12:21  %tmp_92_0_1 = icmp ult i13 %ImagLoc_y_1, %rows_cast1 ; <i1> [#uses=1]

ST_5: tmp_15 [1/1] 0.00ns
bb12:22  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y_1, i32 12) ; <i1> [#uses=1]

ST_5: p_assign_3 [1/1] 1.37ns
bb12:23  %p_assign_3 = select i1 %tmp_15, i13 0, i13 %ref ; <i13> [#uses=1]

ST_5: ImagLoc_y_2 [1/1] 1.89ns
bb12:29  %ImagLoc_y_2 = add i13 %tmp19_cast1, -6         ; <i13> [#uses=3]

ST_5: tmp_92_0_2 [1/1] 2.18ns
bb12:30  %tmp_92_0_2 = icmp ult i13 %ImagLoc_y_2, %rows_cast1 ; <i1> [#uses=1]

ST_5: tmp_17 [1/1] 0.00ns
bb12:31  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_y_2, i32 12) ; <i1> [#uses=1]

ST_5: p_assign_4 [1/1] 1.37ns
bb12:32  %p_assign_4 = select i1 %tmp_17, i13 0, i13 %ref ; <i13> [#uses=1]

ST_5: slt [1/1] 2.18ns
bb12:37  %slt = icmp slt i13 %ImagLoc_y, %ref            ; <i1> [#uses=1]

ST_5: tmp_86_2 [1/1] 2.18ns
bb12:39  %tmp_86_2 = icmp slt i14 %ImagLoc_y_0_0_cast1, %heightloop_cast59_cast ; <i1> [#uses=1]

ST_5: stg_181 [1/1] 0.00ns
bb107:0  ret void


 <State 6>: 4.11ns
ST_6: tmp [1/1] 0.00ns
bb12:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32) ; <i32> [#uses=1]

ST_6: stg_183 [1/1] 0.00ns
bb12:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 1080, i64 0)

ST_6: rev1 [1/1] 1.37ns
bb12:3  %rev1 = xor i1 %ult, true                       ; <i1> [#uses=1]

ST_6: tmp_80_not [1/1] 2.18ns
bb12:6  %tmp_80_not = icmp sgt i13 %ImagLoc_y, -2       ; <i1> [#uses=2]

ST_6: or_cond [1/1] 1.37ns
bb12:9  %or_cond = and i1 %icmp1, %tmp_80_not           ; <i1> [#uses=1]

ST_6: tmp_13 [1/1] 1.37ns
bb12:14  %tmp_13 = select i1 %tmp_11, i13 %ImagLoc_y, i13 %p_assign_2 ; <i13> [#uses=1]

ST_6: tmp_6 [1/1] 1.37ns
bb12:15  %tmp_6 = select i1 %tmp_10, i2 -2, i2 %tmp_8    ; <i2> [#uses=5]

ST_6: tmp_14 [1/1] 0.00ns
bb12:16  %tmp_14 = trunc i13 %tmp_13 to i2               ; <i2> [#uses=2]

ST_6: locy_0_0_t [1/1] 0.85ns
bb12:17  %locy_0_0_t = sub i2 %tmp_6, %tmp_14            ; <i2> [#uses=1]

ST_6: sel_tmp [1/1] 1.36ns
bb12:18  %sel_tmp = icmp eq i2 %tmp_6, %tmp_14           ; <i1> [#uses=3]

ST_6: sel_tmp5 [1/1] 1.36ns
bb12:19  %sel_tmp5 = icmp eq i2 %locy_0_0_t, 1           ; <i1> [#uses=3]

ST_6: tmp_125_0_1_v [1/1] 1.37ns
bb12:24  %tmp_125_0_1_v = select i1 %tmp_92_0_1, i13 %ImagLoc_y_1, i13 %p_assign_3 ; <i13> [#uses=1]

ST_6: tmp_16 [1/1] 0.00ns
bb12:25  %tmp_16 = trunc i13 %tmp_125_0_1_v to i2        ; <i2> [#uses=2]

ST_6: locy_0_1_t [1/1] 0.85ns
bb12:26  %locy_0_1_t = sub i2 %tmp_6, %tmp_16            ; <i2> [#uses=1]

ST_6: sel_tmp8 [1/1] 1.36ns
bb12:27  %sel_tmp8 = icmp eq i2 %tmp_6, %tmp_16          ; <i1> [#uses=3]

ST_6: sel_tmp1 [1/1] 1.36ns
bb12:28  %sel_tmp1 = icmp eq i2 %locy_0_1_t, 1           ; <i1> [#uses=3]

ST_6: tmp_125_0_2_v [1/1] 1.37ns
bb12:33  %tmp_125_0_2_v = select i1 %tmp_92_0_2, i13 %ImagLoc_y_2, i13 %p_assign_4 ; <i13> [#uses=1]

ST_6: tmp_19 [1/1] 0.00ns
bb12:34  %tmp_19 = trunc i13 %tmp_125_0_2_v to i2        ; <i2> [#uses=1]

ST_6: locy_0_2_t [1/1] 0.85ns
bb12:35  %locy_0_2_t = sub i2 %tmp_6, %tmp_19            ; <i2> [#uses=3]

ST_6: tmp_20 [1/1] 2.18ns
bb12:36  %tmp_20 = icmp slt i13 %ImagLoc_y, 1            ; <i1> [#uses=1]

ST_6: rev [1/1] 1.37ns
bb12:38  %rev = xor i1 %slt, true                        ; <i1> [#uses=2]

ST_6: or_cond34_2 [1/1] 1.37ns
bb12:40  %or_cond34_2 = and i1 %tmp_86_2, %rev           ; <i1> [#uses=1]

ST_6: brmerge36_2 [1/1] 1.37ns
bb12:41  %brmerge36_2 = or i1 %icmp1, %rev               ; <i1> [#uses=1]

ST_6: or_cond1 [1/1] 1.37ns
bb12:42  %or_cond1 = and i1 %brmerge36_2, %tmp_80_not    ; <i1> [#uses=3]

ST_6: stg_206 [1/1] 1.39ns
bb12:43  br label %bb103


 <State 7>: 4.36ns
ST_7: t_V_1 [1/1] 0.00ns
bb103:0  %t_V_1 = phi i12 [ 0, %bb12 ], [ %j_V, %bb99.2 ] ; <i12> [#uses=3]

ST_7: tmp_65_cast1 [1/1] 0.00ns
bb103:13  %tmp_65_cast1 = zext i12 %t_V_1 to i13          ; <i13> [#uses=3]

ST_7: tmp_3 [1/1] 2.18ns
bb103:14  %tmp_3 = icmp ult i13 %tmp_65_cast1, %widthloop ; <i1> [#uses=1]

ST_7: j_V [1/1] 1.89ns
bb103:15  %j_V = add i12 %t_V_1, 1                        ; <i12> [#uses=1]

ST_7: stg_211 [1/1] 0.00ns
bb103:16  br i1 %tmp_3, label %bb13_ifconv, label %bb104

ST_7: tr [1/1] 0.00ns
bb13_ifconv:3  %tr = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %t_V_1, i32 1, i32 11) ; <i11> [#uses=1]

ST_7: icmp [1/1] 2.11ns
bb13_ifconv:4  %icmp = icmp eq i11 %tr, 0                      ; <i1> [#uses=1]

ST_7: ImagLoc_x [1/1] 1.89ns
bb13_ifconv:5  %ImagLoc_x = add i13 %tmp_65_cast1, -1          ; <i13> [#uses=13]

ST_7: ImagLoc_x_0_0_cast1 [1/1] 0.00ns
bb13_ifconv:6  %ImagLoc_x_0_0_cast1 = sext i13 %ImagLoc_x to i14 ; <i14> [#uses=6]

ST_7: tmp_5 [1/1] 2.18ns
bb13_ifconv:7  %tmp_5 = icmp ult i13 %ImagLoc_x, %cols_cast1   ; <i1> [#uses=1]

ST_7: tmp_21 [1/1] 0.00ns
bb13_ifconv:8  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ImagLoc_x, i32 12) ; <i1> [#uses=7]

ST_7: p_assign_1 [1/1] 1.37ns
bb13_ifconv:9  %p_assign_1 = select i1 %tmp_21, i13 0, i13 %tmp_s ; <i13> [#uses=1]

ST_7: brmerge [1/1] 1.37ns
bb13_ifconv:11  %brmerge = or i1 %or_cond, %or_cond34_2         ; <i1> [#uses=3]

ST_7: stg_220 [1/1] 0.00ns
bb13_ifconv:12  br i1 %brmerge, label %bb29.preheader.0_ifconv, label %bb33.0

ST_7: stg_221 [1/1] 0.00ns
bb33.0:0  br i1 %or_cond1, label %bb85.0, label %bb36.0

ST_7: stg_222 [1/1] 0.00ns
bb36.0:0  br i1 %tmp_21, label %bb61.preheader.0, label %bb37.0

ST_7: tmp_22 [1/1] 2.18ns
bb37.0:0  %tmp_22 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

ST_7: stg_224 [1/1] 0.00ns
bb37.0:1  br i1 %tmp_22, label %bb38.0, label %bb55.0

ST_7: stg_225 [1/1] 0.00ns
bb55.0:0  br i1 %tmp_21, label %bb61.preheader.0, label %bb63.0

ST_7: slt1 [1/1] 2.18ns
bb63.0:0  %slt1 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

ST_7: tmp_23 [1/1] 0.00ns
bb38.0:0  %tmp_23 = sext i13 %ImagLoc_x to i64            ; <i64> [#uses=3]

ST_7: k_buf_0_val_2_addr_1 [1/1] 0.00ns
bb38.0:1  %k_buf_0_val_2_addr_1 = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_23 ; <i8*> [#uses=2]

ST_7: Toppixel [2/2] 2.39ns
bb38.0:2  %Toppixel = load i8* %k_buf_0_val_2_addr_1, align 1 ; <i8> [#uses=4]

ST_7: tmp_24 [1/1] 2.18ns
bb38.0:3  %tmp_24 = icmp slt i13 %ImagLoc_x, %tmp_1       ; <i1> [#uses=1]

ST_7: stg_231 [1/1] 0.00ns
bb38.0:4  br i1 %tmp_24, label %bb52.preheader.0, label %bb41.0

ST_7: tmp_25 [1/1] 0.00ns
bb41.0:0  %tmp_25 = trunc i13 %ImagLoc_x to i2            ; <i2> [#uses=1]

ST_7: tmp_97_0_t [1/1] 0.85ns
bb41.0:1  %tmp_97_0_t = add i2 %tmp_25, %tmp_9            ; <i2> [#uses=1]

ST_7: stg_234 [1/1] 1.62ns
bb41.0:2  switch i2 %tmp_97_0_t, label %branch53 [
    i2 0, label %branch51
    i2 1, label %branch52
  ]

ST_7: k_buf_0_val_1_addr_2 [1/1] 0.00ns
bb52.preheader.0:0  %k_buf_0_val_1_addr_2 = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_23 ; <i8*> [#uses=2]

ST_7: temp_43 [2/2] 2.39ns
bb52.preheader.0:1  %temp_43 = load i8* %k_buf_0_val_1_addr_2, align 1 ; <i8> [#uses=3]

ST_7: k_buf_0_val_0_addr_2 [1/1] 0.00ns
bb52.preheader.0:3  %k_buf_0_val_0_addr_2 = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_23 ; <i8*> [#uses=2]

ST_7: temp_44 [2/2] 2.39ns
bb52.preheader.0:4  %temp_44 = load i8* %k_buf_0_val_0_addr_2, align 1 ; <i8> [#uses=3]

ST_7: stg_239 [1/1] 1.62ns
bb29.preheader.0_ifconv:12  switch i2 %locy_0_2_t, label %branch26 [
    i2 0, label %branch24
    i2 1, label %bb85.0.pre
  ]

ST_7: ult1 [1/1] 2.18ns
bb85.0:0  %ult1 = icmp ult i13 %tmp_65_cast1, %widthloop  ; <i1> [#uses=1]

ST_7: tmp15 [1/1] 1.37ns
bb85.0:2  %tmp15 = or i1 %icmp, %tmp_20                   ; <i1> [#uses=1]

ST_7: stg_242 [1/1] 0.00ns
bb99.0_ifconv:0  br i1 %brmerge, label %bb29.preheader.1_ifconv, label %bb33.1

ST_7: stg_243 [1/1] 0.00ns
bb33.1:0  br i1 %or_cond1, label %bb85.1, label %bb36.1

ST_7: stg_244 [1/1] 0.00ns
bb36.1:0  br i1 %tmp_21, label %bb61.preheader.1, label %bb37.1

ST_7: tmp_93_1 [1/1] 2.18ns
bb37.1:0  %tmp_93_1 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

ST_7: stg_246 [1/1] 0.00ns
bb37.1:1  br i1 %tmp_93_1, label %bb38.1, label %bb55.1

ST_7: stg_247 [1/1] 0.00ns
bb55.1:0  br i1 %tmp_21, label %bb61.preheader.1, label %bb63.1

ST_7: slt2 [1/1] 2.18ns
bb63.1:0  %slt2 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

ST_7: tmp_94_1 [1/1] 0.00ns
bb38.1:0  %tmp_94_1 = sext i13 %ImagLoc_x to i64          ; <i64> [#uses=3]

ST_7: k_buf_1_val_2_addr_1 [1/1] 0.00ns
bb38.1:1  %k_buf_1_val_2_addr_1 = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_94_1 ; <i8*> [#uses=2]

ST_7: Toppixel_1 [2/2] 2.39ns
bb38.1:2  %Toppixel_1 = load i8* %k_buf_1_val_2_addr_1, align 1 ; <i8> [#uses=4]

ST_7: tmp_95_1 [1/1] 2.18ns
bb38.1:3  %tmp_95_1 = icmp slt i13 %ImagLoc_x, %tmp_1     ; <i1> [#uses=1]

ST_7: stg_253 [1/1] 0.00ns
bb38.1:4  br i1 %tmp_95_1, label %bb52.preheader.1, label %bb41.1

ST_7: tmp_33 [1/1] 0.00ns
bb41.1:0  %tmp_33 = trunc i13 %ImagLoc_x to i2            ; <i2> [#uses=1]

ST_7: tmp_97_1_t [1/1] 0.85ns
bb41.1:1  %tmp_97_1_t = add i2 %tmp_33, %tmp_9            ; <i2> [#uses=1]

ST_7: stg_256 [1/1] 1.62ns
bb41.1:2  switch i2 %tmp_97_1_t, label %branch62 [
    i2 0, label %branch60
    i2 1, label %branch61
  ]

ST_7: k_buf_1_val_1_addr_2 [1/1] 0.00ns
bb52.preheader.1:0  %k_buf_1_val_1_addr_2 = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_94_1 ; <i8*> [#uses=2]

ST_7: temp [2/2] 2.39ns
bb52.preheader.1:1  %temp = load i8* %k_buf_1_val_1_addr_2, align 1 ; <i8> [#uses=3]

ST_7: k_buf_1_val_0_addr_2 [1/1] 0.00ns
bb52.preheader.1:3  %k_buf_1_val_0_addr_2 = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_94_1 ; <i8*> [#uses=2]

ST_7: temp_45 [2/2] 2.39ns
bb52.preheader.1:4  %temp_45 = load i8* %k_buf_1_val_0_addr_2, align 1 ; <i8> [#uses=3]

ST_7: stg_261 [1/1] 1.62ns
bb29.preheader.1_ifconv:12  switch i2 %locy_0_2_t, label %branch35 [
    i2 0, label %branch33
    i2 1, label %bb85.1.pre
  ]

ST_7: stg_262 [1/1] 0.00ns
bb99.1_ifconv:0  br i1 %brmerge, label %bb29.preheader.2_ifconv, label %bb33.2

ST_7: stg_263 [1/1] 0.00ns
bb33.2:0  br i1 %or_cond1, label %bb85.2, label %bb36.2

ST_7: stg_264 [1/1] 0.00ns
bb36.2:0  br i1 %tmp_21, label %bb61.preheader.2, label %bb37.2

ST_7: tmp_93_2 [1/1] 2.18ns
bb37.2:0  %tmp_93_2 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

ST_7: stg_266 [1/1] 0.00ns
bb37.2:1  br i1 %tmp_93_2, label %bb38.2, label %bb55.2

ST_7: stg_267 [1/1] 0.00ns
bb55.2:0  br i1 %tmp_21, label %bb61.preheader.2, label %bb63.2

ST_7: slt3 [1/1] 2.18ns
bb63.2:0  %slt3 = icmp slt i14 %ImagLoc_x_0_0_cast1, %cols_cast2 ; <i1> [#uses=1]

ST_7: tmp_94_2 [1/1] 0.00ns
bb38.2:0  %tmp_94_2 = sext i13 %ImagLoc_x to i64          ; <i64> [#uses=3]

ST_7: k_buf_2_val_2_addr_1 [1/1] 0.00ns
bb38.2:1  %k_buf_2_val_2_addr_1 = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_94_2 ; <i8*> [#uses=2]

ST_7: Toppixel_2 [2/2] 2.39ns
bb38.2:2  %Toppixel_2 = load i8* %k_buf_2_val_2_addr_1, align 1 ; <i8> [#uses=4]

ST_7: tmp_95_2 [1/1] 2.18ns
bb38.2:3  %tmp_95_2 = icmp slt i13 %ImagLoc_x, %tmp_1     ; <i1> [#uses=1]

ST_7: stg_273 [1/1] 0.00ns
bb38.2:4  br i1 %tmp_95_2, label %bb52.preheader.2, label %bb41.2

ST_7: tmp_37 [1/1] 0.00ns
bb41.2:0  %tmp_37 = trunc i13 %ImagLoc_x to i2            ; <i2> [#uses=1]

ST_7: tmp_97_2_t [1/1] 0.85ns
bb41.2:1  %tmp_97_2_t = add i2 %tmp_37, %tmp_9            ; <i2> [#uses=1]

ST_7: stg_276 [1/1] 1.62ns
bb41.2:2  switch i2 %tmp_97_2_t, label %branch71 [
    i2 0, label %branch69
    i2 1, label %branch70
  ]

ST_7: k_buf_2_val_1_addr_2 [1/1] 0.00ns
bb52.preheader.2:0  %k_buf_2_val_1_addr_2 = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_94_2 ; <i8*> [#uses=2]

ST_7: temp_46 [2/2] 2.39ns
bb52.preheader.2:1  %temp_46 = load i8* %k_buf_2_val_1_addr_2, align 1 ; <i8> [#uses=3]

ST_7: k_buf_2_val_0_addr_2 [1/1] 0.00ns
bb52.preheader.2:3  %k_buf_2_val_0_addr_2 = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_94_2 ; <i8*> [#uses=2]

ST_7: temp_47 [2/2] 2.39ns
bb52.preheader.2:4  %temp_47 = load i8* %k_buf_2_val_0_addr_2, align 1 ; <i8> [#uses=3]

ST_7: stg_281 [1/1] 1.62ns
bb29.preheader.2_ifconv:12  switch i2 %locy_0_2_t, label %branch44 [
    i2 0, label %branch42
    i2 1, label %bb85.2.pre
  ]


 <State 8>: 4.11ns
ST_8: tmp_4 [1/1] 0.00ns
bb13_ifconv:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33) ; <i32> [#uses=1]

ST_8: stg_283 [1/1] 0.00ns
bb13_ifconv:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1920, i64 0)

ST_8: stg_284 [1/1] 0.00ns
bb13_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_8: x [1/1] 1.37ns
bb13_ifconv:10  %x = select i1 %tmp_5, i13 %ImagLoc_x, i13 %p_assign_1 ; <i13> [#uses=21]

ST_8: Toppixel [1/2] 2.39ns
bb38.0:2  %Toppixel = load i8* %k_buf_0_val_2_addr_1, align 1 ; <i8> [#uses=4]

ST_8: stg_287 [1/1] 0.00ns
branch52:0  store i8 %Toppixel, i8* %right_border_buf_0_val_0_1, align 1

ST_8: stg_288 [1/1] 0.00ns
branch52:1  br label %bb52.preheader.0

ST_8: stg_289 [1/1] 0.00ns
branch51:0  store i8 %Toppixel, i8* %right_border_buf_0_val_0_0, align 1

ST_8: stg_290 [1/1] 0.00ns
branch51:1  br label %bb52.preheader.0

ST_8: stg_291 [1/1] 0.00ns
branch53:0  store i8 %Toppixel, i8* %right_border_buf_0_val_0_2, align 1

ST_8: stg_292 [1/1] 0.00ns
branch53:1  br label %bb52.preheader.0

ST_8: temp_43 [1/2] 2.39ns
bb52.preheader.0:1  %temp_43 = load i8* %k_buf_0_val_1_addr_2, align 1 ; <i8> [#uses=3]

ST_8: temp_44 [1/2] 2.39ns
bb52.preheader.0:4  %temp_44 = load i8* %k_buf_0_val_0_addr_2, align 1 ; <i8> [#uses=3]

ST_8: tmp_41 [1/1] 1.70ns
bb52.preheader.0:6  %tmp_41 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_0_V) ; <i8> [#uses=1]

ST_8: stg_296 [1/1] 2.39ns
bb52.preheader.0:7  store i8 %tmp_41, i8* %k_buf_0_val_0_addr_2, align 1

ST_8: tmp_26 [1/1] 0.00ns
bb61.preheader.0:0  %tmp_26 = sext i13 %x to i64                    ; <i64> [#uses=3]

ST_8: k_buf_0_val_0_addr_1 [1/1] 0.00ns
bb61.preheader.0:1  %k_buf_0_val_0_addr_1 = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_26 ; <i8*> [#uses=1]

ST_8: src_kernel_win_0_val_0_0_5 [2/2] 2.39ns
bb61.preheader.0:2  %src_kernel_win_0_val_0_0_5 = load i8* %k_buf_0_val_0_addr_1, align 1 ; <i8> [#uses=1]

ST_8: k_buf_0_val_1_addr_1 [1/1] 0.00ns
bb61.preheader.0:3  %k_buf_0_val_1_addr_1 = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_26 ; <i8*> [#uses=1]

ST_8: src_kernel_win_0_val_1_0_4 [2/2] 2.39ns
bb61.preheader.0:4  %src_kernel_win_0_val_1_0_4 = load i8* %k_buf_0_val_1_addr_1, align 1 ; <i8> [#uses=1]

ST_8: k_buf_0_val_2_addr_2 [1/1] 0.00ns
bb61.preheader.0:5  %k_buf_0_val_2_addr_2 = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_26 ; <i8*> [#uses=1]

ST_8: src_kernel_win_0_val_2_0_3 [2/2] 2.39ns
bb61.preheader.0:6  %src_kernel_win_0_val_2_0_3 = load i8* %k_buf_0_val_2_addr_2, align 1 ; <i8> [#uses=1]

ST_8: tmp_18 [1/1] 0.00ns
bb29.preheader.0_ifconv:0  %tmp_18 = sext i13 %x to i64                    ; <i64> [#uses=3]

ST_8: k_buf_0_val_0_addr [1/1] 0.00ns
bb29.preheader.0_ifconv:1  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_18 ; <i8*> [#uses=1]

ST_8: k_buf_0_val_0_load [2/2] 2.39ns
bb29.preheader.0_ifconv:2  %k_buf_0_val_0_load = load i8* %k_buf_0_val_0_addr, align 1 ; <i8> [#uses=4]

ST_8: k_buf_0_val_1_addr [1/1] 0.00ns
bb29.preheader.0_ifconv:4  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_18 ; <i8*> [#uses=1]

ST_8: k_buf_0_val_1_load [2/2] 2.39ns
bb29.preheader.0_ifconv:5  %k_buf_0_val_1_load = load i8* %k_buf_0_val_1_addr, align 1 ; <i8> [#uses=6]

ST_8: k_buf_0_val_2_addr [1/1] 0.00ns
bb29.preheader.0_ifconv:6  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_18 ; <i8*> [#uses=1]

ST_8: k_buf_0_val_2_load [2/2] 2.39ns
bb29.preheader.0_ifconv:7  %k_buf_0_val_2_load = load i8* %k_buf_0_val_2_addr, align 1 ; <i8> [#uses=6]

ST_8: rev3 [1/1] 1.37ns
bb85.0:1  %rev3 = xor i1 %ult1, true                      ; <i1> [#uses=1]

ST_8: tmp16 [1/1] 1.37ns
bb85.0:3  %tmp16 = or i1 %rev1, %rev3                     ; <i1> [#uses=1]

ST_8: brmerge1 [1/1] 1.37ns
bb85.0:4  %brmerge1 = or i1 %tmp16, %tmp15                ; <i1> [#uses=3]

ST_8: stg_314 [1/1] 0.00ns
bb85.0:5  br i1 %brmerge1, label %bb99.0_ifconv, label %bb7.i505.preheader.0

ST_8: src_kernel_win_0_val_2_1_load [1/1] 0.00ns
bb7.i505.preheader.0:5  %src_kernel_win_0_val_2_1_load = load i8* %src_kernel_win_0_val_2_1 ; <i8> [#uses=2]

ST_8: tmp_32 [1/1] 2.00ns
bb7.i505.preheader.0:6  %tmp_32 = icmp eq i8 %src_kernel_win_0_val_2_1_load, -1 ; <i1> [#uses=1]

ST_8: or_cond2 [1/1] 1.37ns
bb7.i505.preheader.0:7  %or_cond2 = or i1 %tmp_135_2, %tmp_32           ; <i1> [#uses=1]

ST_8: Toppixel_1 [1/2] 2.39ns
bb38.1:2  %Toppixel_1 = load i8* %k_buf_1_val_2_addr_1, align 1 ; <i8> [#uses=4]

ST_8: stg_319 [1/1] 0.00ns
branch61:0  store i8 %Toppixel_1, i8* %right_border_buf_1_val_0_1, align 1

ST_8: stg_320 [1/1] 0.00ns
branch61:1  br label %bb52.preheader.1

ST_8: stg_321 [1/1] 0.00ns
branch60:0  store i8 %Toppixel_1, i8* %right_border_buf_1_val_0_0, align 1

ST_8: stg_322 [1/1] 0.00ns
branch60:1  br label %bb52.preheader.1

ST_8: stg_323 [1/1] 0.00ns
branch62:0  store i8 %Toppixel_1, i8* %right_border_buf_1_val_0_2, align 1

ST_8: stg_324 [1/1] 0.00ns
branch62:1  br label %bb52.preheader.1

ST_8: temp [1/2] 2.39ns
bb52.preheader.1:1  %temp = load i8* %k_buf_1_val_1_addr_2, align 1 ; <i8> [#uses=3]

ST_8: temp_45 [1/2] 2.39ns
bb52.preheader.1:4  %temp_45 = load i8* %k_buf_1_val_0_addr_2, align 1 ; <i8> [#uses=3]

ST_8: tmp_42 [1/1] 1.70ns
bb52.preheader.1:6  %tmp_42 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_1_V) ; <i8> [#uses=1]

ST_8: stg_328 [1/1] 2.39ns
bb52.preheader.1:7  store i8 %tmp_42, i8* %k_buf_1_val_0_addr_2, align 1

ST_8: stg_329 [1/1] 1.39ns
bb52.preheader.1:12  store i8 %temp, i8* %src_kernel_win_1_val_1_0_1

ST_8: tmp_99_1 [1/1] 0.00ns
bb61.preheader.1:0  %tmp_99_1 = sext i13 %x to i64                  ; <i64> [#uses=3]

ST_8: k_buf_1_val_0_addr_1 [1/1] 0.00ns
bb61.preheader.1:1  %k_buf_1_val_0_addr_1 = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_99_1 ; <i8*> [#uses=1]

ST_8: src_kernel_win_1_val_0_0_5 [2/2] 2.39ns
bb61.preheader.1:2  %src_kernel_win_1_val_0_0_5 = load i8* %k_buf_1_val_0_addr_1, align 1 ; <i8> [#uses=1]

ST_8: k_buf_1_val_1_addr_1 [1/1] 0.00ns
bb61.preheader.1:3  %k_buf_1_val_1_addr_1 = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_99_1 ; <i8*> [#uses=1]

ST_8: src_kernel_win_1_val_1_0_4 [2/2] 2.39ns
bb61.preheader.1:4  %src_kernel_win_1_val_1_0_4 = load i8* %k_buf_1_val_1_addr_1, align 1 ; <i8> [#uses=1]

ST_8: k_buf_1_val_2_addr_2 [1/1] 0.00ns
bb61.preheader.1:5  %k_buf_1_val_2_addr_2 = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_99_1 ; <i8*> [#uses=1]

ST_8: src_kernel_win_1_val_2_0_3 [2/2] 2.39ns
bb61.preheader.1:6  %src_kernel_win_1_val_2_0_3 = load i8* %k_buf_1_val_2_addr_2, align 1 ; <i8> [#uses=1]

ST_8: tmp_87_1 [1/1] 0.00ns
bb29.preheader.1_ifconv:0  %tmp_87_1 = sext i13 %x to i64                  ; <i64> [#uses=3]

ST_8: k_buf_1_val_0_addr [1/1] 0.00ns
bb29.preheader.1_ifconv:1  %k_buf_1_val_0_addr = getelementptr [1920 x i8]* %k_buf_1_val_0, i64 0, i64 %tmp_87_1 ; <i8*> [#uses=1]

ST_8: k_buf_1_val_0_load [2/2] 2.39ns
bb29.preheader.1_ifconv:2  %k_buf_1_val_0_load = load i8* %k_buf_1_val_0_addr, align 1 ; <i8> [#uses=4]

ST_8: k_buf_1_val_1_addr [1/1] 0.00ns
bb29.preheader.1_ifconv:4  %k_buf_1_val_1_addr = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_87_1 ; <i8*> [#uses=1]

ST_8: k_buf_1_val_1_load [2/2] 2.39ns
bb29.preheader.1_ifconv:5  %k_buf_1_val_1_load = load i8* %k_buf_1_val_1_addr, align 1 ; <i8> [#uses=6]

ST_8: k_buf_1_val_2_addr [1/1] 0.00ns
bb29.preheader.1_ifconv:6  %k_buf_1_val_2_addr = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_87_1 ; <i8*> [#uses=1]

ST_8: k_buf_1_val_2_load [2/2] 2.39ns
bb29.preheader.1_ifconv:7  %k_buf_1_val_2_load = load i8* %k_buf_1_val_2_addr, align 1 ; <i8> [#uses=6]

ST_8: stg_344 [1/1] 0.00ns
bb85.1:0  br i1 %brmerge1, label %bb99.1_ifconv, label %bb7.i505.preheader.1

ST_8: src_kernel_win_1_val_2_1_load [1/1] 0.00ns
bb7.i505.preheader.1:5  %src_kernel_win_1_val_2_1_load = load i8* %src_kernel_win_1_val_2_1 ; <i8> [#uses=2]

ST_8: tmp_136_1 [1/1] 2.00ns
bb7.i505.preheader.1:6  %tmp_136_1 = icmp eq i8 %src_kernel_win_1_val_2_1_load, -1 ; <i1> [#uses=1]

ST_8: or_cond13 [1/1] 1.37ns
bb7.i505.preheader.1:7  %or_cond13 = or i1 %tmp_135_2, %tmp_136_1       ; <i1> [#uses=1]

ST_8: Toppixel_2 [1/2] 2.39ns
bb38.2:2  %Toppixel_2 = load i8* %k_buf_2_val_2_addr_1, align 1 ; <i8> [#uses=4]

ST_8: stg_349 [1/1] 0.00ns
branch70:0  store i8 %Toppixel_2, i8* %right_border_buf_2_val_0_1, align 1

ST_8: stg_350 [1/1] 0.00ns
branch70:1  br label %bb52.preheader.2

ST_8: stg_351 [1/1] 0.00ns
branch69:0  store i8 %Toppixel_2, i8* %right_border_buf_2_val_0_0, align 1

ST_8: stg_352 [1/1] 0.00ns
branch69:1  br label %bb52.preheader.2

ST_8: stg_353 [1/1] 0.00ns
branch71:0  store i8 %Toppixel_2, i8* %right_border_buf_2_val_0_2, align 1

ST_8: stg_354 [1/1] 0.00ns
branch71:1  br label %bb52.preheader.2

ST_8: temp_46 [1/2] 2.39ns
bb52.preheader.2:1  %temp_46 = load i8* %k_buf_2_val_1_addr_2, align 1 ; <i8> [#uses=3]

ST_8: temp_47 [1/2] 2.39ns
bb52.preheader.2:4  %temp_47 = load i8* %k_buf_2_val_0_addr_2, align 1 ; <i8> [#uses=3]

ST_8: tmp_43 [1/1] 1.70ns
bb52.preheader.2:6  %tmp_43 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_2_V) ; <i8> [#uses=1]

ST_8: stg_358 [1/1] 2.39ns
bb52.preheader.2:7  store i8 %tmp_43, i8* %k_buf_2_val_0_addr_2, align 1

ST_8: stg_359 [1/1] 1.39ns
bb52.preheader.2:11  store i8 %temp_47, i8* %src_kernel_win_2_val_0_0_1

ST_8: stg_360 [1/1] 1.39ns
bb52.preheader.2:12  store i8 %temp_46, i8* %src_kernel_win_2_val_1_0_1

ST_8: tmp_99_2 [1/1] 0.00ns
bb61.preheader.2:0  %tmp_99_2 = sext i13 %x to i64                  ; <i64> [#uses=3]

ST_8: k_buf_2_val_0_addr_1 [1/1] 0.00ns
bb61.preheader.2:1  %k_buf_2_val_0_addr_1 = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_99_2 ; <i8*> [#uses=1]

ST_8: src_kernel_win_2_val_0_0_5 [2/2] 2.39ns
bb61.preheader.2:2  %src_kernel_win_2_val_0_0_5 = load i8* %k_buf_2_val_0_addr_1, align 1 ; <i8> [#uses=1]

ST_8: k_buf_2_val_1_addr_1 [1/1] 0.00ns
bb61.preheader.2:3  %k_buf_2_val_1_addr_1 = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_99_2 ; <i8*> [#uses=1]

ST_8: src_kernel_win_2_val_1_0_4 [2/2] 2.39ns
bb61.preheader.2:4  %src_kernel_win_2_val_1_0_4 = load i8* %k_buf_2_val_1_addr_1, align 1 ; <i8> [#uses=1]

ST_8: k_buf_2_val_2_addr_2 [1/1] 0.00ns
bb61.preheader.2:5  %k_buf_2_val_2_addr_2 = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_99_2 ; <i8*> [#uses=1]

ST_8: src_kernel_win_2_val_2_0_3 [2/2] 2.39ns
bb61.preheader.2:6  %src_kernel_win_2_val_2_0_3 = load i8* %k_buf_2_val_2_addr_2, align 1 ; <i8> [#uses=1]

ST_8: tmp_87_2 [1/1] 0.00ns
bb29.preheader.2_ifconv:0  %tmp_87_2 = sext i13 %x to i64                  ; <i64> [#uses=3]

ST_8: k_buf_2_val_0_addr [1/1] 0.00ns
bb29.preheader.2_ifconv:1  %k_buf_2_val_0_addr = getelementptr [1920 x i8]* %k_buf_2_val_0, i64 0, i64 %tmp_87_2 ; <i8*> [#uses=1]

ST_8: k_buf_2_val_0_load [2/2] 2.39ns
bb29.preheader.2_ifconv:2  %k_buf_2_val_0_load = load i8* %k_buf_2_val_0_addr, align 1 ; <i8> [#uses=4]

ST_8: k_buf_2_val_1_addr [1/1] 0.00ns
bb29.preheader.2_ifconv:4  %k_buf_2_val_1_addr = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_87_2 ; <i8*> [#uses=1]

ST_8: k_buf_2_val_1_load [2/2] 2.39ns
bb29.preheader.2_ifconv:5  %k_buf_2_val_1_load = load i8* %k_buf_2_val_1_addr, align 1 ; <i8> [#uses=6]

ST_8: k_buf_2_val_2_addr [1/1] 0.00ns
bb29.preheader.2_ifconv:6  %k_buf_2_val_2_addr = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_87_2 ; <i8*> [#uses=1]

ST_8: k_buf_2_val_2_load [2/2] 2.39ns
bb29.preheader.2_ifconv:7  %k_buf_2_val_2_load = load i8* %k_buf_2_val_2_addr, align 1 ; <i8> [#uses=6]

ST_8: stg_375 [1/1] 0.00ns
bb85.2:0  br i1 %brmerge1, label %bb99.2, label %bb7.i505.preheader.2

ST_8: src_kernel_win_2_val_2_1_load [1/1] 0.00ns
bb7.i505.preheader.2:2  %src_kernel_win_2_val_2_1_load = load i8* %src_kernel_win_2_val_2_1 ; <i8> [#uses=2]

ST_8: tmp_136_2 [1/1] 2.00ns
bb7.i505.preheader.2:6  %tmp_136_2 = icmp eq i8 %src_kernel_win_2_val_2_1_load, -1 ; <i1> [#uses=1]

ST_8: or_cond22 [1/1] 1.37ns
bb7.i505.preheader.2:7  %or_cond22 = or i1 %tmp_135_2, %tmp_136_2       ; <i1> [#uses=1]


 <State 9>: 4.35ns
ST_9: src_kernel_win_0_val_0_1_4 [1/1] 0.00ns
bb103:1  %src_kernel_win_0_val_0_1_4 = load i8* %src_kernel_win_0_val_0_0 ; <i8> [#uses=3]

ST_9: src_kernel_win_0_val_1_1_4 [1/1] 0.00ns
bb103:2  %src_kernel_win_0_val_1_1_4 = load i8* %src_kernel_win_0_val_1_0 ; <i8> [#uses=3]

ST_9: src_kernel_win_0_val_2_1_4 [1/1] 0.00ns
bb103:3  %src_kernel_win_0_val_2_1_4 = load i8* %src_kernel_win_0_val_2_0 ; <i8> [#uses=3]

ST_9: src_kernel_win_1_val_0_1_4 [1/1] 0.00ns
bb103:4  %src_kernel_win_1_val_0_1_4 = load i8* %src_kernel_win_1_val_0_0 ; <i8> [#uses=3]

ST_9: src_kernel_win_1_val_0_0_7 [1/1] 0.00ns
bb103:5  %src_kernel_win_1_val_0_0_7 = load i8* %src_kernel_win_1_val_0_0_1 ; <i8> [#uses=3]

ST_9: src_kernel_win_1_val_2_1_4 [1/1] 0.00ns
bb103:6  %src_kernel_win_1_val_2_1_4 = load i8* %src_kernel_win_1_val_2_0 ; <i8> [#uses=3]

ST_9: src_kernel_win_1_val_1_1_4 [1/1] 0.00ns
bb103:7  %src_kernel_win_1_val_1_1_4 = load i8* %src_kernel_win_1_val_1_0 ; <i8> [#uses=3]

ST_9: src_kernel_win_0_val_1_0_5 [1/1] 0.00ns
bb103:8  %src_kernel_win_0_val_1_0_5 = load i8* %src_kernel_win_0_val_1_0_1 ; <i8> [#uses=3]

ST_9: src_kernel_win_0_val_0_0_7 [1/1] 0.00ns
bb103:9  %src_kernel_win_0_val_0_0_7 = load i8* %src_kernel_win_0_val_0_0_1 ; <i8> [#uses=3]

ST_9: src_kernel_win_2_val_0_1_4 [1/1] 0.00ns
bb103:10  %src_kernel_win_2_val_0_1_4 = load i8* %src_kernel_win_2_val_0_0 ; <i8> [#uses=3]

ST_9: src_kernel_win_2_val_2_1_4 [1/1] 0.00ns
bb103:11  %src_kernel_win_2_val_2_1_4 = load i8* %src_kernel_win_2_val_2_0 ; <i8> [#uses=3]

ST_9: src_kernel_win_2_val_1_1_4 [1/1] 0.00ns
bb103:12  %src_kernel_win_2_val_1_1_4 = load i8* %src_kernel_win_2_val_1_0 ; <i8> [#uses=3]

ST_9: rev2 [1/1] 1.37ns
bb63.0:1  %rev2 = xor i1 %slt1, true                      ; <i1> [#uses=2]

ST_9: tmp_27 [1/1] 2.18ns
bb63.0:2  %tmp_27 = icmp eq i13 %tmp_s, %x                ; <i1> [#uses=1]

ST_9: or_cond3 [1/1] 1.37ns
bb63.0:3  %or_cond3 = and i1 %rev2, %tmp_27               ; <i1> [#uses=1]

ST_9: stg_394 [1/1] 0.00ns
bb63.0:4  br i1 %or_cond3, label %bb70.preheader.0, label %bb74.0

ST_9: tmp_29 [1/1] 2.18ns
bb74.0:0  %tmp_29 = icmp sgt i13 %tmp_s, %x               ; <i1> [#uses=1]

ST_9: or_cond4 [1/1] 1.37ns
bb74.0:1  %or_cond4 = and i1 %rev2, %tmp_29               ; <i1> [#uses=1]

ST_9: stg_397 [1/1] 0.00ns
bb74.0:2  br i1 %or_cond4, label %bb81.preheader.0, label %bb85.0

ST_9: tmp_30 [1/1] 0.00ns
bb81.preheader.0:0  %tmp_30 = sext i13 %x to i64                    ; <i64> [#uses=2]

ST_9: k_buf_0_val_1_addr_3 [1/1] 0.00ns
bb81.preheader.0:1  %k_buf_0_val_1_addr_3 = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_30 ; <i8*> [#uses=1]

ST_9: src_kernel_win_0_val_0_0_9 [2/2] 2.39ns
bb81.preheader.0:2  %src_kernel_win_0_val_0_0_9 = load i8* %k_buf_0_val_1_addr_3, align 1 ; <i8> [#uses=3]

ST_9: k_buf_0_val_2_addr_3 [1/1] 0.00ns
bb81.preheader.0:3  %k_buf_0_val_2_addr_3 = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_30 ; <i8*> [#uses=1]

ST_9: src_kernel_win_0_val_1_0_8 [2/2] 2.39ns
bb81.preheader.0:4  %src_kernel_win_0_val_1_0_8 = load i8* %k_buf_0_val_2_addr_3, align 1 ; <i8> [#uses=3]

ST_9: tmp_31 [1/1] 0.00ns
bb81.preheader.0:5  %tmp_31 = trunc i13 %x to i2                    ; <i2> [#uses=1]

ST_9: tmp_121_0_t [1/1] 0.85ns
bb81.preheader.0:6  %tmp_121_0_t = add i2 %tmp_31, %tmp_9           ; <i2> [#uses=1]

ST_9: stg_405 [1/1] 1.62ns
bb81.preheader.0:7  switch i2 %tmp_121_0_t, label %branch47 [
    i2 0, label %branch45
    i2 1, label %branch46
  ]

ST_9: tmp_28 [1/1] 0.00ns
bb70.preheader.0:0  %tmp_28 = trunc i13 %x to i2                    ; <i2> [#uses=1]

ST_9: tmp_116_0_t [1/1] 0.85ns
bb70.preheader.0:1  %tmp_116_0_t = add i2 %tmp_28, %tmp_9           ; <i2> [#uses=1]

ST_9: stg_408 [1/1] 1.62ns
bb70.preheader.0:2  switch i2 %tmp_116_0_t, label %branch50 [
    i2 0, label %branch48
    i2 1, label %branch49
  ]

ST_9: right_border_buf_0_val_0_1_load [1/1] 0.00ns
branch49:0  %right_border_buf_0_val_0_1_load = load i8* %right_border_buf_0_val_0_1, align 1 ; <i8> [#uses=1]

ST_9: stg_410 [1/1] 1.96ns
branch49:1  store i8 %right_border_buf_0_val_0_1_load, i8* %src_kernel_win_0_val_2_0

ST_9: stg_411 [1/1] 1.70ns
branch49:2  store i8 %src_kernel_win_0_val_1_0_5, i8* %src_kernel_win_0_val_1_0

ST_9: stg_412 [1/1] 1.70ns
branch49:3  store i8 %src_kernel_win_0_val_0_0_7, i8* %src_kernel_win_0_val_0_0

ST_9: stg_413 [1/1] 0.00ns
branch49:4  br label %bb85.0

ST_9: right_border_buf_0_val_0_0_load [1/1] 0.00ns
branch48:0  %right_border_buf_0_val_0_0_load = load i8* %right_border_buf_0_val_0_0, align 1 ; <i8> [#uses=1]

ST_9: stg_415 [1/1] 1.96ns
branch48:1  store i8 %right_border_buf_0_val_0_0_load, i8* %src_kernel_win_0_val_2_0

ST_9: stg_416 [1/1] 1.70ns
branch48:2  store i8 %src_kernel_win_0_val_1_0_5, i8* %src_kernel_win_0_val_1_0

ST_9: stg_417 [1/1] 1.70ns
branch48:3  store i8 %src_kernel_win_0_val_0_0_7, i8* %src_kernel_win_0_val_0_0

ST_9: stg_418 [1/1] 0.00ns
branch48:4  br label %bb85.0

ST_9: right_border_buf_0_val_0_2_load [1/1] 0.00ns
branch50:0  %right_border_buf_0_val_0_2_load = load i8* %right_border_buf_0_val_0_2, align 1 ; <i8> [#uses=1]

ST_9: stg_420 [1/1] 1.96ns
branch50:1  store i8 %right_border_buf_0_val_0_2_load, i8* %src_kernel_win_0_val_2_0

ST_9: stg_421 [1/1] 1.70ns
branch50:2  store i8 %src_kernel_win_0_val_1_0_5, i8* %src_kernel_win_0_val_1_0

ST_9: stg_422 [1/1] 1.70ns
branch50:3  store i8 %src_kernel_win_0_val_0_0_7, i8* %src_kernel_win_0_val_0_0

ST_9: stg_423 [1/1] 0.00ns
branch50:4  br label %bb85.0

ST_9: stg_424 [1/1] 2.39ns
bb52.preheader.0:2  store i8 %temp_43, i8* %k_buf_0_val_2_addr_1, align 1

ST_9: stg_425 [1/1] 2.39ns
bb52.preheader.0:5  store i8 %temp_44, i8* %k_buf_0_val_1_addr_2, align 1

ST_9: stg_426 [1/1] 1.39ns
bb52.preheader.0:8  store i8 %temp_44, i8* %src_kernel_win_0_val_0_0_1

ST_9: stg_427 [1/1] 1.39ns
bb52.preheader.0:9  store i8 %temp_43, i8* %src_kernel_win_0_val_1_0_1

ST_9: stg_428 [1/1] 1.96ns
bb52.preheader.0:10  store i8 %Toppixel, i8* %src_kernel_win_0_val_2_0

ST_9: stg_429 [1/1] 1.70ns
bb52.preheader.0:11  store i8 %temp_43, i8* %src_kernel_win_0_val_1_0

ST_9: stg_430 [1/1] 1.70ns
bb52.preheader.0:12  store i8 %temp_44, i8* %src_kernel_win_0_val_0_0

ST_9: stg_431 [1/1] 0.00ns
bb52.preheader.0:13  br label %bb85.0

ST_9: src_kernel_win_0_val_0_0_5 [1/2] 2.39ns
bb61.preheader.0:2  %src_kernel_win_0_val_0_0_5 = load i8* %k_buf_0_val_0_addr_1, align 1 ; <i8> [#uses=1]

ST_9: src_kernel_win_0_val_1_0_4 [1/2] 2.39ns
bb61.preheader.0:4  %src_kernel_win_0_val_1_0_4 = load i8* %k_buf_0_val_1_addr_1, align 1 ; <i8> [#uses=1]

ST_9: src_kernel_win_0_val_2_0_3 [1/2] 2.39ns
bb61.preheader.0:6  %src_kernel_win_0_val_2_0_3 = load i8* %k_buf_0_val_2_addr_2, align 1 ; <i8> [#uses=1]

ST_9: stg_435 [1/1] 1.96ns
bb61.preheader.0:7  store i8 %src_kernel_win_0_val_2_0_3, i8* %src_kernel_win_0_val_2_0

ST_9: stg_436 [1/1] 1.70ns
bb61.preheader.0:8  store i8 %src_kernel_win_0_val_1_0_4, i8* %src_kernel_win_0_val_1_0

ST_9: stg_437 [1/1] 1.70ns
bb61.preheader.0:9  store i8 %src_kernel_win_0_val_0_0_5, i8* %src_kernel_win_0_val_0_0

ST_9: stg_438 [1/1] 0.00ns
bb61.preheader.0:10  br label %bb85.0

ST_9: k_buf_0_val_0_load [1/2] 2.39ns
bb29.preheader.0_ifconv:2  %k_buf_0_val_0_load = load i8* %k_buf_0_val_0_addr, align 1 ; <i8> [#uses=4]

ST_9: stg_440 [1/1] 0.00ns
bb29.preheader.0_ifconv:3  store i8 %k_buf_0_val_0_load, i8* %col_buf_val_0_0_0, align 1

ST_9: k_buf_0_val_1_load [1/2] 2.39ns
bb29.preheader.0_ifconv:5  %k_buf_0_val_1_load = load i8* %k_buf_0_val_1_addr, align 1 ; <i8> [#uses=6]

ST_9: k_buf_0_val_2_load [1/2] 2.39ns
bb29.preheader.0_ifconv:7  %k_buf_0_val_2_load = load i8* %k_buf_0_val_2_addr, align 1 ; <i8> [#uses=6]

ST_9: sel_tmp4 [1/1] 1.37ns
bb29.preheader.0_ifconv:8  %sel_tmp4 = select i1 %sel_tmp, i8 %k_buf_0_val_0_load, i8 %k_buf_0_val_2_load ; <i8> [#uses=1]

ST_9: sel_tmp9 [1/1] 1.37ns
bb29.preheader.0_ifconv:10  %sel_tmp9 = select i1 %sel_tmp8, i8 %k_buf_0_val_0_load, i8 %k_buf_0_val_2_load ; <i8> [#uses=1]

ST_9: stg_445 [1/1] 1.39ns
bb85.0.pre:0  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_0_0_1

ST_9: stg_446 [1/1] 1.39ns
bb85.0.pre:1  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_1_0_1

ST_9: stg_447 [1/1] 1.96ns
bb85.0.pre:2  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_2_0

ST_9: stg_448 [1/1] 1.39ns
branch24:0  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_0_0_1

ST_9: stg_449 [1/1] 1.39ns
branch24:1  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_1_0_1

ST_9: stg_450 [1/1] 1.96ns
branch24:2  store i8 %k_buf_0_val_0_load, i8* %src_kernel_win_0_val_2_0

ST_9: stg_451 [1/1] 1.39ns
branch26:0  store i8 %k_buf_0_val_1_load, i8* %src_kernel_win_0_val_0_0_1

ST_9: stg_452 [1/1] 1.39ns
branch26:1  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_1_0_1

ST_9: stg_453 [1/1] 1.96ns
branch26:2  store i8 %k_buf_0_val_2_load, i8* %src_kernel_win_0_val_2_0

ST_9: src_kernel_win_0_val_2_1_5 [1/1] 1.37ns
bb7.i505.preheader.0:8  %src_kernel_win_0_val_2_1_5 = select i1 %or_cond2, i8 -1, i8 %src_kernel_win_0_val_2_1_load ; <i8> [#uses=2]

ST_9: tmp_136_0_0_1 [1/1] 2.00ns
bb7.i505.preheader.0:9  %tmp_136_0_0_1 = icmp ugt i8 %src_kernel_win_0_val_2_1_5, %src_kernel_win_0_val_2_1_4 ; <i1> [#uses=1]

ST_9: rev4 [1/1] 1.37ns
bb63.1:1  %rev4 = xor i1 %slt2, true                      ; <i1> [#uses=2]

ST_9: tmp_100_1 [1/1] 2.18ns
bb63.1:2  %tmp_100_1 = icmp eq i13 %tmp_s, %x             ; <i1> [#uses=1]

ST_9: or_cond3_1 [1/1] 1.37ns
bb63.1:3  %or_cond3_1 = and i1 %rev4, %tmp_100_1          ; <i1> [#uses=1]

ST_9: stg_459 [1/1] 0.00ns
bb63.1:4  br i1 %or_cond3_1, label %bb70.preheader.1, label %bb74.1

ST_9: tmp_102_1 [1/1] 2.18ns
bb74.1:0  %tmp_102_1 = icmp sgt i13 %tmp_s, %x            ; <i1> [#uses=1]

ST_9: or_cond4_1 [1/1] 1.37ns
bb74.1:1  %or_cond4_1 = and i1 %rev4, %tmp_102_1          ; <i1> [#uses=1]

ST_9: stg_462 [1/1] 0.00ns
bb74.1:2  br i1 %or_cond4_1, label %bb81.preheader.1, label %bb85.1

ST_9: tmp_107_1 [1/1] 0.00ns
bb81.preheader.1:0  %tmp_107_1 = sext i13 %x to i64                 ; <i64> [#uses=2]

ST_9: k_buf_1_val_1_addr_3 [1/1] 0.00ns
bb81.preheader.1:1  %k_buf_1_val_1_addr_3 = getelementptr [1920 x i8]* %k_buf_1_val_1, i64 0, i64 %tmp_107_1 ; <i8*> [#uses=1]

ST_9: src_kernel_win_1_val_0_0_9 [2/2] 2.39ns
bb81.preheader.1:2  %src_kernel_win_1_val_0_0_9 = load i8* %k_buf_1_val_1_addr_3, align 1 ; <i8> [#uses=3]

ST_9: k_buf_1_val_2_addr_3 [1/1] 0.00ns
bb81.preheader.1:3  %k_buf_1_val_2_addr_3 = getelementptr [1920 x i8]* %k_buf_1_val_2, i64 0, i64 %tmp_107_1 ; <i8*> [#uses=1]

ST_9: src_kernel_win_1_val_1_0_6 [2/2] 2.39ns
bb81.preheader.1:4  %src_kernel_win_1_val_1_0_6 = load i8* %k_buf_1_val_2_addr_3, align 1 ; <i8> [#uses=3]

ST_9: tmp_36 [1/1] 0.00ns
bb81.preheader.1:5  %tmp_36 = trunc i13 %x to i2                    ; <i2> [#uses=1]

ST_9: tmp_121_1_t [1/1] 0.85ns
bb81.preheader.1:6  %tmp_121_1_t = add i2 %tmp_36, %tmp_9           ; <i2> [#uses=1]

ST_9: stg_470 [1/1] 1.62ns
bb81.preheader.1:7  switch i2 %tmp_121_1_t, label %branch56 [
    i2 0, label %branch54
    i2 1, label %branch55
  ]

ST_9: tmp_34 [1/1] 0.00ns
bb70.preheader.1:0  %tmp_34 = trunc i13 %x to i2                    ; <i2> [#uses=1]

ST_9: tmp_116_1_t [1/1] 0.85ns
bb70.preheader.1:1  %tmp_116_1_t = add i2 %tmp_34, %tmp_9           ; <i2> [#uses=1]

ST_9: stg_473 [1/1] 1.62ns
bb70.preheader.1:2  switch i2 %tmp_116_1_t, label %branch59 [
    i2 0, label %branch57
    i2 1, label %branch58
  ]

ST_9: src_kernel_win_1_val_1_0_1_load_2 [1/1] 0.00ns
branch58:0  %src_kernel_win_1_val_1_0_1_load_2 = load i8* %src_kernel_win_1_val_1_0_1 ; <i8> [#uses=1]

ST_9: right_border_buf_1_val_0_1_load [1/1] 0.00ns
branch58:1  %right_border_buf_1_val_0_1_load = load i8* %right_border_buf_1_val_0_1, align 1 ; <i8> [#uses=1]

ST_9: stg_476 [1/1] 1.89ns
branch58:2  store i8 %src_kernel_win_1_val_1_0_1_load_2, i8* %src_kernel_win_1_val_1_0

ST_9: stg_477 [1/1] 1.96ns
branch58:3  store i8 %right_border_buf_1_val_0_1_load, i8* %src_kernel_win_1_val_2_0

ST_9: stg_478 [1/1] 1.70ns
branch58:4  store i8 %src_kernel_win_1_val_0_0_7, i8* %src_kernel_win_1_val_0_0

ST_9: stg_479 [1/1] 0.00ns
branch58:5  br label %bb85.1

ST_9: src_kernel_win_1_val_1_0_1_load_1 [1/1] 0.00ns
branch57:0  %src_kernel_win_1_val_1_0_1_load_1 = load i8* %src_kernel_win_1_val_1_0_1 ; <i8> [#uses=1]

ST_9: right_border_buf_1_val_0_0_load [1/1] 0.00ns
branch57:1  %right_border_buf_1_val_0_0_load = load i8* %right_border_buf_1_val_0_0, align 1 ; <i8> [#uses=1]

ST_9: stg_482 [1/1] 1.89ns
branch57:2  store i8 %src_kernel_win_1_val_1_0_1_load_1, i8* %src_kernel_win_1_val_1_0

ST_9: stg_483 [1/1] 1.96ns
branch57:3  store i8 %right_border_buf_1_val_0_0_load, i8* %src_kernel_win_1_val_2_0

ST_9: stg_484 [1/1] 1.70ns
branch57:4  store i8 %src_kernel_win_1_val_0_0_7, i8* %src_kernel_win_1_val_0_0

ST_9: stg_485 [1/1] 0.00ns
branch57:5  br label %bb85.1

ST_9: src_kernel_win_1_val_1_0_1_load [1/1] 0.00ns
branch59:0  %src_kernel_win_1_val_1_0_1_load = load i8* %src_kernel_win_1_val_1_0_1 ; <i8> [#uses=1]

ST_9: right_border_buf_1_val_0_2_load [1/1] 0.00ns
branch59:1  %right_border_buf_1_val_0_2_load = load i8* %right_border_buf_1_val_0_2, align 1 ; <i8> [#uses=1]

ST_9: stg_488 [1/1] 1.89ns
branch59:2  store i8 %src_kernel_win_1_val_1_0_1_load, i8* %src_kernel_win_1_val_1_0

ST_9: stg_489 [1/1] 1.96ns
branch59:3  store i8 %right_border_buf_1_val_0_2_load, i8* %src_kernel_win_1_val_2_0

ST_9: stg_490 [1/1] 1.70ns
branch59:4  store i8 %src_kernel_win_1_val_0_0_7, i8* %src_kernel_win_1_val_0_0

ST_9: stg_491 [1/1] 0.00ns
branch59:5  br label %bb85.1

ST_9: stg_492 [1/1] 2.39ns
bb52.preheader.1:2  store i8 %temp, i8* %k_buf_1_val_2_addr_1, align 1

ST_9: stg_493 [1/1] 2.39ns
bb52.preheader.1:5  store i8 %temp_45, i8* %k_buf_1_val_1_addr_2, align 1

ST_9: stg_494 [1/1] 1.89ns
bb52.preheader.1:8  store i8 %temp, i8* %src_kernel_win_1_val_1_0

ST_9: stg_495 [1/1] 1.96ns
bb52.preheader.1:9  store i8 %Toppixel_1, i8* %src_kernel_win_1_val_2_0

ST_9: stg_496 [1/1] 1.39ns
bb52.preheader.1:10  store i8 %temp_45, i8* %src_kernel_win_1_val_0_0_1

ST_9: stg_497 [1/1] 1.70ns
bb52.preheader.1:11  store i8 %temp_45, i8* %src_kernel_win_1_val_0_0

ST_9: stg_498 [1/1] 0.00ns
bb52.preheader.1:13  br label %bb85.1

ST_9: src_kernel_win_1_val_0_0_5 [1/2] 2.39ns
bb61.preheader.1:2  %src_kernel_win_1_val_0_0_5 = load i8* %k_buf_1_val_0_addr_1, align 1 ; <i8> [#uses=1]

ST_9: src_kernel_win_1_val_1_0_4 [1/2] 2.39ns
bb61.preheader.1:4  %src_kernel_win_1_val_1_0_4 = load i8* %k_buf_1_val_1_addr_1, align 1 ; <i8> [#uses=1]

ST_9: src_kernel_win_1_val_2_0_3 [1/2] 2.39ns
bb61.preheader.1:6  %src_kernel_win_1_val_2_0_3 = load i8* %k_buf_1_val_2_addr_2, align 1 ; <i8> [#uses=1]

ST_9: stg_502 [1/1] 1.89ns
bb61.preheader.1:7  store i8 %src_kernel_win_1_val_1_0_4, i8* %src_kernel_win_1_val_1_0

ST_9: stg_503 [1/1] 1.96ns
bb61.preheader.1:8  store i8 %src_kernel_win_1_val_2_0_3, i8* %src_kernel_win_1_val_2_0

ST_9: stg_504 [1/1] 1.70ns
bb61.preheader.1:9  store i8 %src_kernel_win_1_val_0_0_5, i8* %src_kernel_win_1_val_0_0

ST_9: stg_505 [1/1] 0.00ns
bb61.preheader.1:10  br label %bb85.1

ST_9: k_buf_1_val_0_load [1/2] 2.39ns
bb29.preheader.1_ifconv:2  %k_buf_1_val_0_load = load i8* %k_buf_1_val_0_addr, align 1 ; <i8> [#uses=4]

ST_9: stg_507 [1/1] 0.00ns
bb29.preheader.1_ifconv:3  store i8 %k_buf_1_val_0_load, i8* %col_buf_val_1_0_0, align 1

ST_9: k_buf_1_val_1_load [1/2] 2.39ns
bb29.preheader.1_ifconv:5  %k_buf_1_val_1_load = load i8* %k_buf_1_val_1_addr, align 1 ; <i8> [#uses=6]

ST_9: k_buf_1_val_2_load [1/2] 2.39ns
bb29.preheader.1_ifconv:7  %k_buf_1_val_2_load = load i8* %k_buf_1_val_2_addr, align 1 ; <i8> [#uses=6]

ST_9: sel_tmp2 [1/1] 1.37ns
bb29.preheader.1_ifconv:8  %sel_tmp2 = select i1 %sel_tmp, i8 %k_buf_1_val_0_load, i8 %k_buf_1_val_2_load ; <i8> [#uses=1]

ST_9: sel_tmp3 [1/1] 1.37ns
bb29.preheader.1_ifconv:10  %sel_tmp3 = select i1 %sel_tmp8, i8 %k_buf_1_val_0_load, i8 %k_buf_1_val_2_load ; <i8> [#uses=1]

ST_9: stg_512 [1/1] 1.96ns
bb85.1.pre:1  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_2_0

ST_9: stg_513 [1/1] 1.39ns
bb85.1.pre:2  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_0_0_1

ST_9: stg_514 [1/1] 1.39ns
bb85.1.pre:4  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_1_0_1

ST_9: stg_515 [1/1] 1.96ns
branch33:1  store i8 %k_buf_1_val_0_load, i8* %src_kernel_win_1_val_2_0

ST_9: stg_516 [1/1] 1.39ns
branch33:2  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_0_0_1

ST_9: stg_517 [1/1] 1.39ns
branch33:4  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_1_0_1

ST_9: stg_518 [1/1] 1.96ns
branch35:1  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_2_0

ST_9: stg_519 [1/1] 1.39ns
branch35:2  store i8 %k_buf_1_val_1_load, i8* %src_kernel_win_1_val_0_0_1

ST_9: stg_520 [1/1] 1.39ns
branch35:4  store i8 %k_buf_1_val_2_load, i8* %src_kernel_win_1_val_1_0_1

ST_9: src_kernel_win_1_val_2_1_5 [1/1] 1.37ns
bb7.i505.preheader.1:8  %src_kernel_win_1_val_2_1_5 = select i1 %or_cond13, i8 -1, i8 %src_kernel_win_1_val_2_1_load ; <i8> [#uses=2]

ST_9: tmp_136_1_0_1 [1/1] 2.00ns
bb7.i505.preheader.1:9  %tmp_136_1_0_1 = icmp ugt i8 %src_kernel_win_1_val_2_1_5, %src_kernel_win_1_val_2_1_4 ; <i1> [#uses=1]

ST_9: rev5 [1/1] 1.37ns
bb63.2:1  %rev5 = xor i1 %slt3, true                      ; <i1> [#uses=2]

ST_9: tmp_100_2 [1/1] 2.18ns
bb63.2:2  %tmp_100_2 = icmp eq i13 %tmp_s, %x             ; <i1> [#uses=1]

ST_9: or_cond3_2 [1/1] 1.37ns
bb63.2:3  %or_cond3_2 = and i1 %rev5, %tmp_100_2          ; <i1> [#uses=1]

ST_9: stg_526 [1/1] 0.00ns
bb63.2:4  br i1 %or_cond3_2, label %bb70.preheader.2, label %bb74.2

ST_9: tmp_102_2 [1/1] 2.18ns
bb74.2:0  %tmp_102_2 = icmp sgt i13 %tmp_s, %x            ; <i1> [#uses=1]

ST_9: or_cond4_2 [1/1] 1.37ns
bb74.2:1  %or_cond4_2 = and i1 %rev5, %tmp_102_2          ; <i1> [#uses=1]

ST_9: stg_529 [1/1] 0.00ns
bb74.2:2  br i1 %or_cond4_2, label %bb81.preheader.2, label %bb85.2

ST_9: tmp_107_2 [1/1] 0.00ns
bb81.preheader.2:0  %tmp_107_2 = sext i13 %x to i64                 ; <i64> [#uses=2]

ST_9: k_buf_2_val_1_addr_3 [1/1] 0.00ns
bb81.preheader.2:1  %k_buf_2_val_1_addr_3 = getelementptr [1920 x i8]* %k_buf_2_val_1, i64 0, i64 %tmp_107_2 ; <i8*> [#uses=1]

ST_9: src_kernel_win_2_val_0_0_8 [2/2] 2.39ns
bb81.preheader.2:2  %src_kernel_win_2_val_0_0_8 = load i8* %k_buf_2_val_1_addr_3, align 1 ; <i8> [#uses=3]

ST_9: k_buf_2_val_2_addr_3 [1/1] 0.00ns
bb81.preheader.2:3  %k_buf_2_val_2_addr_3 = getelementptr [1920 x i8]* %k_buf_2_val_2, i64 0, i64 %tmp_107_2 ; <i8*> [#uses=1]

ST_9: src_kernel_win_2_val_1_0_6 [2/2] 2.39ns
bb81.preheader.2:4  %src_kernel_win_2_val_1_0_6 = load i8* %k_buf_2_val_2_addr_3, align 1 ; <i8> [#uses=3]

ST_9: tmp_40 [1/1] 0.00ns
bb81.preheader.2:5  %tmp_40 = trunc i13 %x to i2                    ; <i2> [#uses=1]

ST_9: tmp_121_2_t [1/1] 0.85ns
bb81.preheader.2:6  %tmp_121_2_t = add i2 %tmp_40, %tmp_9           ; <i2> [#uses=1]

ST_9: stg_537 [1/1] 1.62ns
bb81.preheader.2:7  switch i2 %tmp_121_2_t, label %branch65 [
    i2 0, label %branch63
    i2 1, label %branch64
  ]

ST_9: tmp_38 [1/1] 0.00ns
bb70.preheader.2:0  %tmp_38 = trunc i13 %x to i2                    ; <i2> [#uses=1]

ST_9: tmp_116_2_t [1/1] 0.85ns
bb70.preheader.2:1  %tmp_116_2_t = add i2 %tmp_38, %tmp_9           ; <i2> [#uses=1]

ST_9: stg_540 [1/1] 1.62ns
bb70.preheader.2:2  switch i2 %tmp_116_2_t, label %branch68 [
    i2 0, label %branch66
    i2 1, label %branch67
  ]

ST_9: src_kernel_win_2_val_1_0_1_load_2 [1/1] 0.00ns
branch67:0  %src_kernel_win_2_val_1_0_1_load_2 = load i8* %src_kernel_win_2_val_1_0_1 ; <i8> [#uses=1]

ST_9: src_kernel_win_2_val_0_0_1_load_2 [1/1] 0.00ns
branch67:1  %src_kernel_win_2_val_0_0_1_load_2 = load i8* %src_kernel_win_2_val_0_0_1 ; <i8> [#uses=1]

ST_9: right_border_buf_2_val_0_1_load [1/1] 0.00ns
branch67:2  %right_border_buf_2_val_0_1_load = load i8* %right_border_buf_2_val_0_1, align 1 ; <i8> [#uses=1]

ST_9: stg_544 [1/1] 1.89ns
branch67:3  store i8 %src_kernel_win_2_val_1_0_1_load_2, i8* %src_kernel_win_2_val_1_0

ST_9: stg_545 [1/1] 1.96ns
branch67:4  store i8 %right_border_buf_2_val_0_1_load, i8* %src_kernel_win_2_val_2_0

ST_9: stg_546 [1/1] 1.89ns
branch67:5  store i8 %src_kernel_win_2_val_0_0_1_load_2, i8* %src_kernel_win_2_val_0_0

ST_9: stg_547 [1/1] 0.00ns
branch67:6  br label %bb85.2

ST_9: src_kernel_win_2_val_1_0_1_load_1 [1/1] 0.00ns
branch66:0  %src_kernel_win_2_val_1_0_1_load_1 = load i8* %src_kernel_win_2_val_1_0_1 ; <i8> [#uses=1]

ST_9: src_kernel_win_2_val_0_0_1_load_1 [1/1] 0.00ns
branch66:1  %src_kernel_win_2_val_0_0_1_load_1 = load i8* %src_kernel_win_2_val_0_0_1 ; <i8> [#uses=1]

ST_9: right_border_buf_2_val_0_0_load [1/1] 0.00ns
branch66:2  %right_border_buf_2_val_0_0_load = load i8* %right_border_buf_2_val_0_0, align 1 ; <i8> [#uses=1]

ST_9: stg_551 [1/1] 1.89ns
branch66:3  store i8 %src_kernel_win_2_val_1_0_1_load_1, i8* %src_kernel_win_2_val_1_0

ST_9: stg_552 [1/1] 1.96ns
branch66:4  store i8 %right_border_buf_2_val_0_0_load, i8* %src_kernel_win_2_val_2_0

ST_9: stg_553 [1/1] 1.89ns
branch66:5  store i8 %src_kernel_win_2_val_0_0_1_load_1, i8* %src_kernel_win_2_val_0_0

ST_9: stg_554 [1/1] 0.00ns
branch66:6  br label %bb85.2

ST_9: src_kernel_win_2_val_1_0_1_load [1/1] 0.00ns
branch68:0  %src_kernel_win_2_val_1_0_1_load = load i8* %src_kernel_win_2_val_1_0_1 ; <i8> [#uses=1]

ST_9: src_kernel_win_2_val_0_0_1_load [1/1] 0.00ns
branch68:1  %src_kernel_win_2_val_0_0_1_load = load i8* %src_kernel_win_2_val_0_0_1 ; <i8> [#uses=1]

ST_9: right_border_buf_2_val_0_2_load [1/1] 0.00ns
branch68:2  %right_border_buf_2_val_0_2_load = load i8* %right_border_buf_2_val_0_2, align 1 ; <i8> [#uses=1]

ST_9: stg_558 [1/1] 1.89ns
branch68:3  store i8 %src_kernel_win_2_val_1_0_1_load, i8* %src_kernel_win_2_val_1_0

ST_9: stg_559 [1/1] 1.96ns
branch68:4  store i8 %right_border_buf_2_val_0_2_load, i8* %src_kernel_win_2_val_2_0

ST_9: stg_560 [1/1] 1.89ns
branch68:5  store i8 %src_kernel_win_2_val_0_0_1_load, i8* %src_kernel_win_2_val_0_0

ST_9: stg_561 [1/1] 0.00ns
branch68:6  br label %bb85.2

ST_9: stg_562 [1/1] 2.39ns
bb52.preheader.2:2  store i8 %temp_46, i8* %k_buf_2_val_2_addr_1, align 1

ST_9: stg_563 [1/1] 2.39ns
bb52.preheader.2:5  store i8 %temp_47, i8* %k_buf_2_val_1_addr_2, align 1

ST_9: stg_564 [1/1] 1.89ns
bb52.preheader.2:8  store i8 %temp_46, i8* %src_kernel_win_2_val_1_0

ST_9: stg_565 [1/1] 1.96ns
bb52.preheader.2:9  store i8 %Toppixel_2, i8* %src_kernel_win_2_val_2_0

ST_9: stg_566 [1/1] 1.89ns
bb52.preheader.2:10  store i8 %temp_47, i8* %src_kernel_win_2_val_0_0

ST_9: stg_567 [1/1] 0.00ns
bb52.preheader.2:13  br label %bb85.2

ST_9: src_kernel_win_2_val_0_0_5 [1/2] 2.39ns
bb61.preheader.2:2  %src_kernel_win_2_val_0_0_5 = load i8* %k_buf_2_val_0_addr_1, align 1 ; <i8> [#uses=1]

ST_9: src_kernel_win_2_val_1_0_4 [1/2] 2.39ns
bb61.preheader.2:4  %src_kernel_win_2_val_1_0_4 = load i8* %k_buf_2_val_1_addr_1, align 1 ; <i8> [#uses=1]

ST_9: src_kernel_win_2_val_2_0_3 [1/2] 2.39ns
bb61.preheader.2:6  %src_kernel_win_2_val_2_0_3 = load i8* %k_buf_2_val_2_addr_2, align 1 ; <i8> [#uses=1]

ST_9: stg_571 [1/1] 1.89ns
bb61.preheader.2:7  store i8 %src_kernel_win_2_val_1_0_4, i8* %src_kernel_win_2_val_1_0

ST_9: stg_572 [1/1] 1.96ns
bb61.preheader.2:8  store i8 %src_kernel_win_2_val_2_0_3, i8* %src_kernel_win_2_val_2_0

ST_9: stg_573 [1/1] 1.89ns
bb61.preheader.2:9  store i8 %src_kernel_win_2_val_0_0_5, i8* %src_kernel_win_2_val_0_0

ST_9: stg_574 [1/1] 0.00ns
bb61.preheader.2:10  br label %bb85.2

ST_9: k_buf_2_val_0_load [1/2] 2.39ns
bb29.preheader.2_ifconv:2  %k_buf_2_val_0_load = load i8* %k_buf_2_val_0_addr, align 1 ; <i8> [#uses=4]

ST_9: stg_576 [1/1] 0.00ns
bb29.preheader.2_ifconv:3  store i8 %k_buf_2_val_0_load, i8* %col_buf_val_2_0_0, align 1

ST_9: k_buf_2_val_1_load [1/2] 2.39ns
bb29.preheader.2_ifconv:5  %k_buf_2_val_1_load = load i8* %k_buf_2_val_1_addr, align 1 ; <i8> [#uses=6]

ST_9: k_buf_2_val_2_load [1/2] 2.39ns
bb29.preheader.2_ifconv:7  %k_buf_2_val_2_load = load i8* %k_buf_2_val_2_addr, align 1 ; <i8> [#uses=6]

ST_9: sel_tmp6 [1/1] 1.37ns
bb29.preheader.2_ifconv:8  %sel_tmp6 = select i1 %sel_tmp, i8 %k_buf_2_val_0_load, i8 %k_buf_2_val_2_load ; <i8> [#uses=1]

ST_9: sel_tmp7 [1/1] 1.37ns
bb29.preheader.2_ifconv:10  %sel_tmp7 = select i1 %sel_tmp8, i8 %k_buf_2_val_0_load, i8 %k_buf_2_val_2_load ; <i8> [#uses=1]

ST_9: stg_581 [1/1] 1.96ns
bb85.2.pre:1  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_2_0

ST_9: stg_582 [1/1] 1.39ns
bb85.2.pre:3  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_0_0_1

ST_9: stg_583 [1/1] 1.39ns
bb85.2.pre:4  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_1_0_1

ST_9: stg_584 [1/1] 1.96ns
branch42:1  store i8 %k_buf_2_val_0_load, i8* %src_kernel_win_2_val_2_0

ST_9: stg_585 [1/1] 1.39ns
branch42:3  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_0_0_1

ST_9: stg_586 [1/1] 1.39ns
branch42:4  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_1_0_1

ST_9: stg_587 [1/1] 1.96ns
branch44:1  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_2_0

ST_9: stg_588 [1/1] 1.39ns
branch44:3  store i8 %k_buf_2_val_1_load, i8* %src_kernel_win_2_val_0_0_1

ST_9: stg_589 [1/1] 1.39ns
branch44:4  store i8 %k_buf_2_val_2_load, i8* %src_kernel_win_2_val_1_0_1

ST_9: src_kernel_win_2_val_2_1_5 [1/1] 1.37ns
bb7.i505.preheader.2:8  %src_kernel_win_2_val_2_1_5 = select i1 %or_cond22, i8 -1, i8 %src_kernel_win_2_val_2_1_load ; <i8> [#uses=2]

ST_9: tmp_136_2_0_1 [1/1] 2.00ns
bb7.i505.preheader.2:9  %tmp_136_2_0_1 = icmp ugt i8 %src_kernel_win_2_val_2_1_5, %src_kernel_win_2_val_2_1_4 ; <i1> [#uses=1]

ST_9: stg_592 [1/1] 0.00ns
bb99.2:2  store i8 %src_kernel_win_2_val_2_1_4, i8* %src_kernel_win_2_val_2_1

ST_9: stg_593 [1/1] 0.00ns
bb99.2:4  store i8 %src_kernel_win_1_val_2_1_4, i8* %src_kernel_win_1_val_2_1

ST_9: stg_594 [1/1] 0.00ns
bb99.2:7  store i8 %src_kernel_win_0_val_2_1_4, i8* %src_kernel_win_0_val_2_1


 <State 10>: 4.28ns
ST_10: src_kernel_win_0_val_0_0_9 [1/2] 2.39ns
bb81.preheader.0:2  %src_kernel_win_0_val_0_0_9 = load i8* %k_buf_0_val_1_addr_3, align 1 ; <i8> [#uses=3]

ST_10: src_kernel_win_0_val_1_0_8 [1/2] 2.39ns
bb81.preheader.0:4  %src_kernel_win_0_val_1_0_8 = load i8* %k_buf_0_val_2_addr_3, align 1 ; <i8> [#uses=3]

ST_10: right_border_buf_0_val_0_1_load_1 [1/1] 0.00ns
branch46:0  %right_border_buf_0_val_0_1_load_1 = load i8* %right_border_buf_0_val_0_1, align 1 ; <i8> [#uses=1]

ST_10: stg_598 [1/1] 1.96ns
branch46:1  store i8 %right_border_buf_0_val_0_1_load_1, i8* %src_kernel_win_0_val_2_0

ST_10: stg_599 [1/1] 1.70ns
branch46:2  store i8 %src_kernel_win_0_val_1_0_8, i8* %src_kernel_win_0_val_1_0

ST_10: stg_600 [1/1] 1.70ns
branch46:3  store i8 %src_kernel_win_0_val_0_0_9, i8* %src_kernel_win_0_val_0_0

ST_10: stg_601 [1/1] 0.00ns
branch46:4  br label %bb85.0

ST_10: right_border_buf_0_val_0_0_load_1 [1/1] 0.00ns
branch45:0  %right_border_buf_0_val_0_0_load_1 = load i8* %right_border_buf_0_val_0_0, align 1 ; <i8> [#uses=1]

ST_10: stg_603 [1/1] 1.96ns
branch45:1  store i8 %right_border_buf_0_val_0_0_load_1, i8* %src_kernel_win_0_val_2_0

ST_10: stg_604 [1/1] 1.70ns
branch45:2  store i8 %src_kernel_win_0_val_1_0_8, i8* %src_kernel_win_0_val_1_0

ST_10: stg_605 [1/1] 1.70ns
branch45:3  store i8 %src_kernel_win_0_val_0_0_9, i8* %src_kernel_win_0_val_0_0

ST_10: stg_606 [1/1] 0.00ns
branch45:4  br label %bb85.0

ST_10: right_border_buf_0_val_0_2_load_1 [1/1] 0.00ns
branch47:0  %right_border_buf_0_val_0_2_load_1 = load i8* %right_border_buf_0_val_0_2, align 1 ; <i8> [#uses=1]

ST_10: stg_608 [1/1] 1.96ns
branch47:1  store i8 %right_border_buf_0_val_0_2_load_1, i8* %src_kernel_win_0_val_2_0

ST_10: stg_609 [1/1] 1.70ns
branch47:2  store i8 %src_kernel_win_0_val_1_0_8, i8* %src_kernel_win_0_val_1_0

ST_10: stg_610 [1/1] 1.70ns
branch47:3  store i8 %src_kernel_win_0_val_0_0_9, i8* %src_kernel_win_0_val_0_0

ST_10: stg_611 [1/1] 0.00ns
branch47:4  br label %bb85.0

ST_10: src_kernel_win_0_val_0_0_2 [1/1] 1.37ns
bb29.preheader.0_ifconv:9  %src_kernel_win_0_val_0_0_2 = select i1 %sel_tmp5, i8 %k_buf_0_val_1_load, i8 %sel_tmp4 ; <i8> [#uses=3]

ST_10: src_kernel_win_0_val_1_0_2 [1/1] 1.37ns
bb29.preheader.0_ifconv:11  %src_kernel_win_0_val_1_0_2 = select i1 %sel_tmp1, i8 %k_buf_0_val_1_load, i8 %sel_tmp9 ; <i8> [#uses=3]

ST_10: stg_614 [1/1] 1.70ns
bb85.0.pre:3  store i8 %src_kernel_win_0_val_1_0_2, i8* %src_kernel_win_0_val_1_0

ST_10: stg_615 [1/1] 1.70ns
bb85.0.pre:4  store i8 %src_kernel_win_0_val_0_0_2, i8* %src_kernel_win_0_val_0_0

ST_10: stg_616 [1/1] 0.00ns
bb85.0.pre:5  br label %bb85.0

ST_10: stg_617 [1/1] 1.70ns
branch24:3  store i8 %src_kernel_win_0_val_1_0_2, i8* %src_kernel_win_0_val_1_0

ST_10: stg_618 [1/1] 1.70ns
branch24:4  store i8 %src_kernel_win_0_val_0_0_2, i8* %src_kernel_win_0_val_0_0

ST_10: stg_619 [1/1] 0.00ns
branch24:5  br label %bb85.0

ST_10: stg_620 [1/1] 1.70ns
branch26:3  store i8 %src_kernel_win_0_val_1_0_2, i8* %src_kernel_win_0_val_1_0

ST_10: stg_621 [1/1] 1.70ns
branch26:4  store i8 %src_kernel_win_0_val_0_0_2, i8* %src_kernel_win_0_val_0_0

ST_10: stg_622 [1/1] 0.00ns
branch26:5  br label %bb85.0

ST_10: or_cond5 [1/1] 1.37ns
bb7.i505.preheader.0:10  %or_cond5 = and i1 %tmp_135_2_0_1_not, %tmp_136_0_0_1 ; <i1> [#uses=1]

ST_10: src_kernel_win_0_val_2_1_6 [1/1] 1.37ns
bb7.i505.preheader.0:11  %src_kernel_win_0_val_2_1_6 = select i1 %or_cond5, i8 %src_kernel_win_0_val_2_1_4, i8 %src_kernel_win_0_val_2_1_5 ; <i8> [#uses=2]

ST_10: src_kernel_win_1_val_0_0_9 [1/2] 2.39ns
bb81.preheader.1:2  %src_kernel_win_1_val_0_0_9 = load i8* %k_buf_1_val_1_addr_3, align 1 ; <i8> [#uses=3]

ST_10: src_kernel_win_1_val_1_0_6 [1/2] 2.39ns
bb81.preheader.1:4  %src_kernel_win_1_val_1_0_6 = load i8* %k_buf_1_val_2_addr_3, align 1 ; <i8> [#uses=3]

ST_10: right_border_buf_1_val_0_1_load_1 [1/1] 0.00ns
branch55:0  %right_border_buf_1_val_0_1_load_1 = load i8* %right_border_buf_1_val_0_1, align 1 ; <i8> [#uses=1]

ST_10: stg_628 [1/1] 1.89ns
branch55:1  store i8 %src_kernel_win_1_val_1_0_6, i8* %src_kernel_win_1_val_1_0

ST_10: stg_629 [1/1] 1.96ns
branch55:2  store i8 %right_border_buf_1_val_0_1_load_1, i8* %src_kernel_win_1_val_2_0

ST_10: stg_630 [1/1] 1.70ns
branch55:3  store i8 %src_kernel_win_1_val_0_0_9, i8* %src_kernel_win_1_val_0_0

ST_10: stg_631 [1/1] 0.00ns
branch55:4  br label %bb85.1

ST_10: right_border_buf_1_val_0_0_load_1 [1/1] 0.00ns
branch54:0  %right_border_buf_1_val_0_0_load_1 = load i8* %right_border_buf_1_val_0_0, align 1 ; <i8> [#uses=1]

ST_10: stg_633 [1/1] 1.89ns
branch54:1  store i8 %src_kernel_win_1_val_1_0_6, i8* %src_kernel_win_1_val_1_0

ST_10: stg_634 [1/1] 1.96ns
branch54:2  store i8 %right_border_buf_1_val_0_0_load_1, i8* %src_kernel_win_1_val_2_0

ST_10: stg_635 [1/1] 1.70ns
branch54:3  store i8 %src_kernel_win_1_val_0_0_9, i8* %src_kernel_win_1_val_0_0

ST_10: stg_636 [1/1] 0.00ns
branch54:4  br label %bb85.1

ST_10: right_border_buf_1_val_0_2_load_1 [1/1] 0.00ns
branch56:0  %right_border_buf_1_val_0_2_load_1 = load i8* %right_border_buf_1_val_0_2, align 1 ; <i8> [#uses=1]

ST_10: stg_638 [1/1] 1.89ns
branch56:1  store i8 %src_kernel_win_1_val_1_0_6, i8* %src_kernel_win_1_val_1_0

ST_10: stg_639 [1/1] 1.96ns
branch56:2  store i8 %right_border_buf_1_val_0_2_load_1, i8* %src_kernel_win_1_val_2_0

ST_10: stg_640 [1/1] 1.70ns
branch56:3  store i8 %src_kernel_win_1_val_0_0_9, i8* %src_kernel_win_1_val_0_0

ST_10: stg_641 [1/1] 0.00ns
branch56:4  br label %bb85.1

ST_10: src_kernel_win_1_val_0_0_2 [1/1] 1.37ns
bb29.preheader.1_ifconv:9  %src_kernel_win_1_val_0_0_2 = select i1 %sel_tmp5, i8 %k_buf_1_val_1_load, i8 %sel_tmp2 ; <i8> [#uses=3]

ST_10: src_kernel_win_1_val_1_0_2 [1/1] 1.37ns
bb29.preheader.1_ifconv:11  %src_kernel_win_1_val_1_0_2 = select i1 %sel_tmp1, i8 %k_buf_1_val_1_load, i8 %sel_tmp3 ; <i8> [#uses=3]

ST_10: stg_644 [1/1] 1.89ns
bb85.1.pre:0  store i8 %src_kernel_win_1_val_1_0_2, i8* %src_kernel_win_1_val_1_0

ST_10: stg_645 [1/1] 1.70ns
bb85.1.pre:3  store i8 %src_kernel_win_1_val_0_0_2, i8* %src_kernel_win_1_val_0_0

ST_10: stg_646 [1/1] 0.00ns
bb85.1.pre:5  br label %bb85.1

ST_10: stg_647 [1/1] 1.89ns
branch33:0  store i8 %src_kernel_win_1_val_1_0_2, i8* %src_kernel_win_1_val_1_0

ST_10: stg_648 [1/1] 1.70ns
branch33:3  store i8 %src_kernel_win_1_val_0_0_2, i8* %src_kernel_win_1_val_0_0

ST_10: stg_649 [1/1] 0.00ns
branch33:5  br label %bb85.1

ST_10: stg_650 [1/1] 1.89ns
branch35:0  store i8 %src_kernel_win_1_val_1_0_2, i8* %src_kernel_win_1_val_1_0

ST_10: stg_651 [1/1] 1.70ns
branch35:3  store i8 %src_kernel_win_1_val_0_0_2, i8* %src_kernel_win_1_val_0_0

ST_10: stg_652 [1/1] 0.00ns
branch35:5  br label %bb85.1

ST_10: or_cond14 [1/1] 1.37ns
bb7.i505.preheader.1:10  %or_cond14 = and i1 %tmp_135_2_0_1_not, %tmp_136_1_0_1 ; <i1> [#uses=1]

ST_10: src_kernel_win_1_val_2_1_6 [1/1] 1.37ns
bb7.i505.preheader.1:11  %src_kernel_win_1_val_2_1_6 = select i1 %or_cond14, i8 %src_kernel_win_1_val_2_1_4, i8 %src_kernel_win_1_val_2_1_5 ; <i8> [#uses=2]

ST_10: src_kernel_win_2_val_0_0_8 [1/2] 2.39ns
bb81.preheader.2:2  %src_kernel_win_2_val_0_0_8 = load i8* %k_buf_2_val_1_addr_3, align 1 ; <i8> [#uses=3]

ST_10: src_kernel_win_2_val_1_0_6 [1/2] 2.39ns
bb81.preheader.2:4  %src_kernel_win_2_val_1_0_6 = load i8* %k_buf_2_val_2_addr_3, align 1 ; <i8> [#uses=3]

ST_10: right_border_buf_2_val_0_1_load_1 [1/1] 0.00ns
branch64:0  %right_border_buf_2_val_0_1_load_1 = load i8* %right_border_buf_2_val_0_1, align 1 ; <i8> [#uses=1]

ST_10: stg_658 [1/1] 1.89ns
branch64:1  store i8 %src_kernel_win_2_val_1_0_6, i8* %src_kernel_win_2_val_1_0

ST_10: stg_659 [1/1] 1.96ns
branch64:2  store i8 %right_border_buf_2_val_0_1_load_1, i8* %src_kernel_win_2_val_2_0

ST_10: stg_660 [1/1] 1.89ns
branch64:3  store i8 %src_kernel_win_2_val_0_0_8, i8* %src_kernel_win_2_val_0_0

ST_10: stg_661 [1/1] 0.00ns
branch64:4  br label %bb85.2

ST_10: right_border_buf_2_val_0_0_load_1 [1/1] 0.00ns
branch63:0  %right_border_buf_2_val_0_0_load_1 = load i8* %right_border_buf_2_val_0_0, align 1 ; <i8> [#uses=1]

ST_10: stg_663 [1/1] 1.89ns
branch63:1  store i8 %src_kernel_win_2_val_1_0_6, i8* %src_kernel_win_2_val_1_0

ST_10: stg_664 [1/1] 1.96ns
branch63:2  store i8 %right_border_buf_2_val_0_0_load_1, i8* %src_kernel_win_2_val_2_0

ST_10: stg_665 [1/1] 1.89ns
branch63:3  store i8 %src_kernel_win_2_val_0_0_8, i8* %src_kernel_win_2_val_0_0

ST_10: stg_666 [1/1] 0.00ns
branch63:4  br label %bb85.2

ST_10: right_border_buf_2_val_0_2_load_1 [1/1] 0.00ns
branch65:0  %right_border_buf_2_val_0_2_load_1 = load i8* %right_border_buf_2_val_0_2, align 1 ; <i8> [#uses=1]

ST_10: stg_668 [1/1] 1.89ns
branch65:1  store i8 %src_kernel_win_2_val_1_0_6, i8* %src_kernel_win_2_val_1_0

ST_10: stg_669 [1/1] 1.96ns
branch65:2  store i8 %right_border_buf_2_val_0_2_load_1, i8* %src_kernel_win_2_val_2_0

ST_10: stg_670 [1/1] 1.89ns
branch65:3  store i8 %src_kernel_win_2_val_0_0_8, i8* %src_kernel_win_2_val_0_0

ST_10: stg_671 [1/1] 0.00ns
branch65:4  br label %bb85.2

ST_10: src_kernel_win_2_val_0_0_2 [1/1] 1.37ns
bb29.preheader.2_ifconv:9  %src_kernel_win_2_val_0_0_2 = select i1 %sel_tmp5, i8 %k_buf_2_val_1_load, i8 %sel_tmp6 ; <i8> [#uses=3]

ST_10: src_kernel_win_2_val_1_0_2 [1/1] 1.37ns
bb29.preheader.2_ifconv:11  %src_kernel_win_2_val_1_0_2 = select i1 %sel_tmp1, i8 %k_buf_2_val_1_load, i8 %sel_tmp7 ; <i8> [#uses=3]

ST_10: stg_674 [1/1] 1.89ns
bb85.2.pre:0  store i8 %src_kernel_win_2_val_1_0_2, i8* %src_kernel_win_2_val_1_0

ST_10: stg_675 [1/1] 1.89ns
bb85.2.pre:2  store i8 %src_kernel_win_2_val_0_0_2, i8* %src_kernel_win_2_val_0_0

ST_10: stg_676 [1/1] 0.00ns
bb85.2.pre:5  br label %bb85.2

ST_10: stg_677 [1/1] 1.89ns
branch42:0  store i8 %src_kernel_win_2_val_1_0_2, i8* %src_kernel_win_2_val_1_0

ST_10: stg_678 [1/1] 1.89ns
branch42:2  store i8 %src_kernel_win_2_val_0_0_2, i8* %src_kernel_win_2_val_0_0

ST_10: stg_679 [1/1] 0.00ns
branch42:5  br label %bb85.2

ST_10: stg_680 [1/1] 1.89ns
branch44:0  store i8 %src_kernel_win_2_val_1_0_2, i8* %src_kernel_win_2_val_1_0

ST_10: stg_681 [1/1] 1.89ns
branch44:2  store i8 %src_kernel_win_2_val_0_0_2, i8* %src_kernel_win_2_val_0_0

ST_10: stg_682 [1/1] 0.00ns
branch44:5  br label %bb85.2

ST_10: or_cond23 [1/1] 1.37ns
bb7.i505.preheader.2:10  %or_cond23 = and i1 %tmp_135_2_0_1_not, %tmp_136_2_0_1 ; <i1> [#uses=1]

ST_10: src_kernel_win_2_val_2_1_6 [1/1] 1.37ns
bb7.i505.preheader.2:11  %src_kernel_win_2_val_2_1_6 = select i1 %or_cond23, i8 %src_kernel_win_2_val_2_1_4, i8 %src_kernel_win_2_val_2_1_5 ; <i8> [#uses=2]


 <State 11>: 3.37ns
ST_11: src_kernel_win_0_val_0_0_load [1/1] 0.00ns
bb7.i505.preheader.0:0  %src_kernel_win_0_val_0_0_load = load i8* %src_kernel_win_0_val_0_0 ; <i8> [#uses=2]

ST_11: src_kernel_win_0_val_1_0_load [1/1] 0.00ns
bb7.i505.preheader.0:2  %src_kernel_win_0_val_1_0_load = load i8* %src_kernel_win_0_val_1_0 ; <i8> [#uses=2]

ST_11: src_kernel_win_0_val_2_0_load [1/1] 0.00ns
bb7.i505.preheader.0:4  %src_kernel_win_0_val_2_0_load = load i8* %src_kernel_win_0_val_2_0 ; <i8> [#uses=2]

ST_11: tmp_136_0_0_2 [1/1] 2.00ns
bb7.i505.preheader.0:12  %tmp_136_0_0_2 = icmp ugt i8 %src_kernel_win_0_val_2_1_6, %src_kernel_win_0_val_2_0_load ; <i1> [#uses=1]

ST_11: or_cond6 [1/1] 1.37ns
bb7.i505.preheader.0:13  %or_cond6 = and i1 %tmp_135_2_0_2_not, %tmp_136_0_0_2 ; <i1> [#uses=1]

ST_11: src_kernel_win_1_val_0_0_load [1/1] 0.00ns
bb7.i505.preheader.1:0  %src_kernel_win_1_val_0_0_load = load i8* %src_kernel_win_1_val_0_0 ; <i8> [#uses=2]

ST_11: src_kernel_win_1_val_2_0_load [1/1] 0.00ns
bb7.i505.preheader.1:2  %src_kernel_win_1_val_2_0_load = load i8* %src_kernel_win_1_val_2_0 ; <i8> [#uses=2]

ST_11: src_kernel_win_1_val_1_0_load [1/1] 0.00ns
bb7.i505.preheader.1:3  %src_kernel_win_1_val_1_0_load = load i8* %src_kernel_win_1_val_1_0 ; <i8> [#uses=2]

ST_11: tmp_136_1_0_2 [1/1] 2.00ns
bb7.i505.preheader.1:12  %tmp_136_1_0_2 = icmp ugt i8 %src_kernel_win_1_val_2_1_6, %src_kernel_win_1_val_2_0_load ; <i1> [#uses=1]

ST_11: or_cond15 [1/1] 1.37ns
bb7.i505.preheader.1:13  %or_cond15 = and i1 %tmp_135_2_0_2_not, %tmp_136_1_0_2 ; <i1> [#uses=1]

ST_11: src_kernel_win_2_val_0_0_load [1/1] 0.00ns
bb7.i505.preheader.2:0  %src_kernel_win_2_val_0_0_load = load i8* %src_kernel_win_2_val_0_0 ; <i8> [#uses=2]

ST_11: src_kernel_win_2_val_2_0_load [1/1] 0.00ns
bb7.i505.preheader.2:3  %src_kernel_win_2_val_2_0_load = load i8* %src_kernel_win_2_val_2_0 ; <i8> [#uses=2]

ST_11: src_kernel_win_2_val_1_0_load [1/1] 0.00ns
bb7.i505.preheader.2:4  %src_kernel_win_2_val_1_0_load = load i8* %src_kernel_win_2_val_1_0 ; <i8> [#uses=2]

ST_11: tmp_136_2_0_2 [1/1] 2.00ns
bb7.i505.preheader.2:12  %tmp_136_2_0_2 = icmp ugt i8 %src_kernel_win_2_val_2_1_6, %src_kernel_win_2_val_2_0_load ; <i1> [#uses=1]

ST_11: or_cond24 [1/1] 1.37ns
bb7.i505.preheader.2:13  %or_cond24 = and i1 %tmp_135_2_0_2_not, %tmp_136_2_0_2 ; <i1> [#uses=1]


 <State 12>: 3.37ns
ST_12: src_kernel_win_0_val_1_1_load [1/1] 0.00ns
bb7.i505.preheader.0:3  %src_kernel_win_0_val_1_1_load = load i8* %src_kernel_win_0_val_1_1 ; <i8> [#uses=2]

ST_12: src_kernel_win_0_val_2_0_5 [1/1] 1.37ns
bb7.i505.preheader.0:14  %src_kernel_win_0_val_2_0_5 = select i1 %or_cond6, i8 %src_kernel_win_0_val_2_0_load, i8 %src_kernel_win_0_val_2_1_6 ; <i8> [#uses=2]

ST_12: tmp_136_0_1 [1/1] 2.00ns
bb7.i505.preheader.0:15  %tmp_136_0_1 = icmp ugt i8 %src_kernel_win_0_val_2_0_5, %src_kernel_win_0_val_1_1_load ; <i1> [#uses=1]

ST_12: src_kernel_win_1_val_1_1_load [1/1] 0.00ns
bb7.i505.preheader.1:4  %src_kernel_win_1_val_1_1_load = load i8* %src_kernel_win_1_val_1_1 ; <i8> [#uses=2]

ST_12: src_kernel_win_1_val_2_0_5 [1/1] 1.37ns
bb7.i505.preheader.1:14  %src_kernel_win_1_val_2_0_5 = select i1 %or_cond15, i8 %src_kernel_win_1_val_2_0_load, i8 %src_kernel_win_1_val_2_1_6 ; <i8> [#uses=2]

ST_12: tmp_136_1_1 [1/1] 2.00ns
bb7.i505.preheader.1:15  %tmp_136_1_1 = icmp ugt i8 %src_kernel_win_1_val_2_0_5, %src_kernel_win_1_val_1_1_load ; <i1> [#uses=1]

ST_12: src_kernel_win_2_val_1_1_load [1/1] 0.00ns
bb7.i505.preheader.2:5  %src_kernel_win_2_val_1_1_load = load i8* %src_kernel_win_2_val_1_1 ; <i8> [#uses=2]

ST_12: src_kernel_win_2_val_2_0_5 [1/1] 1.37ns
bb7.i505.preheader.2:14  %src_kernel_win_2_val_2_0_5 = select i1 %or_cond24, i8 %src_kernel_win_2_val_2_0_load, i8 %src_kernel_win_2_val_2_1_6 ; <i8> [#uses=2]

ST_12: tmp_136_2_1 [1/1] 2.00ns
bb7.i505.preheader.2:15  %tmp_136_2_1 = icmp ugt i8 %src_kernel_win_2_val_2_0_5, %src_kernel_win_2_val_1_1_load ; <i1> [#uses=1]

ST_12: stg_709 [1/1] 0.00ns
bb99.2:1  store i8 %src_kernel_win_2_val_1_1_4, i8* %src_kernel_win_2_val_1_1

ST_12: stg_710 [1/1] 0.00ns
bb99.2:5  store i8 %src_kernel_win_1_val_1_1_4, i8* %src_kernel_win_1_val_1_1

ST_12: stg_711 [1/1] 0.00ns
bb99.2:8  store i8 %src_kernel_win_0_val_1_1_4, i8* %src_kernel_win_0_val_1_1


 <State 13>: 2.74ns
ST_13: or_cond7 [1/1] 1.37ns
bb7.i505.preheader.0:16  %or_cond7 = and i1 %tmp_135_2_1_0_not, %tmp_136_0_1 ; <i1> [#uses=1]

ST_13: src_kernel_win_0_val_1_1_5 [1/1] 1.37ns
bb7.i505.preheader.0:17  %src_kernel_win_0_val_1_1_5 = select i1 %or_cond7, i8 %src_kernel_win_0_val_1_1_load, i8 %src_kernel_win_0_val_2_0_5 ; <i8> [#uses=2]

ST_13: or_cond16 [1/1] 1.37ns
bb7.i505.preheader.1:16  %or_cond16 = and i1 %tmp_135_2_1_0_not, %tmp_136_1_1 ; <i1> [#uses=1]

ST_13: src_kernel_win_1_val_1_1_5 [1/1] 1.37ns
bb7.i505.preheader.1:17  %src_kernel_win_1_val_1_1_5 = select i1 %or_cond16, i8 %src_kernel_win_1_val_1_1_load, i8 %src_kernel_win_1_val_2_0_5 ; <i8> [#uses=2]

ST_13: or_cond25 [1/1] 1.37ns
bb7.i505.preheader.2:16  %or_cond25 = and i1 %tmp_135_2_1_0_not, %tmp_136_2_1 ; <i1> [#uses=1]

ST_13: src_kernel_win_2_val_1_1_5 [1/1] 1.37ns
bb7.i505.preheader.2:17  %src_kernel_win_2_val_1_1_5 = select i1 %or_cond25, i8 %src_kernel_win_2_val_1_1_load, i8 %src_kernel_win_2_val_2_0_5 ; <i8> [#uses=2]


 <State 14>: 3.37ns
ST_14: tmp_136_0_1_1 [1/1] 2.00ns
bb7.i505.preheader.0:18  %tmp_136_0_1_1 = icmp ugt i8 %src_kernel_win_0_val_1_1_5, %src_kernel_win_0_val_1_1_4 ; <i1> [#uses=1]

ST_14: or_cond8 [1/1] 1.37ns
bb7.i505.preheader.0:19  %or_cond8 = and i1 %tmp_135_2_1_1_not, %tmp_136_0_1_1 ; <i1> [#uses=1]

ST_14: tmp_136_1_1_1 [1/1] 2.00ns
bb7.i505.preheader.1:18  %tmp_136_1_1_1 = icmp ugt i8 %src_kernel_win_1_val_1_1_5, %src_kernel_win_1_val_1_1_4 ; <i1> [#uses=1]

ST_14: or_cond17 [1/1] 1.37ns
bb7.i505.preheader.1:19  %or_cond17 = and i1 %tmp_135_2_1_1_not, %tmp_136_1_1_1 ; <i1> [#uses=1]

ST_14: tmp_136_2_1_1 [1/1] 2.00ns
bb7.i505.preheader.2:18  %tmp_136_2_1_1 = icmp ugt i8 %src_kernel_win_2_val_1_1_5, %src_kernel_win_2_val_1_1_4 ; <i1> [#uses=1]

ST_14: or_cond26 [1/1] 1.37ns
bb7.i505.preheader.2:19  %or_cond26 = and i1 %tmp_135_2_1_1_not, %tmp_136_2_1_1 ; <i1> [#uses=1]


 <State 15>: 3.37ns
ST_15: src_kernel_win_0_val_1_1_6 [1/1] 1.37ns
bb7.i505.preheader.0:20  %src_kernel_win_0_val_1_1_6 = select i1 %or_cond8, i8 %src_kernel_win_0_val_1_1_4, i8 %src_kernel_win_0_val_1_1_5 ; <i8> [#uses=2]

ST_15: tmp_136_0_1_2 [1/1] 2.00ns
bb7.i505.preheader.0:21  %tmp_136_0_1_2 = icmp ugt i8 %src_kernel_win_0_val_1_1_6, %src_kernel_win_0_val_1_0_load ; <i1> [#uses=1]

ST_15: src_kernel_win_1_val_1_1_6 [1/1] 1.37ns
bb7.i505.preheader.1:20  %src_kernel_win_1_val_1_1_6 = select i1 %or_cond17, i8 %src_kernel_win_1_val_1_1_4, i8 %src_kernel_win_1_val_1_1_5 ; <i8> [#uses=2]

ST_15: tmp_136_1_1_2 [1/1] 2.00ns
bb7.i505.preheader.1:21  %tmp_136_1_1_2 = icmp ugt i8 %src_kernel_win_1_val_1_1_6, %src_kernel_win_1_val_1_0_load ; <i1> [#uses=1]

ST_15: src_kernel_win_2_val_1_1_6 [1/1] 1.37ns
bb7.i505.preheader.2:20  %src_kernel_win_2_val_1_1_6 = select i1 %or_cond26, i8 %src_kernel_win_2_val_1_1_4, i8 %src_kernel_win_2_val_1_1_5 ; <i8> [#uses=2]

ST_15: tmp_136_2_1_2 [1/1] 2.00ns
bb7.i505.preheader.2:21  %tmp_136_2_1_2 = icmp ugt i8 %src_kernel_win_2_val_1_1_6, %src_kernel_win_2_val_1_0_load ; <i1> [#uses=1]


 <State 16>: 2.74ns
ST_16: or_cond9 [1/1] 1.37ns
bb7.i505.preheader.0:22  %or_cond9 = and i1 %tmp_135_2_1_2_not, %tmp_136_0_1_2 ; <i1> [#uses=1]

ST_16: src_kernel_win_0_val_1_0_10 [1/1] 1.37ns
bb7.i505.preheader.0:23  %src_kernel_win_0_val_1_0_10 = select i1 %or_cond9, i8 %src_kernel_win_0_val_1_0_load, i8 %src_kernel_win_0_val_1_1_6 ; <i8> [#uses=2]

ST_16: or_cond18 [1/1] 1.37ns
bb7.i505.preheader.1:22  %or_cond18 = and i1 %tmp_135_2_1_2_not, %tmp_136_1_1_2 ; <i1> [#uses=1]

ST_16: src_kernel_win_1_val_1_0_8 [1/1] 1.37ns
bb7.i505.preheader.1:23  %src_kernel_win_1_val_1_0_8 = select i1 %or_cond18, i8 %src_kernel_win_1_val_1_0_load, i8 %src_kernel_win_1_val_1_1_6 ; <i8> [#uses=2]

ST_16: or_cond27 [1/1] 1.37ns
bb7.i505.preheader.2:22  %or_cond27 = and i1 %tmp_135_2_1_2_not, %tmp_136_2_1_2 ; <i1> [#uses=1]

ST_16: src_kernel_win_2_val_1_0_8 [1/1] 1.37ns
bb7.i505.preheader.2:23  %src_kernel_win_2_val_1_0_8 = select i1 %or_cond27, i8 %src_kernel_win_2_val_1_0_load, i8 %src_kernel_win_2_val_1_1_6 ; <i8> [#uses=2]


 <State 17>: 3.37ns
ST_17: src_kernel_win_0_val_0_1_load [1/1] 0.00ns
bb7.i505.preheader.0:1  %src_kernel_win_0_val_0_1_load = load i8* %src_kernel_win_0_val_0_1 ; <i8> [#uses=2]

ST_17: tmp_136_0_2 [1/1] 2.00ns
bb7.i505.preheader.0:24  %tmp_136_0_2 = icmp ugt i8 %src_kernel_win_0_val_1_0_10, %src_kernel_win_0_val_0_1_load ; <i1> [#uses=1]

ST_17: or_cond10 [1/1] 1.37ns
bb7.i505.preheader.0:25  %or_cond10 = and i1 %tmp_135_2_2_0_not, %tmp_136_0_2 ; <i1> [#uses=1]

ST_17: src_kernel_win_1_val_0_1_load [1/1] 0.00ns
bb7.i505.preheader.1:1  %src_kernel_win_1_val_0_1_load = load i8* %src_kernel_win_1_val_0_1 ; <i8> [#uses=2]

ST_17: tmp_136_1_2 [1/1] 2.00ns
bb7.i505.preheader.1:24  %tmp_136_1_2 = icmp ugt i8 %src_kernel_win_1_val_1_0_8, %src_kernel_win_1_val_0_1_load ; <i1> [#uses=1]

ST_17: or_cond19 [1/1] 1.37ns
bb7.i505.preheader.1:25  %or_cond19 = and i1 %tmp_135_2_2_0_not, %tmp_136_1_2 ; <i1> [#uses=1]

ST_17: src_kernel_win_2_val_0_1_load [1/1] 0.00ns
bb7.i505.preheader.2:1  %src_kernel_win_2_val_0_1_load = load i8* %src_kernel_win_2_val_0_1 ; <i8> [#uses=2]

ST_17: tmp_136_2_2 [1/1] 2.00ns
bb7.i505.preheader.2:24  %tmp_136_2_2 = icmp ugt i8 %src_kernel_win_2_val_1_0_8, %src_kernel_win_2_val_0_1_load ; <i1> [#uses=1]

ST_17: or_cond28 [1/1] 1.37ns
bb7.i505.preheader.2:25  %or_cond28 = and i1 %tmp_135_2_2_0_not, %tmp_136_2_2 ; <i1> [#uses=1]

ST_17: empty_74 [1/1] 0.00ns
bb99.2:0  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_4) ; <i32> [#uses=0]

ST_17: stg_746 [1/1] 0.00ns
bb99.2:3  store i8 %src_kernel_win_2_val_0_1_4, i8* %src_kernel_win_2_val_0_1

ST_17: stg_747 [1/1] 0.00ns
bb99.2:6  store i8 %src_kernel_win_1_val_0_1_4, i8* %src_kernel_win_1_val_0_1

ST_17: stg_748 [1/1] 0.00ns
bb99.2:9  store i8 %src_kernel_win_0_val_0_1_4, i8* %src_kernel_win_0_val_0_1

ST_17: stg_749 [1/1] 0.00ns
bb99.2:10  br label %bb103


 <State 18>: 3.37ns
ST_18: src_kernel_win_0_val_0_1_5 [1/1] 1.37ns
bb7.i505.preheader.0:26  %src_kernel_win_0_val_0_1_5 = select i1 %or_cond10, i8 %src_kernel_win_0_val_0_1_load, i8 %src_kernel_win_0_val_1_0_10 ; <i8> [#uses=2]

ST_18: tmp_136_0_2_1 [1/1] 2.00ns
bb7.i505.preheader.0:27  %tmp_136_0_2_1 = icmp ugt i8 %src_kernel_win_0_val_0_1_5, %src_kernel_win_0_val_0_1_4 ; <i1> [#uses=1]

ST_18: src_kernel_win_1_val_0_1_5 [1/1] 1.37ns
bb7.i505.preheader.1:26  %src_kernel_win_1_val_0_1_5 = select i1 %or_cond19, i8 %src_kernel_win_1_val_0_1_load, i8 %src_kernel_win_1_val_1_0_8 ; <i8> [#uses=2]

ST_18: tmp_136_1_2_1 [1/1] 2.00ns
bb7.i505.preheader.1:27  %tmp_136_1_2_1 = icmp ugt i8 %src_kernel_win_1_val_0_1_5, %src_kernel_win_1_val_0_1_4 ; <i1> [#uses=1]

ST_18: src_kernel_win_2_val_0_1_5 [1/1] 1.37ns
bb7.i505.preheader.2:26  %src_kernel_win_2_val_0_1_5 = select i1 %or_cond28, i8 %src_kernel_win_2_val_0_1_load, i8 %src_kernel_win_2_val_1_0_8 ; <i8> [#uses=2]

ST_18: tmp_136_2_2_1 [1/1] 2.00ns
bb7.i505.preheader.2:27  %tmp_136_2_2_1 = icmp ugt i8 %src_kernel_win_2_val_0_1_5, %src_kernel_win_2_val_0_1_4 ; <i1> [#uses=1]


 <State 19>: 2.74ns
ST_19: or_cond11 [1/1] 1.37ns
bb7.i505.preheader.0:28  %or_cond11 = and i1 %tmp_135_2_2_1_not, %tmp_136_0_2_1 ; <i1> [#uses=1]

ST_19: src_kernel_win_0_val_0_1_6 [1/1] 1.37ns
bb7.i505.preheader.0:29  %src_kernel_win_0_val_0_1_6 = select i1 %or_cond11, i8 %src_kernel_win_0_val_0_1_4, i8 %src_kernel_win_0_val_0_1_5 ; <i8> [#uses=2]

ST_19: or_cond20 [1/1] 1.37ns
bb7.i505.preheader.1:28  %or_cond20 = and i1 %tmp_135_2_2_1_not, %tmp_136_1_2_1 ; <i1> [#uses=1]

ST_19: src_kernel_win_1_val_0_1_6 [1/1] 1.37ns
bb7.i505.preheader.1:29  %src_kernel_win_1_val_0_1_6 = select i1 %or_cond20, i8 %src_kernel_win_1_val_0_1_4, i8 %src_kernel_win_1_val_0_1_5 ; <i8> [#uses=2]

ST_19: or_cond29 [1/1] 1.37ns
bb7.i505.preheader.2:28  %or_cond29 = and i1 %tmp_135_2_2_1_not, %tmp_136_2_2_1 ; <i1> [#uses=1]

ST_19: src_kernel_win_2_val_0_1_6 [1/1] 1.37ns
bb7.i505.preheader.2:29  %src_kernel_win_2_val_0_1_6 = select i1 %or_cond29, i8 %src_kernel_win_2_val_0_1_4, i8 %src_kernel_win_2_val_0_1_5 ; <i8> [#uses=2]


 <State 20>: 3.37ns
ST_20: tmp_136_0_2_2 [1/1] 2.00ns
bb7.i505.preheader.0:30  %tmp_136_0_2_2 = icmp ugt i8 %src_kernel_win_0_val_0_1_6, %src_kernel_win_0_val_0_0_load ; <i1> [#uses=1]

ST_20: or_cond12 [1/1] 1.37ns
bb7.i505.preheader.0:31  %or_cond12 = and i1 %tmp_135_2_2_2_not, %tmp_136_0_2_2 ; <i1> [#uses=1]

ST_20: tmp_136_1_2_2 [1/1] 2.00ns
bb7.i505.preheader.1:30  %tmp_136_1_2_2 = icmp ugt i8 %src_kernel_win_1_val_0_1_6, %src_kernel_win_1_val_0_0_load ; <i1> [#uses=1]

ST_20: or_cond21 [1/1] 1.37ns
bb7.i505.preheader.1:31  %or_cond21 = and i1 %tmp_135_2_2_2_not, %tmp_136_1_2_2 ; <i1> [#uses=1]

ST_20: tmp_136_2_2_2 [1/1] 2.00ns
bb7.i505.preheader.2:30  %tmp_136_2_2_2 = icmp ugt i8 %src_kernel_win_2_val_0_1_6, %src_kernel_win_2_val_0_0_load ; <i1> [#uses=1]

ST_20: or_cond30 [1/1] 1.37ns
bb7.i505.preheader.2:31  %or_cond30 = and i1 %tmp_135_2_2_2_not, %tmp_136_2_2_2 ; <i1> [#uses=1]


 <State 21>: 3.07ns
ST_21: src_kernel_win_0_val_0_0_11 [1/1] 1.37ns
bb7.i505.preheader.0:32  %src_kernel_win_0_val_0_0_11 = select i1 %or_cond12, i8 %src_kernel_win_0_val_0_0_load, i8 %src_kernel_win_0_val_0_1_6 ; <i8> [#uses=1]

ST_21: stg_769 [1/1] 1.70ns
bb7.i505.preheader.0:33  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %src_kernel_win_0_val_0_0_11)

ST_21: stg_770 [1/1] 0.00ns
bb7.i505.preheader.0:34  br label %bb99.0_ifconv

ST_21: src_kernel_win_1_val_0_0_11 [1/1] 1.37ns
bb7.i505.preheader.1:32  %src_kernel_win_1_val_0_0_11 = select i1 %or_cond21, i8 %src_kernel_win_1_val_0_0_load, i8 %src_kernel_win_1_val_0_1_6 ; <i8> [#uses=1]

ST_21: stg_772 [1/1] 1.70ns
bb7.i505.preheader.1:33  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %src_kernel_win_1_val_0_0_11)

ST_21: stg_773 [1/1] 0.00ns
bb7.i505.preheader.1:34  br label %bb99.1_ifconv

ST_21: src_kernel_win_2_val_0_0_10 [1/1] 1.37ns
bb7.i505.preheader.2:32  %src_kernel_win_2_val_0_0_10 = select i1 %or_cond30, i8 %src_kernel_win_2_val_0_0_load, i8 %src_kernel_win_2_val_0_1_6 ; <i8> [#uses=1]

ST_21: stg_775 [1/1] 1.70ns
bb7.i505.preheader.2:33  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %src_kernel_win_2_val_0_0_10)

ST_21: stg_776 [1/1] 0.00ns
bb7.i505.preheader.2:34  br label %bb99.2


 <State 22>: 0.00ns
ST_22: empty_75 [1/1] 0.00ns
bb104:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp) ; <i32> [#uses=0]

ST_22: stg_778 [1/1] 0.00ns
bb104:1  br label %bb106



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
