<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64CallingConvention.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64CallingConvention.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64CallingConvention_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//=== AArch64CallingConvention.cpp - AArch64 CC impl ------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the table-generated and custom routines for the AArch64</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// Calling Convention.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64CallingConvention_8h.html">AArch64CallingConvention.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a3a52bb93ebef29f32b7b50a6d22820cd">   23</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#a3a52bb93ebef29f32b7b50a6d22820cd">XRegList</a>[] = {AArch64::X0, AArch64::X1, AArch64::X2,</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;                                     AArch64::X3, AArch64::X4, AArch64::X5,</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;                                     AArch64::X6, AArch64::X7};</div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a89f578c8a00e8791b49f67a4bbf31d75">   26</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#a89f578c8a00e8791b49f67a4bbf31d75">HRegList</a>[] = {AArch64::H0, AArch64::H1, AArch64::H2,</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;                                     AArch64::H3, AArch64::H4, AArch64::H5,</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;                                     AArch64::H6, AArch64::H7};</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a5e8ea691a96ed564d69d8484a2814f04">   29</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#a5e8ea691a96ed564d69d8484a2814f04">SRegList</a>[] = {AArch64::S0, AArch64::S1, AArch64::S2,</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                                     AArch64::S3, AArch64::S4, AArch64::S5,</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                                     AArch64::S6, AArch64::S7};</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a747404a7467b628266a19d10fd43733e">   32</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#a747404a7467b628266a19d10fd43733e">DRegList</a>[] = {AArch64::D0, AArch64::D1, AArch64::D2,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                     AArch64::D3, AArch64::D4, AArch64::D5,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                                     AArch64::D6, AArch64::D7};</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#ad01ca71e7ac4d40890239c90f14d64cb">   35</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#ad01ca71e7ac4d40890239c90f14d64cb">QRegList</a>[] = {AArch64::Q0, AArch64::Q1, AArch64::Q2,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                                     AArch64::Q3, AArch64::Q4, AArch64::Q5,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                                     AArch64::Q6, AArch64::Q7};</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a6d9455506f62c6bdbe19e65352e6c700">   38</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="AArch64CallingConvention_8cpp.html#a6d9455506f62c6bdbe19e65352e6c700">ZRegList</a>[] = {AArch64::Z0, AArch64::Z1, AArch64::Z2,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                     AArch64::Z3, AArch64::Z4, AArch64::Z5,</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                     AArch64::Z6, AArch64::Z7};</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a0d6af68066457ccc3a8ddcd68d142853">   42</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64CallingConvention_8cpp.html#a0d6af68066457ccc3a8ddcd68d142853">finishStackBlock</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                             <a class="code" href="classllvm_1_1MVT.html">MVT</a> LocVT, <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                             <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State, <a class="code" href="structllvm_1_1Align.html">Align</a> SlotAlign) {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>()) {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        State.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>());</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> *TLI = Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#aa4c9f6d9092cf5ca3819973f4b297050">getTargetLowering</a>();</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="comment">// We are about to reinvoke the CCAssignFn auto-generated handler. If we</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">// don&#39;t unset these flags we will get stuck in an infinite loop forever</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">// invoking the custom handler.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a2004d6a7f4b9ac8d4e101eea3e52b33a">setInConsecutiveRegs</a>(<span class="keyword">false</span>);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#adc87904b6600bb0300ec0e0c532c86c7">setInConsecutiveRegsLast</a>(<span class="keyword">false</span>);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">// The calling convention for passing SVE tuples states that in the event</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">// we cannot allocate enough registers for the tuple we should still leave</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">// any remaining registers unallocated. However, when we call the</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">// CCAssignFn again we want it to behave as if all remaining registers are</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="comment">// allocated. This will force the code to pass the tuple indirectly in</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">// accordance with the PCS.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordtype">bool</span> RegsAllocated[8];</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 8; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      RegsAllocated[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = State.<a class="code" href="classllvm_1_1CCState.html#ae175b31af8d3499f652b5658c385af9c">isAllocated</a>(<a class="code" href="AArch64CallingConvention_8cpp.html#a6d9455506f62c6bdbe19e65352e6c700">ZRegList</a>[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(<a class="code" href="AArch64CallingConvention_8cpp.html#a6d9455506f62c6bdbe19e65352e6c700">ZRegList</a>[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    }</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keyword">auto</span> &amp;It = PendingMembers[0];</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn =</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        TLI-&gt;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(State.<a class="code" href="classllvm_1_1CCState.html#a4e201266185ffeb8817158fc53837007">getCallingConv</a>(), <span class="comment">/*IsVarArg=*/</span><span class="keyword">false</span>);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">if</span> (AssignFn(It.getValNo(), It.getValVT(), It.getValVT(), <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                 ArgFlags, State))</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Call operand has unhandled type&quot;</span>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">// Return the flags to how they were before.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a2004d6a7f4b9ac8d4e101eea3e52b33a">setInConsecutiveRegs</a>(<span class="keyword">true</span>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#adc87904b6600bb0300ec0e0c532c86c7">setInConsecutiveRegsLast</a>(<span class="keyword">true</span>);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">// Return the register state back to how it was before, leaving any</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="comment">// unallocated registers available for other smaller types.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 8; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++)</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="keywordflow">if</span> (!RegsAllocated[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>])</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        State.<a class="code" href="classllvm_1_1CCState.html#aa38e3d08d83d51968909ce4650414015">DeallocateReg</a>(<a class="code" href="AArch64CallingConvention_8cpp.html#a6d9455506f62c6bdbe19e65352e6c700">ZRegList</a>[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">// All pending members have now been allocated</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    PendingMembers.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  }</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">unsigned</span> Size = LocVT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() / 8;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;It : PendingMembers) {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    It.convertToMem(State.<a class="code" href="classllvm_1_1CCState.html#a49f7cd98bc3959aa2efce96cb5cfcf56">AllocateStack</a>(Size, SlotAlign));</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(It);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    SlotAlign = <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(1);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  }</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// All pending members have now been allocated</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  PendingMembers.clear();</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;}</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/// The Darwin variadic PCS places anonymous arguments in 8-byte stack slots. An</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/// [N x Ty] type must still be contiguous in memory though.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#af3f5f44efd30903d2316ec3e8f20cda3">  104</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64CallingConvention_8cpp.html#af3f5f44efd30903d2316ec3e8f20cda3">CC_AArch64_Custom_Stack_Block</a>(</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT, <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers = State.<a class="code" href="classllvm_1_1CCState.html#ac03dda6ebdb31bf9d7470e799f286d5f">getPendingLocs</a>();</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// Add the argument to the list to be allocated once we know the size of the</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// block.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  PendingMembers.push_back(</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <a class="code" href="classllvm_1_1CCValAssign.html#a1022d05ab2d1337a97addf0ea4678fed">CCValAssign::getPending</a>(ValNo, ValVT, LocVT, LocInfo));</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">if</span> (!ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abb4b62c28d4a4aab9269cd62b1b3e094">isInConsecutiveRegsLast</a>())</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64CallingConvention_8cpp.html#a0d6af68066457ccc3a8ddcd68d142853">finishStackBlock</a>(PendingMembers, LocVT, ArgFlags, State, <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(8));</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/// Given an [N x Ty] block, it should be passed in a consecutive sequence of</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/// registers. If no such sequence is available, mark the rest of the registers</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/// of that type as used and place the argument on the stack.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="AArch64CallingConvention_8cpp.html#a631b12e0c91c3249444afcf60f3f538c">  123</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64CallingConvention_8cpp.html#a631b12e0c91c3249444afcf60f3f538c">CC_AArch64_Custom_Block</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                    <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                    <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;Subtarget = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>());</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordtype">bool</span> IsDarwinILP32 = Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">isTargetILP32</a>() &amp;&amp; Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>();</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">// Try to allocate a contiguous block of registers, each of the correct</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// size to hold one member.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> RegList;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> || (IsDarwinILP32 &amp;&amp; LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>))</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#a3a52bb93ebef29f32b7b50a6d22820cd">XRegList</a>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#a89f578c8a00e8791b49f67a4bbf31d75">HRegList</a>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || LocVT.<a class="code" href="classllvm_1_1MVT.html#a4f3047f07ed3863b0b1ef4d5cb8c61e7">is32BitVector</a>())</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#a5e8ea691a96ed564d69d8484a2814f04">SRegList</a>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> || LocVT.<a class="code" href="classllvm_1_1MVT.html#af3624c7c6830c842d120434c17d1c846">is64BitVector</a>())</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#a747404a7467b628266a19d10fd43733e">DRegList</a>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a> || LocVT.<a class="code" href="classllvm_1_1MVT.html#a0c1ae89f2c2765a979f999ecdc11304c">is128BitVector</a>())</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#ad01ca71e7ac4d40890239c90f14d64cb">QRegList</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LocVT.<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>())</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    RegList = <a class="code" href="AArch64CallingConvention_8cpp.html#a6d9455506f62c6bdbe19e65352e6c700">ZRegList</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="comment">// Not an array we want to split up after all.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  }</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers = State.<a class="code" href="classllvm_1_1CCState.html#ac03dda6ebdb31bf9d7470e799f286d5f">getPendingLocs</a>();</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// Add the argument to the list to be allocated once we know the size of the</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// block.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  PendingMembers.push_back(</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <a class="code" href="classllvm_1_1CCValAssign.html#a1022d05ab2d1337a97addf0ea4678fed">CCValAssign::getPending</a>(ValNo, ValVT, LocVT, LocInfo));</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">if</span> (!ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abb4b62c28d4a4aab9269cd62b1b3e094">isInConsecutiveRegsLast</a>())</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// [N x i32] arguments get packed into x-registers on Darwin&#39;s arm64_32</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// because that&#39;s how the armv7k Clang front-end emits small structs.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordtype">unsigned</span> EltsPerReg = (IsDarwinILP32 &amp;&amp; LocVT.<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? 2 : 1;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordtype">unsigned</span> RegResult = State.<a class="code" href="classllvm_1_1CCState.html#a717259a385ebd8ea60847185374e2e18">AllocateRegBlock</a>(</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      RegList, <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(PendingMembers.size(), EltsPerReg) / EltsPerReg);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">if</span> (RegResult &amp;&amp; EltsPerReg == 1) {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;It : PendingMembers) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      It.convertToReg(RegResult);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(It);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      ++RegResult;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    }</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    PendingMembers.clear();</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegResult) {</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltsPerReg == 2 &amp;&amp; <span class="stringliteral">&quot;unexpected ABI&quot;</span>);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordtype">bool</span> UseHigh = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;It : PendingMembers) {</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = UseHigh ? <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a">CCValAssign::AExtUpper</a> : <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code" href="classllvm_1_1CCValAssign.html#a3c00dfb3a758c1e0aba69c59299cd483">CCValAssign::getReg</a>(It.getValNo(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, RegResult,</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>));</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      UseHigh = !UseHigh;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="keywordflow">if</span> (!UseHigh)</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        ++RegResult;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    PendingMembers.clear();</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  }</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">if</span> (!LocVT.<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>()) {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">// Mark all regs in the class as unavailable</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : RegList)</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  }</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1Align.html">Align</a> <a class="code" href="namespacellvm_1_1RISCVAttrs.html#aa0758ad4201d85aef168792c57ef6379">StackAlign</a> =</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#a852b1e6f23911034e69dba1548b0b377">getStackAlignment</a>();</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1Align.html">Align</a> MemAlign = ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac619410078d3e34fcaeb34cb01cb3072">getNonZeroMemAlign</a>();</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="structllvm_1_1Align.html">Align</a> SlotAlign = <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(MemAlign, <a class="code" href="namespacellvm_1_1RISCVAttrs.html#aa0758ad4201d85aef168792c57ef6379">StackAlign</a>);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">if</span> (!Subtarget.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">isTargetDarwin</a>())</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    SlotAlign = <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(SlotAlign, <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(8));</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64CallingConvention_8cpp.html#a0d6af68066457ccc3a8ddcd68d142853">finishStackBlock</a>(PendingMembers, LocVT, ArgFlags, State, SlotAlign);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// TableGen provides definitions of the calling convention analysis entry</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// points.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#include &quot;AArch64GenCallingConv.inc&quot;</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00155">Alignment.h:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">llvm::CCValAssign::ZExt</a></div><div class="ttdeci">@ ZExt</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00036">CallingConvLower.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVAttrs_html_aa0758ad4201d85aef168792c57ef6379"><div class="ttname"><a href="namespacellvm_1_1RISCVAttrs.html#aa0758ad4201d85aef168792c57ef6379">llvm::RISCVAttrs::StackAlign</a></div><div class="ttdeci">StackAlign</div><div class="ttdef"><b>Definition:</b> <a href="RISCVAttributes_8h_source.html#l00037">RISCVAttributes.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aAArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">llvm::CCValAssign::Full</a></div><div class="ttdeci">@ Full</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00034">CallingConvLower.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00168">CallingConvLower.h:168</a></div></div>
<div class="ttc" id="aAArch64CallingConvention_8cpp_html_a747404a7467b628266a19d10fd43733e"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a747404a7467b628266a19d10fd43733e">DRegList</a></div><div class="ttdeci">static const MCPhysReg DRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00032">AArch64CallingConvention.cpp:32</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_abb4b62c28d4a4aab9269cd62b1b3e094"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abb4b62c28d4a4aab9269cd62b1b3e094">llvm::ISD::ArgFlagsTy::isInConsecutiveRegsLast</a></div><div class="ttdeci">bool isInConsecutiveRegsLast() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00127">TargetCallingConv.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_af04b635419bda8cbc4fe1f056b160f8d"><div class="ttname"><a href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">llvm::CCState::addLoc</a></div><div class="ttdeci">void addLoc(const CCValAssign &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00230">CallingConvLower.h:230</a></div></div>
<div class="ttc" id="aAArch64CallingConvention_8cpp_html_a0d6af68066457ccc3a8ddcd68d142853"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a0d6af68066457ccc3a8ddcd68d142853">finishStackBlock</a></div><div class="ttdeci">static bool finishStackBlock(SmallVectorImpl&lt; CCValAssign &gt; &amp;PendingMembers, MVT LocVT, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State, Align SlotAlign)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00042">AArch64CallingConvention.cpp:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_a4d2e6b50d2d120966b45253b1ad825b4"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">llvm::AArch64Subtarget::isTargetDarwin</a></div><div class="ttdeci">bool isTargetDarwin() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00261">AArch64Subtarget.h:261</a></div></div>
<div class="ttc" id="aAArch64CallingConvention_8cpp_html_ad01ca71e7ac4d40890239c90f14d64cb"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#ad01ca71e7ac4d40890239c90f14d64cb">QRegList</a></div><div class="ttdeci">static const MCPhysReg QRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00035">AArch64CallingConvention.cpp:35</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a2c5878b16454ce5911fc9d043e1fee9c"><div class="ttname"><a href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">llvm::CCState::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00235">CallingConvLower.h:235</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a1022d05ab2d1337a97addf0ea4678fed"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a1022d05ab2d1337a97addf0ea4678fed">llvm::CCValAssign::getPending</a></div><div class="ttdeci">static CCValAssign getPending(unsigned ValNo, MVT ValVT, MVT LocVT, LocInfo HTP, unsigned ExtraInfo=0)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00106">CallingConvLower.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a">llvm::CCValAssign::AExtUpper</a></div><div class="ttdeci">@ AExtUpper</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00042">CallingConvLower.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab4d4bc901fedd8857f647dcc2c0d71de"><div class="ttname"><a href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">llvm::max</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; max(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00337">FileCheck.cpp:337</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a717259a385ebd8ea60847185374e2e18"><div class="ttname"><a href="classllvm_1_1CCState.html#a717259a385ebd8ea60847185374e2e18">llvm::CCState::AllocateRegBlock</a></div><div class="ttdeci">MCPhysReg AllocateRegBlock(ArrayRef&lt; MCPhysReg &gt; Regs, unsigned RegsRequired)</div><div class="ttdoc">AllocateRegBlock - Attempt to allocate a block of RegsRequired consecutive registers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00361">CallingConvLower.h:361</a></div></div>
<div class="ttc" id="aAArch64CallingConvention_8cpp_html_a3a52bb93ebef29f32b7b50a6d22820cd"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a3a52bb93ebef29f32b7b50a6d22820cd">XRegList</a></div><div class="ttdeci">static const MCPhysReg XRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00023">AArch64CallingConvention.cpp:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a4f3047f07ed3863b0b1ef4d5cb8c61e7"><div class="ttname"><a href="classllvm_1_1MVT.html#a4f3047f07ed3863b0b1ef4d5cb8c61e7">llvm::MVT::is32BitVector</a></div><div class="ttdeci">bool is32BitVector() const</div><div class="ttdoc">Return true if this is a 32-bit vector type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00416">MachineValueType.h:416</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_aa4c9f6d9092cf5ca3819973f4b297050"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aa4c9f6d9092cf5ca3819973f4b297050">llvm::AArch64Subtarget::getTargetLowering</a></div><div class="ttdeci">const AArch64TargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00178">AArch64Subtarget.h:178</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a447ebcc5de7a1d9bc163862bf2c78e41"><div class="ttname"><a href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">llvm::MVT::isScalableVector</a></div><div class="ttdeci">bool isScalableVector() const</div><div class="ttdoc">Return true if this is a vector value type where the runtime length is machine dependent.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00399">MachineValueType.h:399</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_ac619410078d3e34fcaeb34cb01cb3072"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac619410078d3e34fcaeb34cb01cb3072">llvm::ISD::ArgFlagsTy::getNonZeroMemAlign</a></div><div class="ttdeci">Align getNonZeroMemAlign() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00144">TargetCallingConv.h:144</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_a59137b132e07516767761d5decf7e252"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">llvm::AArch64Subtarget::isTargetILP32</a></div><div class="ttdeci">bool isTargetILP32() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00273">AArch64Subtarget.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdeci">@ f64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00058">MachineValueType.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00341">MachineValueType.h:341</a></div></div>
<div class="ttc" id="aAArch64CallingConvention_8cpp_html_a6d9455506f62c6bdbe19e65352e6c700"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a6d9455506f62c6bdbe19e65352e6c700">ZRegList</a></div><div class="ttdeci">static const MCPhysReg ZRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00038">AArch64CallingConvention.cpp:38</a></div></div>
<div class="ttc" id="aAArch64CallingConvention_8cpp_html_af3f5f44efd30903d2316ec3e8f20cda3"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#af3f5f44efd30903d2316ec3e8f20cda3">CC_AArch64_Custom_Stack_Block</a></div><div class="ttdeci">static bool CC_AArch64_Custom_Stack_Block(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">The Darwin variadic PCS places anonymous arguments in 8-byte stack slots.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00104">AArch64CallingConvention.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html_a852b1e6f23911034e69dba1548b0b377"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a852b1e6f23911034e69dba1548b0b377">llvm::DataLayout::getStackAlignment</a></div><div class="ttdeci">Align getStackAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00271">DataLayout.h:271</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00154">CallingConvLower.h:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00033">CallingConvLower.h:33</a></div></div>
<div class="ttc" id="aAArch64CallingConvention_8h_html"><div class="ttname"><a href="AArch64CallingConvention_8h.html">AArch64CallingConvention.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a52a3cbd48589c37855abca181342ccb7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">llvm::AArch64TargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06233">AArch64ISelLowering.cpp:6233</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00021">MCRegister.h:21</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a4e201266185ffeb8817158fc53837007"><div class="ttname"><a href="classllvm_1_1CCState.html#a4e201266185ffeb8817158fc53837007">llvm::CCState::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00236">CallingConvLower.h:236</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a7be7c6dd92efc0d6f866d4a3b433eed0"><div class="ttname"><a href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the size of the specified MVT in bits.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00925">MachineValueType.h:925</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_a2004d6a7f4b9ac8d4e101eea3e52b33a"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a2004d6a7f4b9ac8d4e101eea3e52b33a">llvm::ISD::ArgFlagsTy::setInConsecutiveRegs</a></div><div class="ttdeci">void setInConsecutiveRegs(bool Flag=true)</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00125">TargetCallingConv.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_ac03dda6ebdb31bf9d7470e799f286d5f"><div class="ttname"><a href="classllvm_1_1CCState.html#ac03dda6ebdb31bf9d7470e799f286d5f">llvm::CCState::getPendingLocs</a></div><div class="ttdeci">SmallVectorImpl&lt; CCValAssign &gt; &amp; getPendingLocs()</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00475">CallingConvLower.h:475</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57f2ca0e57f4f7b13f56f9aa16af3e0d"><div class="ttname"><a href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">llvm::min</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; min(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00357">FileCheck.cpp:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a676595eca705be482ea3e77b9e3ea2ec"><div class="ttname"><a href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">llvm::CCState::AllocateReg</a></div><div class="ttdeci">MCRegister AllocateReg(MCPhysReg Reg)</div><div class="ttdoc">AllocateReg - Attempt to allocate one register.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00328">CallingConvLower.h:328</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdeci">@ i64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00049">MachineValueType.h:49</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a0c1ae89f2c2765a979f999ecdc11304c"><div class="ttname"><a href="classllvm_1_1MVT.html#a0c1ae89f2c2765a979f999ecdc11304c">llvm::MVT::is128BitVector</a></div><div class="ttdeci">bool is128BitVector() const</div><div class="ttdoc">Return true if this is a 128-bit vector type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00433">MachineValueType.h:433</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="aAArch64CallingConvention_8cpp_html_a5e8ea691a96ed564d69d8484a2814f04"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a5e8ea691a96ed564d69d8484a2814f04">SRegList</a></div><div class="ttdeci">static const MCPhysReg SRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00029">AArch64CallingConvention.cpp:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_af3624c7c6830c842d120434c17d1c846"><div class="ttname"><a href="classllvm_1_1MVT.html#af3624c7c6830c842d120434c17d1c846">llvm::MVT::is64BitVector</a></div><div class="ttdeci">bool is64BitVector() const</div><div class="ttdoc">Return true if this is a 64-bit vector type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00424">MachineValueType.h:424</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aAArch64CallingConvention_8cpp_html_a89f578c8a00e8791b49f67a4bbf31d75"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a89f578c8a00e8791b49f67a4bbf31d75">HRegList</a></div><div class="ttdeci">static const MCPhysReg HRegList[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00026">AArch64CallingConvention.cpp:26</a></div></div>
<div class="ttc" id="aAArch64CallingConvention_8cpp_html_a631b12e0c91c3249444afcf60f3f538c"><div class="ttname"><a href="AArch64CallingConvention_8cpp.html#a631b12e0c91c3249444afcf60f3f538c">CC_AArch64_Custom_Block</a></div><div class="ttdeci">static bool CC_AArch64_Custom_Block(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">Given an [N x Ty] block, it should be passed in a consecutive sequence of registers.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64CallingConvention_8cpp_source.html#l00123">AArch64CallingConvention.cpp:123</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_aa38e3d08d83d51968909ce4650414015"><div class="ttname"><a href="classllvm_1_1CCState.html#aa38e3d08d83d51968909ce4650414015">llvm::CCState::DeallocateReg</a></div><div class="ttdeci">void DeallocateReg(MCPhysReg Reg)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00320">CallingConvLower.h:320</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a49f7cd98bc3959aa2efce96cb5cfcf56"><div class="ttname"><a href="classllvm_1_1CCState.html#a49f7cd98bc3959aa2efce96cb5cfcf56">llvm::CCState::AllocateStack</a></div><div class="ttdeci">unsigned AllocateStack(unsigned Size, Align Alignment)</div><div class="ttdoc">AllocateStack - Allocate a chunk of stack space with the specified size and alignment.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00402">CallingConvLower.h:402</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdeci">@ i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00048">MachineValueType.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00614">SmallVector.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html_a6d2ea0d87e248160e202c25124c91fa9"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">llvm::AArch64Subtarget::isTargetMachO</a></div><div class="ttdeci">bool isTargetMachO() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00271">AArch64Subtarget.h:271</a></div></div>
<div class="ttc" id="aAArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">llvm::MVT::f128</a></div><div class="ttdeci">@ f128</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00060">MachineValueType.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">llvm::MVT::f16</a></div><div class="ttdeci">@ f16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00056">MachineValueType.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a3c00dfb3a758c1e0aba69c59299cd483"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a3c00dfb3a758c1e0aba69c59299cd483">llvm::CCValAssign::getReg</a></div><div class="ttdeci">static CCValAssign getReg(unsigned ValNo, MVT ValVT, unsigned RegNo, MVT LocVT, LocInfo HTP, bool IsCustom=false)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00082">CallingConvLower.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00292">MachineFunction.cpp:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00038">AArch64Subtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html">llvm::AArch64TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00515">AArch64ISelLowering.h:515</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html_adc87904b6600bb0300ec0e0c532c86c7"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#adc87904b6600bb0300ec0e0c532c86c7">llvm::ISD::ArgFlagsTy::setInConsecutiveRegsLast</a></div><div class="ttdeci">void setInConsecutiveRegsLast(bool Flag=true)</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00128">TargetCallingConv.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdeci">@ f32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00057">MachineValueType.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_ae175b31af8d3499f652b5658c385af9c"><div class="ttname"><a href="classllvm_1_1CCState.html#ae175b31af8d3499f652b5658c385af9c">llvm::CCState::isAllocated</a></div><div class="ttdeci">bool isAllocated(MCRegister Reg) const</div><div class="ttdoc">isAllocated - Return true if the specified register (or an alias) is allocated.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00254">CallingConvLower.h:254</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:08:26 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
