Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Nov 30 15:22:07 2017
| Host         : DESKTOP-LR9CF47 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_main_control_sets_placed.rpt
| Design       : stopwatch_main
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            1 |
| Yes          | No                    | No                     |              16 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+--------------------------+-----------------------+------------------+----------------+
|  c2/CLK        |                          |                       |                1 |              2 |
|  COUNT_reg[19] | m4/t0_next[3]_i_2_n_0    | m4/t0_next[3]_i_1_n_0 |                2 |              4 |
|  COUNT_reg[19] | m4/t1_next[3]_i_2_n_0    | m4/t1_next[3]_i_1_n_0 |                2 |              4 |
|  COUNT_reg[19] | m4/t2_next[3]_i_1_n_0    |                       |                2 |              4 |
|  COUNT_reg[19] | m1/t0_next[3]_i_2__0_n_0 | m1/t0_next[3]_i_1_n_0 |                2 |              4 |
|  COUNT_reg[19] | m1/t1_next[3]_i_2__0_n_0 | m1/t1_next[3]_i_1_n_0 |                1 |              4 |
|  COUNT_reg[19] | m1/t2_next[3]_i_1__0_n_0 | m1/t1_next[3]_i_1_n_0 |                1 |              4 |
|  COUNT_reg[19] | m1/t3_next[3]_i_1__0_n_0 | m1/t1_next[3]_i_1_n_0 |                1 |              4 |
|  COUNT_reg[19] | m4/t3_next[3]_i_1_n_0    |                       |                2 |              4 |
|  COUNT_reg[19] | m2/t0_next[3]_i_2__1_n_0 | m2/t0_next[3]_i_1_n_0 |                1 |              4 |
|  COUNT_reg[19] | m2/t1_next[3]_i_2__1_n_0 | m2/t1_next[3]_i_1_n_0 |                2 |              4 |
|  COUNT_reg[19] | m2/t3_next[3]_i_1__1_n_0 |                       |                3 |              4 |
|  COUNT_reg[19] | m2/t2_next[3]_i_1__1_n_0 |                       |                2 |              4 |
|  COUNT_reg[19] |                          | reset_IBUF            |                1 |              8 |
|  COUNT_reg[19] |                          |                       |                8 |             16 |
|  clk_IBUF_BUFG |                          |                       |               10 |             37 |
+----------------+--------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    12 |
| 8      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


