

================================================================
== Vivado HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Thu Aug 24 04:13:46 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.303 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7115114|  7115114| 71.151 ms | 71.151 ms |  7115114|  7115114|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1          |     9240|     9240|       770|          -|          -|      12|    no    |
        | + Loop 1.1       |      768|      768|         1|          -|          -|     768|    no    |
        |- l_bias_i        |  7105872|  7105872|    592156|          -|          -|      12|    no    |
        | + l_j_init       |      768|      768|         1|          1|          1|     768|    yes   |
        | + l_S_k_0_k_l_j  |   589837|   589837|        15|          1|          1|  589824|    yes   |
        | + l_j_back       |      768|      768|         2|          1|          1|     768|    yes   |
        | + l_j1           |      774|      774|         8|          1|          1|     768|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    430|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    293|    -|
|Register         |        0|      -|     817|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|    1165|   1626|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U1  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fmul_3cud_U2  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |v7_U   |Linear_layer_qkv_v7  |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                     |        2|  0|   0|    0|   768|   32|     1|        24576|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_357_p2       |     +    |      0|  0|  21|          15|          15|
    |add_ln33_fu_432_p2       |     +    |      0|  0|  27|          20|           1|
    |add_ln36_fu_517_p2       |     +    |      0|  0|  21|          15|          15|
    |add_ln37_fu_503_p2       |     +    |      0|  0|  17|          21|          21|
    |add_ln47_fu_552_p2       |     +    |      0|  0|  21|          15|          15|
    |add_ln52_fu_582_p2       |     +    |      0|  0|  21|          15|          15|
    |i_fu_373_p2              |     +    |      0|  0|  13|           4|           1|
    |j1_fu_567_p2             |     +    |      0|  0|  14|          10|           1|
    |j_back_fu_537_p2         |     +    |      0|  0|  14|          10|           1|
    |j_fu_466_p2              |     +    |      0|  0|  14|          10|           1|
    |j_init_fu_385_p2         |     +    |      0|  0|  14|          10|           1|
    |k_fu_438_p2              |     +    |      0|  0|  14|          10|           1|
    |v4_fu_305_p2             |     +    |      0|  0|  13|           4|           1|
    |v5_fu_347_p2             |     +    |      0|  0|  14|          10|           1|
    |sub_ln24_fu_335_p2       |     -    |      0|  0|  21|          15|          15|
    |sub_ln36_fu_420_p2       |     -    |      0|  0|  21|          15|          15|
    |sub_ln37_fu_497_p2       |     -    |      0|  0|  17|          21|          21|
    |icmp_ln22_fu_299_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln23_fu_341_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln27_fu_367_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln29_fu_379_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln33_fu_426_p2      |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln34_fu_444_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln44_fu_531_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln49_fu_561_p2      |   icmp   |      0|  0|  13|          10|          10|
    |select_ln36_1_fu_458_p3  |  select  |      0|  0|  10|           1|          10|
    |select_ln36_fu_450_p3    |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 430|         309|         239|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  56|         13|    1|         13|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter14      |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter7       |   9|          2|    1|          2|
    |ap_phi_mux_k_0_phi_fu_245_p4  |   9|          2|   10|         20|
    |grp_fu_285_p0                 |  15|          3|   32|         96|
    |grp_fu_285_p1                 |  15|          3|   32|         96|
    |i_0_reg_207                   |   9|          2|    4|          8|
    |indvar_flatten_reg_230        |   9|          2|   20|         40|
    |j1_0_reg_274                  |   9|          2|   10|         20|
    |j_0_reg_252                   |   9|          2|   10|         20|
    |j_back_0_reg_263              |   9|          2|   10|         20|
    |j_init_0_reg_219              |   9|          2|   10|         20|
    |k_0_reg_241                   |   9|          2|   10|         20|
    |v3_address0                   |  21|          4|   14|         56|
    |v3_d0                         |  15|          3|   32|         96|
    |v4_0_reg_185                  |   9|          2|    4|          8|
    |v5_0_reg_196                  |   9|          2|   10|         20|
    |v7_address0                   |  15|          3|   10|         30|
    |v7_address1                   |  15|          3|   10|         30|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 293|         63|  234|        624|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln47_reg_710          |  15|   0|   15|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7   |   1|   0|    1|          0|
    |i_0_reg_207               |   4|   0|    4|          0|
    |i_reg_617                 |   4|   0|    4|          0|
    |icmp_ln33_reg_637         |   1|   0|    1|          0|
    |icmp_ln44_reg_701         |   1|   0|    1|          0|
    |icmp_ln49_reg_720         |   1|   0|    1|          0|
    |indvar_flatten_reg_230    |  20|   0|   20|          0|
    |j1_0_reg_274              |  10|   0|   10|          0|
    |j_0_reg_252               |  10|   0|   10|          0|
    |j_back_0_reg_263          |  10|   0|   10|          0|
    |j_init_0_reg_219          |  10|   0|   10|          0|
    |k_0_reg_241               |  10|   0|   10|          0|
    |reg_293                   |  32|   0|   32|          0|
    |select_ln36_1_reg_653     |  10|   0|   10|          0|
    |select_ln36_reg_646       |  10|   0|   10|          0|
    |sub_ln24_reg_600          |   7|   0|   15|          8|
    |sub_ln36_reg_630          |   7|   0|   15|          8|
    |v0_load_reg_675           |  32|   0|   32|          0|
    |v12_reg_680               |  32|   0|   32|          0|
    |v13_reg_691               |  32|   0|   32|          0|
    |v14_reg_696               |  32|   0|   32|          0|
    |v19_reg_740               |  32|   0|   32|          0|
    |v20_reg_745               |  32|   0|   32|          0|
    |v3_addr_2_reg_729         |  14|   0|   14|          0|
    |v4_0_reg_185              |   4|   0|    4|          0|
    |v4_reg_595                |   4|   0|    4|          0|
    |v5_0_reg_196              |  10|   0|   10|          0|
    |v7_addr_2_reg_685         |  10|   0|   10|          0|
    |icmp_ln33_reg_637         |  64|  32|    1|          0|
    |icmp_ln49_reg_720         |  64|  32|    1|          0|
    |select_ln36_1_reg_653     |  64|  32|   10|          0|
    |select_ln36_reg_646       |  64|  32|   10|          0|
    |v3_addr_2_reg_729         |  64|  32|   14|          0|
    |v7_addr_2_reg_685         |  64|  32|   10|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 817| 192|  495|         16|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------+-----+-----+------------+------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_done      | out |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|v0_address0  | out |   14|  ap_memory |        v0        |     array    |
|v0_ce0       | out |    1|  ap_memory |        v0        |     array    |
|v0_q0        |  in |   32|  ap_memory |        v0        |     array    |
|v1_address0  | out |   20|  ap_memory |        v1        |     array    |
|v1_ce0       | out |    1|  ap_memory |        v1        |     array    |
|v1_q0        |  in |   32|  ap_memory |        v1        |     array    |
|v2_address0  | out |   10|  ap_memory |        v2        |     array    |
|v2_ce0       | out |    1|  ap_memory |        v2        |     array    |
|v2_q0        |  in |   32|  ap_memory |        v2        |     array    |
|v3_address0  | out |   14|  ap_memory |        v3        |     array    |
|v3_ce0       | out |    1|  ap_memory |        v3        |     array    |
|v3_we0       | out |    1|  ap_memory |        v3        |     array    |
|v3_d0        | out |   32|  ap_memory |        v3        |     array    |
|v3_q0        |  in |   32|  ap_memory |        v3        |     array    |
|v3_address1  | out |   14|  ap_memory |        v3        |     array    |
|v3_ce1       | out |    1|  ap_memory |        v3        |     array    |
|v3_we1       | out |    1|  ap_memory |        v3        |     array    |
|v3_d1        | out |   32|  ap_memory |        v3        |     array    |
+-------------+-----+-----+------------+------------------+--------------+

