fifo_256x128_1024x32.v,verilog,xil_defaultlib,../../../../minimap_fpga.srcs/sources_1/ip/fifo_256x128_1024x32/sim/fifo_256x128_1024x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
