// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Variane_testharness.h for the primary calling header

#include "Variane_testharness.h"
#include "Variane_testharness__Syms.h"

#include "verilated_dpi.h"

void Variane_testharness::_settle__TOP__20(Variane_testharness__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Variane_testharness::_settle__TOP__20\n"); );
    Variane_testharness* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    // Begin mtask footprint all: 
    WData/*95:0*/ __Vtemp7902[3];
    WData/*95:0*/ __Vtemp7903[3];
    WData/*95:0*/ __Vtemp7904[3];
    CData/*31:0*/ __Vtemp7993;
    CData/*31:0*/ __Vtemp7998;
    CData/*31:0*/ __Vtemp8009;
    CData/*31:0*/ __Vtemp8014;
    CData/*31:0*/ __Vtemp8055;
    CData/*31:0*/ __Vtemp8060;
    CData/*31:0*/ __Vtemp8071;
    CData/*31:0*/ __Vtemp8076;
    WData/*127:0*/ __Vtemp8187[4];
    WData/*127:0*/ __Vtemp8188[4];
    WData/*127:0*/ __Vtemp8189[4];
    WData/*127:0*/ __Vtemp8190[4];
    WData/*127:0*/ __Vtemp8196[4];
    WData/*127:0*/ __Vtemp8197[4];
    WData/*127:0*/ __Vtemp8198[4];
    WData/*127:0*/ __Vtemp8199[4];
    WData/*223:0*/ __Vtemp8204[7];
    WData/*223:0*/ __Vtemp8205[7];
    WData/*223:0*/ __Vtemp8206[7];
    WData/*223:0*/ __Vtemp8207[7];
    WData/*223:0*/ __Vtemp8213[7];
    WData/*223:0*/ __Vtemp8214[7];
    WData/*223:0*/ __Vtemp8215[7];
    WData/*223:0*/ __Vtemp8216[7];
    QData/*63:0*/ __Vtemp7938;
    QData/*63:0*/ __Vtemp7939;
    QData/*63:0*/ __Vtemp7940;
    QData/*63:0*/ __Vtemp7941;
    QData/*63:0*/ __Vtemp7942;
    QData/*63:0*/ __Vtemp7943;
    QData/*63:0*/ __Vtemp7944;
    QData/*63:0*/ __Vtemp7945;
    QData/*63:0*/ __Vtemp7946;
    QData/*63:0*/ __Vtemp7947;
    // Body
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__op_starting 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__div_valid) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__sqrt_valid));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Start_S 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__div_valid) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__sqrt_valid));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_valid_q)) 
                 >> 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_busy 
        = ((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_valid_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_busy) 
              | (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_valid_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_out_valid 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_out_valid)) 
           | (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_valid_q)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_z_DN 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__div_valid) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready))
                  ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_a_D) 
                     ^ ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt))
                         ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt))
                             ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U] 
                                >> 0xfU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U] 
                                            >> 0xfU))
                         : ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt))
                             ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[3U] 
                                >> 0x1fU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[2U] 
                                             >> 0x1fU))))
                  : (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__sqrt_valid) 
                      & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_a_D)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_z_DP))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
        = (((QData)((IData)((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_D)))) 
            << 0x34U) | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_NonH_D);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
        = (((QData)((IData)((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_D)))) 
            << 0x34U) | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_sign 
        = (1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_value 
                          >> 0x3fU)) & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_mod_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal 
        = (1U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U] 
                  == vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[3U]) 
                 | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                     >> 5U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                               >> 0xdU))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U];
    if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o)))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result = 0x7fc00000U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_a 
        = (1U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U] 
                  >> 0x1fU) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b 
        = (1U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[3U] 
                  >> 0x1fU) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                               >> 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result 
        = ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q))
            ? 0x80800001U : ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q))
                              ? ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q))
                                  ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U]
                                  : ((0x7fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result) 
                                     | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_a) 
                                         ^ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b)) 
                                        << 0x1fU)))
                              : ((0x7fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result) 
                                 | (0x80000000U & (
                                                   ((8U 
                                                     & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q))
                                                     ? 
                                                    (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b))
                                                     : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b)) 
                                                   << 0x1fU)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d 
        = ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
            ? ((0x80000000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U])
                ? 2U : 0x40U) : ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                  ? ((0x80000000U & 
                                      vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U])
                                      ? 4U : 0x20U)
                                  : ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                      ? ((0x80000000U 
                                          & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U])
                                          ? 8U : 0x10U)
                                      : ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                          ? ((0x80000000U 
                                              & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U])
                                              ? 1U : 0x80U)
                                          : ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                              ? ((4U 
                                                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                                  ? 0x100U
                                                  : 0x200U)
                                              : 0x200U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                  >> 3U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                            >> 0xbU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                  >> 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                            >> 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal 
        = (1U & (((((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U])) 
                    << 0x20U) | (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[4U]))) 
                  == (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[7U])) 
                       << 0x20U) | (QData)((IData)(
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[6U])))) 
                 | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                     >> 5U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                               >> 0xdU))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result 
        = (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U])) 
            << 0x20U) | (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[4U])));
    if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o)))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result = 0x7ff8000000000000ULL;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_a 
        = (1U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U] 
                  >> 0x1fU) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b 
        = (1U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[7U] 
                  >> 0x1fU) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                               >> 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result 
        = ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q))
            ? 0x8010000000000001ULL : ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q))
                                        ? ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q))
                                            ? (((QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[4U])))
                                            : ((0x7fffffffffffffffULL 
                                                & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result) 
                                               | ((QData)((IData)(
                                                                  ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_a) 
                                                                   ^ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b)))) 
                                                  << 0x3fU)))
                                        : ((0x7fffffffffffffffULL 
                                            & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result) 
                                           | ((QData)((IData)(
                                                              (1U 
                                                               & ((8U 
                                                                   & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q))
                                                                   ? 
                                                                  (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b))
                                                                   : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b))))) 
                                              << 0x3fU))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d 
        = ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
            ? ((0x80000000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U])
                ? 2U : 0x40U) : ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                  ? ((0x80000000U & 
                                      vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U])
                                      ? 4U : 0x20U)
                                  : ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                      ? ((0x80000000U 
                                          & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U])
                                          ? 8U : 0x10U)
                                      : ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                          ? ((0x80000000U 
                                              & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U])
                                              ? 1U : 0x80U)
                                          : ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                              ? ((4U 
                                                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                                  ? 0x100U
                                                  : 0x200U)
                                              : 0x200U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                  >> 3U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                            >> 0xbU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                  >> 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                            >> 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a 
        = (0xffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o);
    if ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a = 0xffU;
    } else {
        if ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a = 0xffU;
        } else {
            if ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
                if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q) 
                              >> 4U)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a = 0x81U;
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b 
        = (0xffU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                    >> 8U));
    if ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b = 0xffU;
    } else {
        if ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b = 0xffU;
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c 
        = (0xffU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                    >> 0x10U));
    if ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c = 0xffU;
    } else {
        if ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c = 0xffU;
        } else {
            if ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
                if ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c = 0x21U;
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a 
        = (0xffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o);
    if ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a = 0xffU;
    } else {
        if ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a = 0xffU;
        } else {
            if ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
                if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q) 
                              >> 4U)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a = 0x81U;
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b 
        = (0xffU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                    >> 8U));
    if ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b = 0xffU;
    } else {
        if ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b = 0xffU;
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c 
        = (0xffU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o 
                    >> 0x10U));
    if ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c = 0xffU;
    } else {
        if ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c = 0xffU;
        } else {
            if ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
                if ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c = 0x21U;
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[2U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_is_boxed_q) 
                 >> 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_normal 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed) 
            & (0U != (0xffU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                               >> 0x17U)))) & (0xffU 
                                               != (0xffU 
                                                   & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                                      >> 0x17U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed) 
            & (0U == (0xffU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                               >> 0x17U)))) & (0U == 
                                               (0x7fffffU 
                                                & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed) 
            & (0U == (0xffU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                               >> 0x17U)))) & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_inf 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed) 
           & ((0xffU == (0xffU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                  >> 0x17U))) & (0U 
                                                 == 
                                                 (0x7fffffU 
                                                  & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed)) 
                 | ((0xffU == (0xffU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                        >> 0x17U))) 
                    & (0U != (0x7fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed) 
            & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan)) 
           & (~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                 >> 0x16U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan) 
           & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_normal) 
              << 7U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xbfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero) 
              << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_inf) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xfbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xfdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xfeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
        = (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[3U])) 
            << 0x20U) | (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[2U])));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_is_boxed_q) 
                 >> 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_normal 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed) 
            & (0U != (0x7ffU & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                        >> 0x34U))))) 
           & (0x7ffU != (0x7ffU & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                           >> 0x34U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed) 
            & (0U == (0x7ffU & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                        >> 0x34U))))) 
           & (0ULL == (0xfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed) 
            & (0U == (0x7ffU & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                        >> 0x34U))))) 
           & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_inf 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed) 
           & ((0x7ffU == (0x7ffU & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                            >> 0x34U)))) 
              & (0ULL == (0xfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed)) 
                 | ((0x7ffU == (0x7ffU & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                                                  >> 0x34U)))) 
                    & (0ULL != (0xfffffffffffffULL 
                                & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed) 
            & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan)) 
           & (~ (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value 
                         >> 0x33U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan) 
           & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_normal) 
              << 7U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xbfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero) 
              << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_inf) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xfbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xfdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o 
        = ((0xfeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop = 0U;
    if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_branch))) {
        if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_return) 
                      >> 1U)))) {
            if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump) 
                          >> 1U)))) {
                if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr) 
                              >> 1U)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop = 0U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_return))) {
            if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump) 
                          >> 1U)))) {
                if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr) 
                              >> 1U)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop 
                        = (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[2U] 
                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__consumed_extended) 
                                    >> 1U)));
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump))) {
                if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr) 
                              >> 1U)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop = 0U;
                }
            } else {
                if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop = 0U;
                }
            }
        }
    }
    if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_branch))) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_return)))) {
            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump)))) {
                if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop = 0U;
                }
            }
        }
    } else {
        if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_return))) {
            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump)))) {
                if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop 
                        = (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[2U] 
                                 & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__consumed_extended)));
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump))) {
                if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop = 0U;
                }
            } else {
                if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop = 0U;
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push = 0U;
    if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_branch))) {
        if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_return) 
                      >> 1U)))) {
            if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump) 
                          >> 1U)))) {
                if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr) 
                              >> 1U)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push = 0U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_return))) {
            if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump) 
                          >> 1U)))) {
                if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr) 
                              >> 1U)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push = 0U;
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump))) {
                if ((1U & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr) 
                              >> 1U)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push = 0U;
                }
            } else {
                if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push = 0U;
                }
            }
        }
    }
    if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_call))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push 
            = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__consumed_extended) 
                     >> 1U));
    }
    if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_branch))) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_return)))) {
            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump)))) {
                if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push = 0U;
                }
            }
        }
    } else {
        if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_return))) {
            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump)))) {
                if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push = 0U;
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump))) {
                if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push = 0U;
                }
            } else {
                if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push = 0U;
                }
            }
        }
    }
    if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_call))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push 
            = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__consumed_extended));
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_is_d 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_is_q) 
                 + (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__popcount)));
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_rst_load_q) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d = 0x10000ULL;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_select__DOT__fetch_address = 0x10000ULL;
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_select__DOT__fetch_address 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_q;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_q;
    }
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__bp_valid) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_select__DOT__fetch_address 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__predict_address;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__predict_address;
    }
    if (((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U] 
          >> 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__instr_queue_ready))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d 
            = (4ULL + (0xfffffffffffffffcULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_select__DOT__fetch_address));
    }
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__replay) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__address_overflow)
                ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_instr_realign__addr_o[1U])) 
                    << 0x20U) | (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_instr_realign__addr_o[0U])))
                : (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_instr_realign__addr_o[
                                    ((IData)(1U) + 
                                     (2U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__popcount) 
                                            << 1U)))])) 
                    << 0x20U) | (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_instr_realign__addr_o[
                                                (2U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__popcount) 
                                                    << 1U))]))));
    }
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_mispredict) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d 
            = (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__resolved_branch[2U])) 
                << 0x3bU) | (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__resolved_branch[1U])) 
                              << 0x1bU) | ((QData)((IData)(
                                                           vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__resolved_branch[0U])) 
                                           >> 5U)));
    }
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__eret) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__epc_commit_pcgen;
    }
    if ((1U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_commit[0U])) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__trap_vector_base_commit_pcgen;
    }
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__set_pc_ctrl_pcgen) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d 
            = (4ULL + (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xbU])) 
                        << 0x37U) | (((QData)((IData)(
                                                      vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xaU])) 
                                      << 0x17U) | ((QData)((IData)(
                                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U])) 
                                                   >> 9U))));
    }
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__set_debug_pc) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d = 0x800ULL;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[0U] 
        = (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_select__DOT__fetch_address);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[1U] 
        = (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_select__DOT__fetch_address 
                   >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((5U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (2U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                     & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))) 
                    << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gnt_o 
        = ((0xeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gnt_o)) 
           | (1U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                      >> 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__req_d)) 
                    & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gnt_o 
        = ((0xdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gnt_o)) 
           | (0xfffffffeU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                              & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__req_d)) 
                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
                                << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gnt_o 
        = ((0xbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gnt_o)) 
           | (4U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                     & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__req_d)) 
                    & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)) 
                       << 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gnt_o 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gnt_o)) 
           | (0xfffffff8U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                               << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__req_d)) 
                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
                                << 3U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((0x7dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (2U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                     & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))) 
                    << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((0x7bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((0x77U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                     << 2U) & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
                               << 3U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((0x6fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (0xfffffff0U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                              << 3U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
                                        << 4U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((0x5fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                        << 3U) & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)) 
                                  << 5U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((0x3fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (0xffffffc0U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                              << 4U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
                                        << 6U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o 
        = ((0xfeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o)) 
           | (1U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                      >> 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_d)) 
                    & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o 
        = ((0xfdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o)) 
           | (0x3ffffffeU & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                               >> 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_d)) 
                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
                                << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o 
        = ((0xfbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o)) 
           | (4U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                      >> 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_d)) 
                    & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)) 
                       << 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o)) 
           | (0x7ffffff8U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                               >> 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_d)) 
                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
                                << 3U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o)) 
           | (0x10U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                         >> 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_d)) 
                       & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)) 
                          << 4U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o)) 
           | (0xffffffe0U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                              & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_d)) 
                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel) 
                                << 5U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o 
        = ((0xbfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o)) 
           | (0x40U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                        & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_d)) 
                       & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel)) 
                          << 6U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o 
        = ((0x7fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o)) 
           | (0xffffff80U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes) 
                               << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_d)) 
                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel) 
                                << 7U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready) 
           & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
        = (0x7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
        = (0xdffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
        = ((0xeffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
           | (0x10000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
        = ((0xf01ffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
           | (0xfe00U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q;
    if ((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d = 0U;
        } else {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
                if ((0U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d = 0U;
                }
            } else {
                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                    = (0xf01ffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
                if ((0x40000000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5aU])) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d 
                        = (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)) 
                            & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready)))
                            ? 5U : 0U);
                }
                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                    = ((0xf0fffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
                       | (0xfffff000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q) 
                                         << 0xcU)));
                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                    = (0x800U | (0xff3ffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]));
                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                    = (0x10000U | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
                if ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                            >> 0x10U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5aU] 
                                         >> 0x1eU)))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d = 4U;
                }
            } else {
                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                    = (0x20000U | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
                if ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5aU] 
                            >> 0x1fU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5bU] 
                                         >> 1U)))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d 
                        = ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                                   >> 0x10U) & (~ (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5aU] 
                                                   >> 0x1eU))))
                            ? 3U : 4U);
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
                if (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                        = ((0xdffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
                           | (0x20000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
                } else {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                        = (0x20000U | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d 
                        = ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5aU] 
                                   >> 0x1fU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5bU] 
                                                >> 1U)))
                            ? ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                                       >> 0x10U) & 
                                      (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5aU] 
                                          >> 0x1eU))))
                                ? 3U : 4U) : 2U);
                }
            } else {
                if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream) 
                     | (4U > (7U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                        = ((0x7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
                           | (0x80000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
                }
                if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream) 
                     | (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5dU] 
                          >> 0xaU) & (0U == (3U & (
                                                   (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5eU] 
                                                    << 0x10U) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5dU] 
                                                      >> 0x10U))))) 
                        & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream))))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                        = ((0xdffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
                           | (0x20000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
                }
                if (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5dU] 
                      >> 0xaU) & (0U != (3U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5eU] 
                                                << 0x10U) 
                                               | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5dU] 
                                                  >> 0x10U)))))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                        = (0x80000U | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
                    if (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream) {
                        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d = 1U;
                    } else {
                        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                            = (0x20000U | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
                        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d 
                            = ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5aU] 
                                       >> 0x1fU) & 
                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5bU] 
                                       >> 1U))) ? (
                                                   (1U 
                                                    & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                                                        >> 0x10U) 
                                                       & (~ 
                                                          (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5aU] 
                                                           >> 0x1eU))))
                                                    ? 3U
                                                    : 4U)
                                : 2U);
                    }
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready) 
           & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
        = (0x7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
        = (0xdffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
        = ((0xeffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
           | (0x10000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
        = ((0xf01ffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
           | (0xfe00U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q;
    if ((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d = 0U;
        } else {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
                if ((0U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d = 0U;
                }
            } else {
                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                    = (0xf01ffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
                if ((0x20000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU])) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d 
                        = (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)) 
                            & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready)))
                            ? 5U : 0U);
                }
                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                    = ((0xf0fffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
                       | (0xfffff000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q) 
                                         << 0xcU)));
                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                    = (0x800U | (0xff3ffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]));
                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                    = (0x10000U | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
                if ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                            >> 0x10U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU] 
                                         >> 0x11U)))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d = 4U;
                }
            } else {
                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                    = (0x20000U | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
                if ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU] 
                            >> 0x12U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU] 
                                         >> 0x14U)))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d 
                        = ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                                   >> 0x10U) & (~ (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU] 
                                                   >> 0x11U))))
                            ? 3U : 4U);
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q))) {
                if (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                        = ((0xdffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
                           | (0x20000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
                } else {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                        = (0x20000U | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d 
                        = ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU] 
                                   >> 0x12U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU] 
                                                >> 0x14U)))
                            ? ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                                       >> 0x10U) & 
                                      (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU] 
                                          >> 0x11U))))
                                ? 3U : 4U) : 2U);
                }
            } else {
                if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream) 
                     | (4U > (7U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                        = ((0x7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
                           | (0x80000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
                }
                if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream) 
                     | (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbdU] 
                          >> 0x1dU) & (0U == (3U & 
                                              ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbfU] 
                                                << 0x1dU) 
                                               | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbeU] 
                                                  >> 3U))))) 
                        & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream))))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                        = ((0xdffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]) 
                           | (0x20000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[2U]));
                }
                if (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbdU] 
                      >> 0x1dU) & (0U != (3U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbfU] 
                                                 << 0x1dU) 
                                                | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbeU] 
                                                   >> 3U)))))) {
                    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                        = (0x80000U | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
                    if (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream) {
                        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d = 1U;
                    } else {
                        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                            = (0x20000U | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U]);
                        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d 
                            = ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU] 
                                       >> 0x12U) & 
                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU] 
                                       >> 0x14U))) ? 
                               ((1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                                        >> 0x10U) & 
                                       (~ (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbbU] 
                                           >> 0x11U))))
                                 ? 3U : 4U) : 2U);
                    }
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfffbffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x40000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                          << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xbfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x40U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                       << 5U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfffbffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x40000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                          << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xbfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x40U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                       << 5U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfffbffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x40000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                          << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xbfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x40U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                       << 5U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfffbffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x40000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                          << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xbfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x40U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                       << 5U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfffbffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x40000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                          << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xbfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x40U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                       << 5U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfffbffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x40000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                          << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xbfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x40U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                       << 5U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfffbffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x40000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                          << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xbfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x40U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                       << 5U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfffbffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x40000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                          << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xbfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x40U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                       << 5U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfffbffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x40000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                          << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xbfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x40U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                       << 5U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfffbffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x40000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                          << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xbfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x40U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                       << 5U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                             ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                 << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                              >> 3U))
                             : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                           << 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                       << 1U) | (1U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies) 
                                                    >> 
                                                    (1U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[2U] 
                                                        >> 8U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                           << 7U)) | ((0xffffffc0U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid) 
                                          << 6U)) | 
                                      ((0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies) 
                                                  >> 
                                                  (1U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[2U] 
                                                      >> 0x11U))) 
                                                 << 5U)) 
                                       | ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      >> 3U))
                                                   : 
                                                  vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                 >> 0x1eU)) 
                                          | (0x1cU 
                                             & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  >> 3U)
                                                  : 
                                                 vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U]) 
                                                << 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0x7fU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                     >> 0x19U)) | (0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                  << 7U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xfffc0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0x12U)) | ((0xfffe0000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid) 
                                             << 0x11U)) 
                                         | ((0x7fU 
                                             & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                >> 0x19U)) 
                                            | (0xffffff80U 
                                               & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[2U] 
                                                  << 7U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[7U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[8U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                     >> 8U));
        if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                             ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                 << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                              >> 3U))
                             : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                           << 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                       << 1U) | (1U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies) 
                                                    >> 
                                                    (1U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[4U] 
                                                        >> 0x1eU))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                           << 7U)) | ((0xffffffc0U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid) 
                                          << 6U)) | 
                                      ((0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies) 
                                                  >> 
                                                  (1U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[5U] 
                                                      >> 7U))) 
                                                 << 5U)) 
                                       | ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      >> 3U))
                                                   : 
                                                  vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                 >> 0x1eU)) 
                                          | (0x1cU 
                                             & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  >> 3U)
                                                  : 
                                                 vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U]) 
                                                << 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0x7fU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                     >> 0x19U)) | (0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                  << 7U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xfffc0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0x12U)) | ((0xfffe0000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid) 
                                             << 0x11U)) 
                                         | ((0x7fU 
                                             & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                >> 0x19U)) 
                                            | (0xffffff80U 
                                               & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[2U] 
                                                  << 7U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[7U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[8U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                     >> 8U));
        if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                             ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                 << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                              >> 3U))
                             : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                           << 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                       << 1U) | (1U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies) 
                                                    >> 
                                                    (1U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[7U] 
                                                        >> 0x14U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                           << 7U)) | ((0xffffffc0U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid) 
                                          << 6U)) | 
                                      ((0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies) 
                                                  >> 
                                                  (1U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[7U] 
                                                      >> 0x1dU))) 
                                                 << 5U)) 
                                       | ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      >> 3U))
                                                   : 
                                                  vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                 >> 0x1eU)) 
                                          | (0x1cU 
                                             & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  >> 3U)
                                                  : 
                                                 vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U]) 
                                                << 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0x7fU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                     >> 0x19U)) | (0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                  << 7U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xfffc0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0x12U)) | ((0xfffe0000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid) 
                                             << 0x11U)) 
                                         | ((0x7fU 
                                             & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                >> 0x19U)) 
                                            | (0xffffff80U 
                                               & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[2U] 
                                                  << 7U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[7U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[8U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                     >> 8U));
        if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                             ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                 << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                              >> 3U))
                             : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                           << 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                       << 1U) | (1U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies) 
                                                    >> 
                                                    (1U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0xaU] 
                                                        >> 0xaU))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                           << 7U)) | ((0xffffffc0U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid) 
                                          << 6U)) | 
                                      ((0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies) 
                                                  >> 
                                                  (1U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0xaU] 
                                                      >> 0x13U))) 
                                                 << 5U)) 
                                       | ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      >> 3U))
                                                   : 
                                                  vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                 >> 0x1eU)) 
                                          | (0x1cU 
                                             & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  >> 3U)
                                                  : 
                                                 vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U]) 
                                                << 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0x7fU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                     >> 0x19U)) | (0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                  << 7U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xfffc0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0x12U)) | ((0xfffe0000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid) 
                                             << 0x11U)) 
                                         | ((0x7fU 
                                             & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                >> 0x19U)) 
                                            | (0xffffff80U 
                                               & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[2U] 
                                                  << 7U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[7U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[8U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                     >> 8U));
        if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                             ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                 << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                              >> 3U))
                             : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                           << 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                       << 1U) | (1U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies) 
                                                    >> 
                                                    (1U 
                                                     & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0xdU])))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                           << 7U)) | ((0xffffffc0U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid) 
                                          << 6U)) | 
                                      ((0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies) 
                                                  >> 
                                                  (1U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0xdU] 
                                                      >> 9U))) 
                                                 << 5U)) 
                                       | ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      >> 3U))
                                                   : 
                                                  vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                 >> 0x1eU)) 
                                          | (0x1cU 
                                             & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  >> 3U)
                                                  : 
                                                 vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U]) 
                                                << 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0x7fU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                     >> 0x19U)) | (0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                  << 7U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xfffc0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0x12U)) | ((0xfffe0000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid) 
                                             << 0x11U)) 
                                         | ((0x7fU 
                                             & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                >> 0x19U)) 
                                            | (0xffffff80U 
                                               & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[2U] 
                                                  << 7U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[7U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[8U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                     >> 8U));
        if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                             ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                 << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                              >> 3U))
                             : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                           << 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                       << 1U) | (1U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies) 
                                                    >> 
                                                    (1U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0xfU] 
                                                        >> 0x16U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                           << 7U)) | ((0xffffffc0U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid) 
                                          << 6U)) | 
                                      ((0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies) 
                                                  >> 
                                                  (1U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0xfU] 
                                                      >> 0x1fU))) 
                                                 << 5U)) 
                                       | ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      >> 3U))
                                                   : 
                                                  vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                 >> 0x1eU)) 
                                          | (0x1cU 
                                             & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  >> 3U)
                                                  : 
                                                 vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U]) 
                                                << 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0x7fU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                     >> 0x19U)) | (0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                  << 7U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xfffc0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0x12U)) | ((0xfffe0000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid) 
                                             << 0x11U)) 
                                         | ((0x7fU 
                                             & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                >> 0x19U)) 
                                            | (0xffffff80U 
                                               & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[2U] 
                                                  << 7U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[7U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[8U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                     >> 8U));
        if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                             ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                 << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                              >> 3U))
                             : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                           << 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                       << 1U) | (1U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies) 
                                                    >> 
                                                    (1U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x12U] 
                                                        >> 0xcU))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                           << 7U)) | ((0xffffffc0U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid) 
                                          << 6U)) | 
                                      ((0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies) 
                                                  >> 
                                                  (1U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x12U] 
                                                      >> 0x15U))) 
                                                 << 5U)) 
                                       | ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      >> 3U))
                                                   : 
                                                  vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                 >> 0x1eU)) 
                                          | (0x1cU 
                                             & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  >> 3U)
                                                  : 
                                                 vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U]) 
                                                << 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0x7fU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                     >> 0x19U)) | (0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                  << 7U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xfffc0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0x12U)) | ((0xfffe0000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid) 
                                             << 0x11U)) 
                                         | ((0x7fU 
                                             & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                >> 0x19U)) 
                                            | (0xffffff80U 
                                               & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[2U] 
                                                  << 7U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[7U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[8U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                     >> 8U));
        if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                             ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                 << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                              >> 3U))
                             : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                           << 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                       << 1U) | (1U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies) 
                                                    >> 
                                                    (1U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x15U] 
                                                        >> 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                           << 7U)) | ((0xffffffc0U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid) 
                                          << 6U)) | 
                                      ((0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies) 
                                                  >> 
                                                  (1U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x15U] 
                                                      >> 0xbU))) 
                                                 << 5U)) 
                                       | ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      >> 3U))
                                                   : 
                                                  vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                 >> 0x1eU)) 
                                          | (0x1cU 
                                             & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  >> 3U)
                                                  : 
                                                 vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U]) 
                                                << 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0x7fU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                     >> 0x19U)) | (0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                  << 7U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xfffc0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0x12U)) | ((0xfffe0000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid) 
                                             << 0x11U)) 
                                         | ((0x7fU 
                                             & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                >> 0x19U)) 
                                            | (0xffffff80U 
                                               & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[2U] 
                                                  << 7U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[7U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[8U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                     >> 8U));
        if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                             ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                 << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                              >> 3U))
                             : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                           << 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                       << 1U) | (1U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies) 
                                                    >> 
                                                    (1U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x17U] 
                                                        >> 0x18U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                           << 7U)) | ((0xffffffc0U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid) 
                                          << 6U)) | 
                                      ((0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies) 
                                                  >> 
                                                  (1U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x18U] 
                                                      >> 1U))) 
                                                 << 5U)) 
                                       | ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      >> 3U))
                                                   : 
                                                  vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                 >> 0x1eU)) 
                                          | (0x1cU 
                                             & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  >> 3U)
                                                  : 
                                                 vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U]) 
                                                << 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0x7fU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                     >> 0x19U)) | (0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                  << 7U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xfffc0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0x12U)) | ((0xfffe0000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid) 
                                             << 0x11U)) 
                                         | ((0x7fU 
                                             & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                >> 0x19U)) 
                                            | (0xffffff80U 
                                               & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[2U] 
                                                  << 7U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[7U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[8U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                     >> 8U));
        if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                        >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                             ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                 << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                              >> 3U))
                             : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                           << 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                       << 1U) | (1U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies) 
                                                    >> 
                                                    (1U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x1aU] 
                                                        >> 0xeU))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                        << 0x1dU) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                     >> 3U)) : vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  << 0x1dU) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                    >> 3U))
                                                 : 
                                                vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                               << 2U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                           << 7U)) | ((0xffffffc0U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid) 
                                          << 6U)) | 
                                      ((0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies) 
                                                  >> 
                                                  (1U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x1aU] 
                                                      >> 0x17U))) 
                                                 << 5U)) 
                                       | ((3U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                    << 0x1dU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      >> 3U))
                                                   : 
                                                  vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                 >> 0x1eU)) 
                                          | (0x1cU 
                                             & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                                  >> 3U)
                                                  : 
                                                 vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U]) 
                                                << 2U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0x7fU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[0U] 
                     >> 0x19U)) | (0xffffff80U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                  << 7U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xfffc0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                           << 0x12U)) | ((0xfffe0000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid) 
                                             << 0x11U)) 
                                         | ((0x7fU 
                                             & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[1U] 
                                                >> 0x19U)) 
                                            | (0xffffff80U 
                                               & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[2U] 
                                                  << 7U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[7U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[8U] 
        = ((0x3ffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                        >> 0xeU)) | (0xfffc0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                     >> 8U));
        if ((0U >= (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
              & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies)) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__req_port_o[2U] 
        = (1U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__req_port_o[2U]);
    if (((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT____Vcellout__lsu_i__dcache_req_ports_o[8U] 
          >> 0x19U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rdy))) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__ni_conflict)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__req_port_o[2U] 
                = (2U | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__req_port_o[2U]);
        }
    }
    if (((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT____Vcellout__lsu_i__dcache_req_ports_o[8U] 
          >> 0x19U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rdy))) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__ni_conflict)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__p_buffer__DOT__unnamedblk4__DOT__k = 8U;
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_wren = 0U;
    if (((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT____Vcellout__lsu_i__dcache_req_ports_o[8U] 
          >> 0x19U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rdy))) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__ni_conflict)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_wren = 1U;
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x20U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp) 
                        << 1U) | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xbfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x40U & ((0xffffffc0U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp)) 
                       | (0x7fffffc0U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp) 
                                         >> 1U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes) 
           | (0xe00U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp))
                          ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_lut
                          : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_lut 
                             >> 3U)) << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((0xff8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes) 
           | (0x7000U & (((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp))
                           ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_lut 
                              >> 6U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_lut 
                                        >> 9U)) << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfc7fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes) 
           | (0x38000U & (((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp))
                            ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_lut 
                               >> 0xcU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_lut 
                                           >> 0xfU)) 
                          << 0xfU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((0xe3ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes) 
           | (0x1c0000U & (((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp))
                             ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_lut 
                                >> 0x12U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_lut 
                                             >> 0x15U)) 
                           << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_prio 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_req) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_prio));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0xe00U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                             >> 3U)) << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xff8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0x7000U & (((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                           ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                              >> 6U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                        >> 9U)) << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0xe00U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                             >> 3U)) << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xff8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0x7000U & (((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                           ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                              >> 6U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                        >> 9U)) << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
               ? (4U | (3U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                              >> 6U))) : (3U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                >> 3U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1fffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                ? (2U | (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                               >> 0xcU))) : (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                   >> 9U))) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                ? (2U | (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                               >> 0x12U))) : (1U & 
                                              (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                               >> 0xfU))) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_busy 
        = ((0xeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_busy)) 
           | (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_busy)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffeU & (((1U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffcU & (((2U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffff8U & (((3U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffff0U & (((4U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffffeU & (((1U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffffcU & (((2U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffff8U & (((3U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffff0U & (((4U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x77U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x6fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x5fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid)) 
                 | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                     >> 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                     >> 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                                 >> 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_busy 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_busy)) 
           | ((IData)((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_busy))) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffeU & (((1U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffcU & (((2U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffff8U & (((3U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffff0U & (((4U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffffeU & (((1U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffffcU & (((2U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffff8U & (((3U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffff0U & (((4U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x77U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x6fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x5fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid)) 
                 | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                     >> 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                     >> 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                                 >> 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Start_S) 
         & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__RM_DN 
            = (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_rnd_mode_q) 
                     >> 3U));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SN 
            = ((~ (IData)((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_D)))) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_prenorm_zero_S));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SN 
            = ((~ (IData)((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_D)))) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_prenorm_zero_S));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SN 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_prenorm_Inf_NaN_S) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_prenorm_zero_S));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SN 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_prenorm_Inf_NaN_S) 
               & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_prenorm_zero_S));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SN 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_prenorm_Inf_NaN_S) 
               & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_prenorm_zero_S)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SN 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_prenorm_Inf_NaN_S) 
               & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_prenorm_zero_S)));
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__RM_DN 
            = (7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__RM_DP));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SN 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SP;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SN 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SP;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SN 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SP;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SN 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SP;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SN 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SP;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SN 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SP;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_busy 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_busy)) 
           | (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_busy)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid)) 
           | (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_out_valid)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_status 
        = ((0x3e0U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_status)) 
           | ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_out_valid))
               ? (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_status_q) 
                           >> 5U)) : 0U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_result 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_out_valid))
            ? (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[3U])) 
                << 0x20U) | (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[2U])))
            : (((QData)((IData)(((0x80000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                 << 0x1fU)) 
                                 | ((0x40000000U & 
                                     ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                      << 0x1eU)) | 
                                    ((0x20000000U & 
                                      ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                       << 0x1dU)) | 
                                     ((0x10000000U 
                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                          << 0x1cU)) 
                                      | ((0x8000000U 
                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                             << 0x1bU)) 
                                         | ((0x4000000U 
                                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                << 0x1aU)) 
                                            | ((0x2000000U 
                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                   << 0x19U)) 
                                               | ((0x1000000U 
                                                   & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                      << 0x18U)) 
                                                  | ((0x800000U 
                                                      & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                         << 0x17U)) 
                                                     | ((0x400000U 
                                                         & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                            << 0x16U)) 
                                                        | ((0x200000U 
                                                            & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                               << 0x15U)) 
                                                           | ((0x100000U 
                                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                  << 0x14U)) 
                                                              | ((0x80000U 
                                                                  & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                     << 0x13U)) 
                                                                 | ((0x40000U 
                                                                     & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                        << 0x12U)) 
                                                                    | ((0x20000U 
                                                                        & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                           << 0x11U)) 
                                                                       | ((0x10000U 
                                                                           & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                              << 0x10U)) 
                                                                          | ((0x8000U 
                                                                              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xfU)) 
                                                                             | ((0x4000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit))))))))))))))))))))))))))))))))))) 
                << 0x20U) | (QData)((IData)(((0x80000000U 
                                              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                 << 0x1fU)) 
                                             | ((0x40000000U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                    << 0x1eU)) 
                                                | ((0x20000000U 
                                                    & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                       << 0x1dU)) 
                                                   | ((0x10000000U 
                                                       & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                          << 0x1cU)) 
                                                      | ((0x8000000U 
                                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                             << 0x1bU)) 
                                                         | ((0x4000000U 
                                                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                << 0x1aU)) 
                                                            | ((0x2000000U 
                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                   << 0x19U)) 
                                                               | ((0x1000000U 
                                                                   & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                      << 0x18U)) 
                                                                  | ((0x800000U 
                                                                      & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                         << 0x17U)) 
                                                                     | ((0x400000U 
                                                                         & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                            << 0x16U)) 
                                                                        | ((0x200000U 
                                                                            & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                               << 0x15U)) 
                                                                           | ((0x100000U 
                                                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0x14U)) 
                                                                              | ((0x80000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0x13U)) 
                                                                                | ((0x40000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0x12U)) 
                                                                                | ((0x20000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0x11U)) 
                                                                                | ((0x10000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit)))))))))))))))))))))))))))))))))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x34U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffffeULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | (IData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x33U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffffdULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x32U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffffbULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x31U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffff7ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x30U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffffefULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x2fU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffffdfULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x2eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffffbfULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x2dU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffff7fULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 7U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x2cU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffeffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 8U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x2bU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffdffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 9U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x2aU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffbffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0xaU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x29U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffff7ffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0xbU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x28U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffefffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0xcU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x27U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffdfffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0xdU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x26U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffbfffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0xeU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x25U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffff7fffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0xfU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x24U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffeffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x10U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x23U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffdffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x11U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x22U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffbffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x12U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x21U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffff7ffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x13U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x20U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffefffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x14U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x1fU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffdfffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x15U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x1eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffbfffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x16U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x1dU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffff7fffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x17U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x1cU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffeffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x18U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x1bU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffdffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x19U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x1aU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffbffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x1aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x19U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffff7ffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x1bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffefffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x1cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x17U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffdfffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x1dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x16U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffbfffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x1eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x15U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffff7fffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x1fU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x14U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffeffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffdffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x21U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffbffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x22U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x11U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffff7ffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x23U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffefffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x24U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0xfU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffdfffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x25U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0xeU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffbfffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x26U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0xdU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fff7fffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x27U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffeffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x28U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0xbU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffdffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x29U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffbffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x2aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ff7ffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x2bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fefffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x2cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 7U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fdfffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x2dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fbfffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x2eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 5U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1f7fffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x2fU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1effffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x30U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x31U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x32U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                         >> 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17ffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x33U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1)) 
              << 0x34U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x34U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffffeULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | (IData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x33U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffffdULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x32U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffffbULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x31U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffff7ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x30U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffffefULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x2fU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffffdfULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x2eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffffbfULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x2dU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffff7fULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 7U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x2cU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffeffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 8U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x2bU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffdffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 9U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x2aU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffffbffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0xaU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x29U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffff7ffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0xbU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x28U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffefffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0xcU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x27U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffdfffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0xdU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x26U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffffbfffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0xeU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x25U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffff7fffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0xfU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x24U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffeffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x10U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x23U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffdffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x11U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x22U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffffbffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x12U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x21U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffff7ffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x13U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x20U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffefffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x14U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x1fU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffdfffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x15U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x1eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffffbfffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x16U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x1dU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffff7fffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x17U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x1cU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffeffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x18U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x1bU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffdffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x19U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x1aU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffffbffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x1aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x19U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffff7ffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x1bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffefffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x1cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x17U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffdfffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x1dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x16U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffffbfffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x1eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x15U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffff7fffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x1fU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x14U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffeffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffdffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x21U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffffbffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x22U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x11U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffff7ffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x23U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffefffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x24U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0xfU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffdfffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x25U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0xeU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fffbfffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x26U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0xdU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fff7fffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x27U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffeffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x28U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0xbU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffdffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x29U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffbffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x2aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ff7ffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x2bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fefffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x2cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 7U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fdfffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x2dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fbfffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x2eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 5U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1f7fffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x2fU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1effffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x30U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x31U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x32U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                         >> 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17ffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x33U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1)) 
              << 0x34U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q)) 
           | (((0xcU == (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_q) 
                                 >> 4U))) ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_sign)
                : ((4U >= (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q) 
                                 >> 3U))) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_sign) 
                                             >> (7U 
                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q) 
                                                    >> 3U))))) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d 
        = (1U & ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                  ? (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                      >> 6U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                >> 5U)) : ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                               >> 6U)) 
                                           | ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                                  >> 5U)) 
                                              | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                                  >> 4U) 
                                                 | ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q)) 
                                                    | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result 
                                                       >> 0x1fU)))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_sign 
        = ((((1U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
             | (2U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d))) 
            | (4U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d))) 
           | (8U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result = 0U;
    if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan)))) {
        if ((0U == (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                          >> 3U)))) {
            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan)))) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result 
                    = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller) 
                        | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal)) 
                       ^ (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q)));
            }
        } else {
            if ((1U == (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                              >> 3U)))) {
                if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result 
                        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller) 
                            & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal))) 
                           ^ (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q)));
                }
            } else {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result 
                    = ((2U == (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                                     >> 3U))) ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan)
                                                  ? 
                                                 (1U 
                                                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q))
                                                  : 
                                                 ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal) 
                                                  ^ 
                                                  (1U 
                                                   & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q))))
                        : 0x80800001U);
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status = 0U;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status = 0U;
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status 
            = (0x10U | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status));
    } else {
        if ((0U == (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                          >> 3U)))) {
            if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status 
                    = (0x10U | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status));
            }
        } else {
            if ((1U == (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                              >> 3U)))) {
                if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status 
                        = (0x10U | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status));
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d 
        = (1U & ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                  ? (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                      >> 6U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                >> 5U)) : ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                               >> 6U)) 
                                           | ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                                  >> 5U)) 
                                              | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                                  >> 4U) 
                                                 | ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q)) 
                                                    | (IData)(
                                                              (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result 
                                                               >> 0x3fU))))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_sign 
        = ((((1U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
             | (2U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d))) 
            | (4U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d))) 
           | (8U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result = 0ULL;
    if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan)))) {
        if ((0U == (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                          >> 3U)))) {
            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan)))) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result 
                    = (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller)) 
                        | (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal))) 
                       ^ (QData)((IData)((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q)))));
            }
        } else {
            if ((1U == (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                              >> 3U)))) {
                if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan)))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result 
                        = (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller)) 
                            & (~ (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal)))) 
                           ^ (QData)((IData)((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q)))));
                }
            } else {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result 
                    = ((2U == (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                                     >> 3U))) ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan)
                                                  ? (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q))))
                                                  : 
                                                 ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal)) 
                                                  ^ (QData)((IData)(
                                                                    (1U 
                                                                     & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q))))))
                        : 0x8010000000000001ULL);
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status = 0U;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status = 0U;
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status 
            = (0x10U | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status));
    } else {
        if ((0U == (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                          >> 3U)))) {
            if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status 
                    = (0x10U | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status));
            }
        } else {
            if ((1U == (7U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                              >> 3U)))) {
                if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status 
                        = (0x10U | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status));
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product 
        = ((0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                     | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b)))
            ? 0x383U : (0x3ffU & (((((0x3ffU & VL_EXTENDS_II(10,9, 
                                                             (0xffU 
                                                              & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a 
                                                                 >> 0x17U)))) 
                                     + (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                              >> 6U))) 
                                    + (0x3ffU & VL_EXTENDS_II(10,9, 
                                                              (0xffU 
                                                               & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b 
                                                                  >> 0x17U))))) 
                                   + (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                            >> 6U))) 
                                  - (IData)(0x7fU))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_inf 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                  | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                     | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c))) 
                 >> 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_nan 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                  | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                     | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c))) 
                 >> 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mantissa_c 
        = ((0x800000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                         << 0x10U)) | (0x7fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_addend 
        = (0x3ffU & (VL_EXTENDS_II(10,9, (0xffU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c 
                                                   >> 0x17U))) 
                     + VL_EXTENDS_II(10,2, (1U & (~ 
                                                  ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                                                   >> 7U))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product 
        = ((0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                     | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b)))
            ? 0x1c03U : (0x1fffU & (((((0x1fffU & VL_EXTENDS_II(13,12, 
                                                                (0x7ffU 
                                                                 & (IData)(
                                                                           (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a 
                                                                            >> 0x34U))))) 
                                       + (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                                >> 6U))) 
                                      + (0x1fffU & 
                                         VL_EXTENDS_II(13,12, 
                                                       (0x7ffU 
                                                        & (IData)(
                                                                  (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b 
                                                                   >> 0x34U)))))) 
                                     + (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                              >> 6U))) 
                                    - (IData)(0x3ffU))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_inf 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                  | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                     | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c))) 
                 >> 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_nan 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                  | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                     | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c))) 
                 >> 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mantissa_c 
        = (((QData)((IData)((1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                                   >> 7U)))) << 0x34U) 
           | (0xfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_addend 
        = (0x1fffU & (VL_EXTENDS_II(13,12, (0x7ffU 
                                            & (IData)(
                                                      (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c 
                                                       >> 0x34U)))) 
                      + VL_EXTENDS_II(13,2, (1U & (~ 
                                                   ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c) 
                                                    >> 7U))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
        = ((0xffffffff00ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info) 
           | (IData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
        = ((0xffffff00ffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info) 
           | ((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o)) 
              << 8U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[0U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[0U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[1U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[1U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[2U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[3U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[3U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[4U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[4U];
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[0U] 
            = (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_update);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[1U] 
            = (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_update 
                       >> 0x20U));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U] 
            = (1U | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U] 
            = ((1U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U]) 
               | (0xfffffffeU & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[0U] 
                                 << 1U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[3U] 
            = ((1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[0U] 
                      >> 0x1fU)) | (0xfffffffeU & (
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[1U] 
                                                   << 1U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[4U] 
            = ((1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[1U] 
                      >> 0x1fU)) | (2U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[2U] 
                                          << 1U)));
    }
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[0U] 
            = ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[3U] 
                << 0x1fU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[2U] 
                             >> 1U));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[1U] 
            = ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[4U] 
                << 0x1fU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[3U] 
                             >> 1U));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U] 
            = ((0xfffffffeU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U]) 
               | (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[4U] 
                        >> 1U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[4U] 
            = (1U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[4U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U] 
            = (1U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U]);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[3U] = 0U;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[4U] 
            = (2U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[4U]);
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop) 
         & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[0U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[0U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[1U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[1U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[2U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[3U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[3U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[4U] 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[4U];
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[0U] 
            = (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_update);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[1U] 
            = (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_update 
                       >> 0x20U));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U] 
            = (1U | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[2U]);
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U] 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__instr_queue_ready) 
            << 3U) | (((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_mispredict) 
                         | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if)) 
                        | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__replay)) 
                       << 2U) | ((2U & ((0x7ffffffeU 
                                         & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U] 
                                            >> 1U)) 
                                        | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__bp_valid) 
                                           << 1U))) 
                                 | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__speculative_d))));
    VL_EXTEND_WI(66,1, __Vtemp7902, (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_offset_q) 
                                           >> 2U)));
    VL_SHIFTL_WWI(66,66,32, __Vtemp7903, __Vtemp7902, 2U);
    VL_EXTEND_WI(66,4, __Vtemp7904, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_offset_q));
    if ((1U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U] 
                >> 2U) & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U] 
                          >> 3U)))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_offset_d 
            = (0xfU & (0xfffffffcU & ((IData)(((0x3fffffffc0000000ULL 
                                                & ((QData)((IData)(
                                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[1U])) 
                                                   << 0x1eU)) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[0U])) 
                                                  >> 2U))) 
                                      << 2U)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
            = (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[1U])) 
                << 0x20U) | (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[0U])));
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_offset_d 
            = (0xfU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__paddr_is_nc) 
                        & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__icache_adapter_data_req))
                        ? __Vtemp7903[0U] : __Vtemp7904[0U]));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_q;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_q;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cmp_en_d = 0U;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_rden = 0U;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren = 0U;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_d 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_q) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_flush_ctrl_cache));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U] 
        = (3U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U]);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U] 
        = (5U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U]);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__icache_adapter_data_req = 0U;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_miss_cache_perf = 0U;
    if ((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_q))) {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_q))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 0U;
        } else {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_q))) {
                if (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_vld_q) 
                     & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                        >> 0x13U))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 1U;
                }
            } else {
                if ((0x2000000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_areq_ex_cache[5U])) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 1U;
                }
            }
        }
    } else {
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_q))) {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_q))) {
                if (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_vld_q) 
                     & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[4U] 
                        >> 0x13U))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 1U;
                    if ((1U & (~ ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U] 
                                   >> 1U) | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_d))))) {
                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U] 
                            = (2U | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U]);
                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren 
                            = (1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__paddr_is_nc)));
                    }
                } else {
                    if ((1U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U] 
                                >> 1U) | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_d)))) {
                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 5U;
                    }
                }
            } else {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cmp_en_d 
                    = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_en_q;
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_rden 
                    = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_en_q;
                if ((1U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_areq_ex_cache[5U] 
                            >> 0x19U) & ((~ vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U]) 
                                         | (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__addr_ni)))))) {
                    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_d) {
                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 1U;
                    } else {
                        if ((1U & ((((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_hit)) 
                                     & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_en_q)) 
                                    | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_areq_ex_cache[0U]) 
                                   & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_q))))) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U] 
                                = ((5U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U]) 
                                   | (2U & ((~ (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U] 
                                                >> 1U)) 
                                            << 1U)));
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 1U;
                            if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_vld_q)))) {
                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U] 
                                    = (4U | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U]);
                                if ((8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U])) {
                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 2U;
                                }
                            }
                            if ((4U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U])) {
                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 1U;
                            }
                        } else {
                            if ((2U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U])) {
                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 1U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_q)))) {
                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cmp_en_d = 0U;
                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__icache_adapter_data_req = 1U;
                                    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache_data_ack) {
                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_miss_cache_perf 
                                            = (1U & 
                                               (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__paddr_is_nc)));
                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 3U;
                                    }
                                }
                            }
                        }
                    }
                } else {
                    if ((1U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U] 
                                >> 1U) | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_d)))) {
                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 4U;
                    }
                }
            }
        } else {
            if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_q))) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cmp_en_d 
                    = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_en_q;
                if (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_d) 
                     | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_en_csr) 
                        & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_en_q))))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 0U;
                } else {
                    if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_vld_q)))) {
                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U] 
                            = (4U | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[7U]);
                        if ((8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U])) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_rden = 1U;
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 2U;
                        }
                    }
                    if ((4U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[2U])) {
                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 1U;
                    }
                }
            } else {
                if ((0xffU == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_cnt_q))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d = 1U;
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_d = 0U;
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1aU] 
        = ((0xffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1aU]) 
           | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[0U] 
                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1bU] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[0U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[1U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1cU] 
        = ((0xf0000000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1cU]) 
           | ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[1U] 
                        >> 0x18U)) | (0xffffff00U & 
                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                                       << 8U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i) 
         & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i) 
           & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i)) 
          & (1U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n 
            = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q;
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q;
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i) 
         & (0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n 
            = ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n) 
               & ((IData)(1U) + (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x37U] 
        = ((0xfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x37U]) 
           | (0xfffffff0U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[0U] 
                             << 4U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x38U] 
        = ((0xfU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[0U] 
                    >> 0x1cU)) | (0xfffffff0U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[1U] 
                                                 << 4U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x39U] 
        = ((0xfU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[1U] 
                    >> 0x1cU)) | (0xfffffff0U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[2U] 
                                                 << 4U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[2U] 
                   >> 0x14U) & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[5U] 
                   >> 0xaU) & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[8U] 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0xaU] 
                   >> 0x16U) & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0xdU] 
                   >> 0xcU) & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x10U] 
                   >> 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x12U] 
                   >> 0x18U) & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x15U] 
                   >> 0xeU) & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x18U] 
                   >> 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[0x1aU] 
                   >> 0x1aU) & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfff7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                          << 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0x7fU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                       << 6U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfff7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                          << 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0x7fU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                       << 6U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfff7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                          << 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0x7fU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                       << 6U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfff7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                          << 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0x7fU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                       << 6U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfff7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                          << 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0x7fU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                       << 6U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfff7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                          << 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0x7fU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                       << 6U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfff7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                          << 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0x7fU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                       << 6U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfff7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                          << 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0x7fU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                       << 6U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfff7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                          << 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0x7fU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                       << 6U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xfff7ffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[2U]) 
           | (0x80000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                          << 0x13U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0x7fU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x80U & ((IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                       << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 3U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes) 
           | (7U & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes))
                     ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
                        >> 3U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
                                  >> 6U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((0xffffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes) 
           | (0x38U & (((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes))
                         ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
                            >> 9U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
                                      >> 0xcU)) << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes) 
           | (0x1c0U & (((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes))
                          ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
                             >> 0xfU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes 
                                         >> 0x12U)) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wr_ptr 
        = (7U & ((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_hit_oh))
                  ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes
                  : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_lzc__DOT__gen_lzc__DOT__index_nodes));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked 
        = ((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_prio))
            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_prio)
            : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_req));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 3U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (7U & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                     ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                        >> 3U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                  >> 6U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xffffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0x38U & (((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                         ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                            >> 9U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                      >> 0xcU)) << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0x1c0U & (((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                          ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                             >> 0xfU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                         >> 0x12U)) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 3U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (7U & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                     ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                        >> 3U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                  >> 6U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xffffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0x38U & (((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                         ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                            >> 9U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                      >> 0xcU)) << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0x1c0U & (((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                          ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                             >> 0xfU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                         >> 0x12U)) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                  >> 3U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                  >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 2U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 3U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 4U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 5U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 6U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid 
        = ((0xeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid)) 
           | (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
              << 9U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1f8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
              << 0xcU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                  >> 3U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                  >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 2U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 3U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 4U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 5U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 6U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid)) 
           | (8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                    << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
              << 9U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1f8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
              << 0xcU));
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Start_S) 
         & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__SNaN_SN 
            = ((((~ (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_NonH_D 
                             >> 0x33U))) & (0U != (0x7ffffffffffffULL 
                                                   & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_NonH_D))) 
                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SN)) 
               | (((~ (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D 
                               >> 0x33U))) & (0U != 
                                              (0x7ffffffffffffULL 
                                               & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D))) 
                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SN)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Special_case_SB 
            = ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__div_valid)
                    ? ((((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SN) 
                           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SN)) 
                          | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SN)) 
                         | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SN)) 
                        | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SN)) 
                       | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SN))
                    : ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SN) 
                         | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SN)) 
                        | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SN)) 
                       | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_a_D)))) 
               & 1U);
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__SNaN_SN 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__SNaN_SP;
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Special_case_SB = 0U;
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_busy 
        = ((0xdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_busy)) 
           | ((IData)((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_busy))) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffeU & (((1U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffcU & (((2U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffff8U & (((3U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffff0U & (((4U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffffeU & (((1U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffffcU & (((2U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffff8U & (((3U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffff0U & (((4U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x77U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x6fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x5fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid)) 
                 | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                     >> 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                     >> 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid) 
                                 >> 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__output_processing__DOT__temp_status 
        = (0x1fU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_status));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__output_processing__DOT__temp_status 
        = (0x1fU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__output_processing__DOT__temp_status) 
                    | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_status) 
                       >> 5U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_merged_slice__DOT__i_multifmt_slice__status_o 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__output_processing__DOT__temp_status;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[0U] 
        = (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_result);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[1U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__1__KET____DOT__local_result;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[2U] 
        = (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_result);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[3U] 
        = (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_result 
                   >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0x3ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0xfc000000U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp))
                               ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U]
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                   << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                >> 6U))) 
                             << 0x1aU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0xffffffc0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                      >> 2U))) ? ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                   << 0x14U) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                     >> 0xcU))
                        : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                            << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                        >> 0x12U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0xfffff03fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0xfc0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                        >> 4U))) ? 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                           << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                     >> 0x18U)) : (
                                                   (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                                    << 2U) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[0U] 
                                                      >> 0x1eU))) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0xfffc0fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0x3f000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                          >> 6U))) ? 
                           ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                             << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                          >> 4U)) : 
                           ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                             << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                          >> 0xaU))) 
                          << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0xff03ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0xfc0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                           >> 8U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                 << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                              >> 0x10U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                 << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                             >> 0x16U))) 
                           << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0xc0ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0x3f000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0xaU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                   << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[1U] 
                                             >> 0x1cU))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                   << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                >> 2U))) 
                             << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0x3fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0xc0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0xcU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                >> 8U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                   << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                >> 0xeU))) 
                             << 0x1eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0xfU & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                      >> 0xcU))) ? 
                       ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                         << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                      >> 8U)) : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                                  << 0x12U) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                                    >> 0xeU))) 
                      >> 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xfffffc0fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0x3f0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                        >> 0xeU))) ? 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                           << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                       >> 0x14U)) : 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                           << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[2U] 
                                     >> 0x1aU))) << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xffff03ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0xfc00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                         >> 0x10U)))
                           ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U]
                           : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                               << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                            >> 6U))) 
                         << 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xffc0ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0x3f0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                           >> 0x12U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                 << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                              >> 0xcU))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                 << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                             >> 0x12U))) 
                           << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xf03fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0xfc00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                            >> 0x14U)))
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                  << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                            >> 0x18U))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                  << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[3U] 
                                            >> 0x1eU))) 
                            << 0x16U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xfffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0xf0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0x16U)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                   << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                >> 4U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                   << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                >> 0xaU))) 
                             << 0x1cU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0xfffffffcU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (3U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                    >> 0x16U))) ? (
                                                   (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                                    << 0x1cU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                                      >> 4U))
                      : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                          << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                       >> 0xaU))) >> 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0xffffff03U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (0xfcU & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                       >> 0x18U))) ? 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                          << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                       >> 0x10U)) : 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                          << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                      >> 0x16U))) << 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0xffffc0ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (0x3f00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                         >> 0x1aU)))
                           ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                               << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[4U] 
                                         >> 0x1cU))
                           : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                               << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                            >> 2U))) 
                         << 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0xfff03fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (0xfc000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                          >> 0x1cU)))
                            ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                             >> 8U))
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                             >> 0xeU))) 
                          << 0xeU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0xfc0fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (0x3f00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                            >> 0x1eU)))
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                  << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                              >> 0x14U))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                  << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[5U] 
                                            >> 0x1aU))) 
                            << 0x14U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0x3ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (0xfc000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0x20U)))
                               ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U]
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                   << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                >> 6U))) 
                             << 0x1aU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0xffffffc0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                      >> 0x22U))) ? 
                       ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                         << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                      >> 0xcU)) : (
                                                   (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                                    << 0xeU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                                      >> 0x12U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0xfffff03fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0xfc0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                        >> 0x24U)))
                          ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                              << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                        >> 0x18U)) : 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                           << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[6U] 
                                     >> 0x1eU))) << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0xfffc0fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0x3f000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                          >> 0x26U)))
                            ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                             >> 4U))
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                             >> 0xaU))) 
                          << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0xff03ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0xfc0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                           >> 0x28U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                 << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                              >> 0x10U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                 << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                             >> 0x16U))) 
                           << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0xc0ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0x3f000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0x2aU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                   << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[7U] 
                                             >> 0x1cU))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                   << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                >> 2U))) 
                             << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0x3fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0xc0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0x2cU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                >> 8U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                   << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                >> 0xeU))) 
                             << 0x1eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU]) 
           | (0xfU & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                      >> 0x2cU))) ? 
                       ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                         << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                      >> 8U)) : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                                  << 0x12U) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                                    >> 0xeU))) 
                      >> 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
        = ((0xfffffc0fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU]) 
           | (0x3f0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                        >> 0x2eU)))
                          ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                              << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                          >> 0x14U))
                          : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                              << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[8U] 
                                        >> 0x1aU))) 
                        << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
        = ((0xffff03ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU]) 
           | (0xfc00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                         >> 0x30U)))
                           ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U]
                           : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                              >> 6U)) << 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
        = ((0xffc0ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU]) 
           | (0x3f0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                           >> 0x32U)))
                             ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                >> 0xcU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[9U] 
                                            >> 0x12U)) 
                           << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffff7fffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 1U)))))) 
              << 0x1fU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffeffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 2U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 3U)))))) 
              << 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffdffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 4U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 5U)))))) 
              << 0x21U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffbffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 6U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 7U)))))) 
              << 0x22U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffff7ffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 8U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 9U)))))) 
              << 0x23U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffefffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0xaU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0xbU)))))) 
              << 0x24U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffdfffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0xcU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0xdU)))))) 
              << 0x25U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffbfffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0xeU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0xfU)))))) 
              << 0x26U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffff7fffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x10U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x11U)))))) 
              << 0x27U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffeffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x12U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x13U)))))) 
              << 0x28U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffdffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x14U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x15U)))))) 
              << 0x29U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffbffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x16U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x17U)))))) 
              << 0x2aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffff7ffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x18U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x19U)))))) 
              << 0x2bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffefffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x1aU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x1bU)))))) 
              << 0x2cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffdfffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x1cU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x1dU)))))) 
              << 0x2dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffbfffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x1eU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x1fU)))))) 
              << 0x2eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffff7fffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x20U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x21U)))))) 
              << 0x2fU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffeffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x22U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x23U)))))) 
              << 0x30U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffdffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x24U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x25U)))))) 
              << 0x31U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffbffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x26U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x27U)))))) 
              << 0x32U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfff7ffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x28U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x29U)))))) 
              << 0x33U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffefffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x2aU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x2bU)))))) 
              << 0x34U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffdfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x2cU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x2dU)))))) 
              << 0x35U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffbfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x2eU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x2fU)))))) 
              << 0x36U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xff7fffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x30U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x31U)))))) 
              << 0x37U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfeffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x32U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x33U)))))) 
              << 0x38U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfdffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0x34U))))) 
              << 0x39U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0x3ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0xfc000000U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp))
                               ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U]
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                   << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                >> 6U))) 
                             << 0x1aU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0xffffffc0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                      >> 2U))) ? ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                   << 0x14U) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                     >> 0xcU))
                        : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                            << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                        >> 0x12U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0xfffff03fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0xfc0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                        >> 4U))) ? 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                           << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                     >> 0x18U)) : (
                                                   (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                                    << 2U) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[0U] 
                                                      >> 0x1eU))) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0xfffc0fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0x3f000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                          >> 6U))) ? 
                           ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                             << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                          >> 4U)) : 
                           ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                             << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                          >> 0xaU))) 
                          << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0xff03ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0xfc0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                           >> 8U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                 << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                              >> 0x10U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                 << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                             >> 0x16U))) 
                           << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0xc0ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0x3f000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0xaU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                   << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[1U] 
                                             >> 0x1cU))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                   << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                >> 2U))) 
                             << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
        = ((0x3fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U]) 
           | (0xc0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0xcU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                >> 8U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                   << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                >> 0xeU))) 
                             << 0x1eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0xfU & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                      >> 0xcU))) ? 
                       ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                         << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                      >> 8U)) : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                                  << 0x12U) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                                    >> 0xeU))) 
                      >> 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xfffffc0fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0x3f0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                        >> 0xeU))) ? 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                           << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                       >> 0x14U)) : 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                           << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[2U] 
                                     >> 0x1aU))) << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xffff03ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0xfc00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                         >> 0x10U)))
                           ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U]
                           : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                               << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                            >> 6U))) 
                         << 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xffc0ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0x3f0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                           >> 0x12U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                 << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                              >> 0xcU))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                 << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                             >> 0x12U))) 
                           << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xf03fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0xfc00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                            >> 0x14U)))
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                  << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                            >> 0x18U))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                  << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[3U] 
                                            >> 0x1eU))) 
                            << 0x16U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
        = ((0xfffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U]) 
           | (0xf0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0x16U)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                   << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                >> 4U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                   << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                >> 0xaU))) 
                             << 0x1cU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0xfffffffcU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (3U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                    >> 0x16U))) ? (
                                                   (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                                    << 0x1cU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                                      >> 4U))
                      : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                          << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                       >> 0xaU))) >> 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0xffffff03U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (0xfcU & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                       >> 0x18U))) ? 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                          << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                       >> 0x10U)) : 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                          << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                      >> 0x16U))) << 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0xffffc0ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (0x3f00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                         >> 0x1aU)))
                           ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                               << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[4U] 
                                         >> 0x1cU))
                           : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                               << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                            >> 2U))) 
                         << 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0xfff03fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (0xfc000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                          >> 0x1cU)))
                            ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                             >> 8U))
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                             >> 0xeU))) 
                          << 0xeU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0xfc0fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (0x3f00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                            >> 0x1eU)))
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                  << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                              >> 0x14U))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                  << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[5U] 
                                            >> 0x1aU))) 
                            << 0x14U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
        = ((0x3ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U]) 
           | (0xfc000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0x20U)))
                               ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U]
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                   << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                >> 6U))) 
                             << 0x1aU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0xffffffc0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                      >> 0x22U))) ? 
                       ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                         << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                      >> 0xcU)) : (
                                                   (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                                    << 0xeU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                                      >> 0x12U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0xfffff03fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0xfc0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                        >> 0x24U)))
                          ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                              << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                        >> 0x18U)) : 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                           << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[6U] 
                                     >> 0x1eU))) << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0xfffc0fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0x3f000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                          >> 0x26U)))
                            ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                             >> 4U))
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                             >> 0xaU))) 
                          << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0xff03ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0xfc0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                           >> 0x28U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                 << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                              >> 0x10U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                 << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                             >> 0x16U))) 
                           << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0xc0ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0x3f000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0x2aU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                   << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[7U] 
                                             >> 0x1cU))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                   << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                >> 2U))) 
                             << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
        = ((0x3fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U]) 
           | (0xc0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0x2cU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                >> 8U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                   << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                >> 0xeU))) 
                             << 0x1eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU]) 
           | (0xfU & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                      >> 0x2cU))) ? 
                       ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                         << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                      >> 8U)) : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                                  << 0x12U) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                                    >> 0xeU))) 
                      >> 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
        = ((0xfffffc0fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU]) 
           | (0x3f0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                        >> 0x2eU)))
                          ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                              << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                          >> 0x14U))
                          : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                              << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[8U] 
                                        >> 0x1aU))) 
                        << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
        = ((0xffff03ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU]) 
           | (0xfc00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                         >> 0x30U)))
                           ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U]
                           : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                              >> 6U)) << 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
        = ((0xffc0ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU]) 
           | (0x3f0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                           >> 0x32U)))
                             ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                >> 0xcU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[9U] 
                                            >> 0x12U)) 
                           << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffff7fffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 1U)))))) 
              << 0x1fU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffeffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 2U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 3U)))))) 
              << 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffdffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 4U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 5U)))))) 
              << 0x21U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffbffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 6U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 7U)))))) 
              << 0x22U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffff7ffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 8U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 9U)))))) 
              << 0x23U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffefffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0xaU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0xbU)))))) 
              << 0x24U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffdfffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0xcU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0xdU)))))) 
              << 0x25U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffbfffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0xeU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0xfU)))))) 
              << 0x26U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffff7fffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x10U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x11U)))))) 
              << 0x27U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffeffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x12U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x13U)))))) 
              << 0x28U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffdffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x14U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x15U)))))) 
              << 0x29U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffbffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x16U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x17U)))))) 
              << 0x2aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffff7ffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x18U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x19U)))))) 
              << 0x2bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffefffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x1aU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x1bU)))))) 
              << 0x2cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffdfffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x1cU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x1dU)))))) 
              << 0x2dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffbfffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x1eU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x1fU)))))) 
              << 0x2eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffff7fffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x20U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x21U)))))) 
              << 0x2fU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffeffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x22U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x23U)))))) 
              << 0x30U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffdffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x24U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x25U)))))) 
              << 0x31U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffbffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x26U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x27U)))))) 
              << 0x32U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfff7ffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x28U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x29U)))))) 
              << 0x33U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffefffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x2aU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x2bU)))))) 
              << 0x34U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffdfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x2cU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x2dU)))))) 
              << 0x35U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffbfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x2eU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x2fU)))))) 
              << 0x36U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xff7fffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x30U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x31U)))))) 
              << 0x37U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfeffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                              >> 0x32U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                                >> 0x33U)))))) 
              << 0x38U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfdffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp 
                                             >> 0x34U))))) 
              << 0x39U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
        = ((0xfffffff7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U]) 
           | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d) 
                             << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result 
        = ((0xffffffffffffff00ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result) 
           | (IData)((IData)((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_sign) 
                               << 7U) | ((0x40U & (
                                                   (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_sign)) 
                                                   << 6U)) 
                                         | (((0x200U 
                                              == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                             << 5U) 
                                            | (((0x100U 
                                                 == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                                << 4U) 
                                               | ((((0x10U 
                                                     == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                                    | (8U 
                                                       == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d))) 
                                                   << 3U) 
                                                  | ((((0x20U 
                                                        == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                                       | (4U 
                                                          == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d))) 
                                                      << 2U) 
                                                     | ((((0x40U 
                                                           == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                                          | (2U 
                                                             == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d))) 
                                                         << 1U) 
                                                        | ((0x80U 
                                                            == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                                           | (1U 
                                                              == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)))))))))))));
    if ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d 
            = ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                ? 0x80800001U : ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                                  ? 0x80800001U : (
                                                   (0x10U 
                                                    & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                                                    ? 0x80800001U
                                                    : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__status_d 
            = ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                ? 0x1fU : ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                            ? 0x1fU : ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                                        ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))));
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d 
            = ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                ? ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                    ? ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                        ? ((1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                                   >> 3U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                                             >> 0xbU)))
                            ? 0x7fc00000U : ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                              ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[3U]
                                              : ((0x800U 
                                                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                                  ? 
                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U]
                                                  : 
                                                 ((0U 
                                                   == 
                                                   (7U 
                                                    & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                                                       >> 3U)))
                                                   ? 
                                                  ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller)
                                                    ? 
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U]
                                                    : 
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[3U])
                                                   : 
                                                  ((1U 
                                                    == 
                                                    (7U 
                                                     & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                                                        >> 3U)))
                                                    ? 
                                                   ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller)
                                                     ? 
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[3U]
                                                     : 
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[2U])
                                                    : 0x80800001U)))))
                        : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result)
                    : 0x80800001U) : 0x80800001U);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__status_d 
            = ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                ? ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                    ? ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                        ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                        : 0U) : 0x1fU) : 0x1fU);
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
        = ((0xffffefffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U]) 
           | (0xfffff000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d) 
                             << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result 
        = ((0xffffffffffffff00ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result) 
           | (IData)((IData)((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_sign) 
                               << 7U) | ((0x40U & (
                                                   (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_sign)) 
                                                   << 6U)) 
                                         | (((0x200U 
                                              == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                             << 5U) 
                                            | (((0x100U 
                                                 == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                                << 4U) 
                                               | ((((0x10U 
                                                     == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                                    | (8U 
                                                       == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d))) 
                                                   << 3U) 
                                                  | ((((0x20U 
                                                        == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                                       | (4U 
                                                          == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d))) 
                                                      << 2U) 
                                                     | ((((0x40U 
                                                           == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                                          | (2U 
                                                             == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d))) 
                                                         << 1U) 
                                                        | ((0x80U 
                                                            == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)) 
                                                           | (1U 
                                                              == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)))))))))))));
    if ((0x80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d 
            = ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                ? 0x8010000000000001ULL : ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                                            ? 0x8010000000000001ULL
                                            : ((0x10U 
                                                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                                                ? 0x8010000000000001ULL
                                                : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result)));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__status_d 
            = ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                ? 0x1fU : ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                            ? 0x1fU : ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                                        ? 0U : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status))));
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d 
            = ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                ? ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                    ? ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                        ? ((1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                                   >> 3U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o) 
                                             >> 0xbU)))
                            ? 0x7ff8000000000000ULL
                            : ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                ? (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[7U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[6U])))
                                : ((0x800U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o))
                                    ? (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[4U])))
                                    : ((0U == (7U & 
                                               ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                                                >> 3U)))
                                        ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller)
                                            ? (((QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[4U])))
                                            : (((QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[7U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[6U]))))
                                        : ((1U == (7U 
                                                   & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q) 
                                                      >> 3U)))
                                            ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller)
                                                ? (
                                                   ((QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[7U])) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[6U])))
                                                : (
                                                   ((QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[5U])) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(
                                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[4U]))))
                                            : 0x8010000000000001ULL)))))
                        : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result)
                    : 0x8010000000000001ULL) : 0x8010000000000001ULL);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__status_d 
            = ((0x40U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                ? ((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                    ? ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q))
                        ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status)
                        : 0U) : 0x1fU) : 0x1fU);
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q 
        = ((0xffc00U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result = 0x7fc00000U;
    if ((1U & (~ ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                    >> 4U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                              >> 5U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                          >> 5U) & 
                                         ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                          >> 4U)))))) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_nan)))) {
            if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_inf) {
                if ((1U & (~ (((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                 | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b)) 
                                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c)) 
                               >> 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction))))) {
                    if ((0x10U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                  | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b)))) {
                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result 
                            = (0x7f800000U | (0x80000000U 
                                              & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a 
                                                 ^ vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b)));
                    } else {
                        if ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c))) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result 
                                = (0x7f800000U | (0x80000000U 
                                                  & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c));
                        }
                    }
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status = 0U;
    if ((1U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                 >> 4U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                           >> 5U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                       >> 5U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                                 >> 4U))))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status 
            = (0x10U | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status));
    } else {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_nan) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status 
                = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status)) 
                   | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                   | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c))) 
                               << 2U)));
        } else {
            if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_inf) {
                if ((((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                        | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b)) 
                       & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c)) 
                      >> 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status 
                        = (0x10U | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status));
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special = 0U;
    if ((1U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                 >> 4U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                           >> 5U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                       >> 5U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                                 >> 4U))))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special = 1U;
    } else {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_nan) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special = 1U;
        } else {
            if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_inf) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special = 1U;
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference 
        = (0x3ffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_addend) 
                     - (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q 
        = ((0x3ffe000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result = 0x7ff8000000000000ULL;
    if ((1U & (~ ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                    >> 4U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                              >> 5U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                          >> 5U) & 
                                         ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                          >> 4U)))))) {
        if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_nan)))) {
            if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_inf) {
                if ((1U & (~ (((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                 | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b)) 
                                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c)) 
                               >> 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction))))) {
                    if ((0x10U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                  | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b)))) {
                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result 
                            = (0x7ff0000000000000ULL 
                               | ((QData)((IData)((1U 
                                                   & ((IData)(
                                                              (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a 
                                                               >> 0x3fU)) 
                                                      ^ (IData)(
                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b 
                                                                 >> 0x3fU)))))) 
                                  << 0x3fU));
                    } else {
                        if ((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c))) {
                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result 
                                = (0x7ff0000000000000ULL 
                                   | ((QData)((IData)(
                                                      (1U 
                                                       & (IData)(
                                                                 (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c 
                                                                  >> 0x3fU))))) 
                                      << 0x3fU));
                        }
                    }
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status = 0U;
    if ((1U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                 >> 4U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                           >> 5U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                       >> 5U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                                 >> 4U))))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status 
            = (0x10U | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status));
    } else {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_nan) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status 
                = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status)) 
                   | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                   | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c))) 
                               << 2U)));
        } else {
            if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_inf) {
                if ((((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                        | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b)) 
                       & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c)) 
                      >> 4U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction))) {
                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status 
                        = (0x10U | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status));
                }
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special = 0U;
    if ((1U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                 >> 4U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                           >> 5U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a) 
                                       >> 5U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b) 
                                                 >> 4U))))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special = 1U;
    } else {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_nan) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special = 1U;
        } else {
            if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_inf) {
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special = 1U;
            }
        }
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference 
        = (0x1fffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_addend) 
                      - (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q 
        = ((0xff00U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q)) 
           | ((0x27U >= (0x38U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q)))
               ? (0xffU & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                   >> (0x38U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q)))))
               : 0U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[0U] 
        = (IData)((QData)((IData)(((0x800000U & ((IData)(
                                                         (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                          >> 7U)) 
                                                 << 0x17U)) 
                                   | (0x7fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[2U])))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[1U] 
        = (IData)(((QData)((IData)(((0x800000U & ((IData)(
                                                          (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                           >> 7U)) 
                                                  << 0x17U)) 
                                    | (0x7fffffU & 
                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[2U])))) 
                   >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[2U] 
        = (IData)((((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                   >> 0xfU))))) 
                    << 0x34U) | (0xfffffffffffffULL 
                                 & (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[3U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[2U]))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[3U] 
        = (IData)(((((QData)((IData)((1U & (IData)(
                                                   (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info 
                                                    >> 0xfU))))) 
                     << 0x34U) | (0xfffffffffffffULL 
                                  & (((QData)((IData)(
                                                      vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[3U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[2U]))))) 
                   >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr 
        = (0xffU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_en)
                     ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_cnt_q)
                     : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_en)
                         ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                             << 0x17U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                          >> 9U)) : (IData)(
                                                            (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d 
                                                             >> 4U)))));
    vlTOPp->__Vfunc_icache_way_bin2oh__157__in = (3U 
                                                  & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[1U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                                        >> 2U)));
    vlTOPp->__Vfunc_icache_way_bin2oh__157__out = 0U;
    vlTOPp->__Vfunc_icache_way_bin2oh__157__out = ((IData)(vlTOPp->__Vfunc_icache_way_bin2oh__157__out) 
                                                   | ((IData)(1U) 
                                                      << (IData)(vlTOPp->__Vfunc_icache_way_bin2oh__157__in)));
    vlTOPp->__Vfunc_icache_way_bin2oh__157__Vfuncout 
        = vlTOPp->__Vfunc_icache_way_bin2oh__157__out;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_req 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_en) 
            | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_rden))
            ? 0xfU : (((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                        >> 0x11U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_en))
                       ? 0xfU : (((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[0U] 
                                   >> 0x12U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_en))
                                  ? (IData)(vlTOPp->__Vfunc_icache_way_bin2oh__157__Vfuncout)
                                  : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__repl_way_oh_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__wdata_aligned = 0ULL;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__wdata_aligned 
        = ((0xffffe00000000000ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__wdata_aligned) 
           | (((QData)((IData)(((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren)
                                 ? 1U : 0U))) << 0x2cU) 
              | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_q));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__wdata_aligned = 0ULL;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__wdata_aligned 
        = ((0xffffe00000000000ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__wdata_aligned) 
           | (((QData)((IData)((1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren)
                                        ? 0xfU : 0U) 
                                      >> 1U)))) << 0x2cU) 
              | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_q));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__wdata_aligned = 0ULL;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__wdata_aligned 
        = ((0xffffe00000000000ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__wdata_aligned) 
           | (((QData)((IData)((1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren)
                                        ? 0xfU : 0U) 
                                      >> 2U)))) << 0x2cU) 
              | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_q));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__wdata_aligned = 0ULL;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__wdata_aligned 
        = ((0xffffe00000000000ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__wdata_aligned) 
           | (((QData)((IData)((1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren)
                                        ? 0xfU : 0U) 
                                      >> 3U)))) << 0x2cU) 
              | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_q));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_we 
        = (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren) 
            | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_en)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_en));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req 
        = ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_rden)
            ? 0xfU : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren)
                       ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__repl_way_oh_q)
                       : 0U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lfsr__DOT__lfsr_d 
        = (0xfU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren) 
                    & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes)))
                    ? (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lfsr__DOT__lfsr_q) 
                        >> 1U) ^ (0xcU & (- (IData)(
                                                    (1U 
                                                     & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lfsr__DOT__lfsr_q))))))
                    : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lfsr__DOT__lfsr_q)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[1U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[1U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[2U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[2U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[3U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[3U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[4U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[4U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[5U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[5U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[6U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[6U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[7U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[7U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[8U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[8U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[9U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[9U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xaU] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xaU];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xbU] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xbU];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xcU] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xcU];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xdU] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xdU];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xeU] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xeU];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xfU] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xfU];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x10U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x10U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x11U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x11U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x12U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x12U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x13U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x13U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x14U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x14U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x15U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x15U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x16U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x16U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x17U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x17U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x18U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x18U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x19U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x19U];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x1aU] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x1aU];
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x1bU] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x1bU];
    if ((1U & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__debug_mode_q)))) {
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_miss_cache_perf) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0U] 
                = (IData)((1ULL + (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0U])))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[1U] 
                = (IData)(((1ULL + (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[1U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0U])))) 
                           >> 0x20U));
        }
        if (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_allocate) 
             & (~ ((2U >= (3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_reqs__DOT__gen_lzc__DOT__index_nodes))) 
                   & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_nc) 
                      >> (3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_reqs__DOT__gen_lzc__DOT__index_nodes))))))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[2U] 
                = (IData)((1ULL + (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[2U])))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[3U] 
                = (IData)(((1ULL + (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[3U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[2U])))) 
                           >> 0x20U));
        }
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__itlb_miss_ex_perf) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[4U] 
                = (IData)((1ULL + (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[5U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[4U])))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[5U] 
                = (IData)(((1ULL + (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[5U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[4U])))) 
                           >> 0x20U));
        }
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__dtlb_miss_ex_perf) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[6U] 
                = (IData)((1ULL + (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[7U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[6U])))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[7U] 
                = (IData)(((1ULL + (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[7U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[6U])))) 
                           >> 0x20U));
        }
        if ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__commit_ack))) {
            if ((1U == (0xfU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xaU] 
                                 << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U] 
                                              >> 2U))))) {
                __Vtemp7938 = (1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[9U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[8U]))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[8U] 
                    = (IData)((1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[9U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[8U])))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[9U] 
                    = (IData)((__Vtemp7938 >> 0x20U));
            }
            if ((2U == (0xfU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xaU] 
                                 << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U] 
                                              >> 2U))))) {
                __Vtemp7939 = (1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xbU])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xaU]))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xaU] 
                    = (IData)((1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xbU])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xaU])))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xbU] 
                    = (IData)((__Vtemp7939 >> 0x20U));
            }
            if ((4U == (0xfU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xaU] 
                                 << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U] 
                                              >> 2U))))) {
                __Vtemp7940 = (1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x11U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x10U]))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x10U] 
                    = (IData)((1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x11U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x10U])))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x11U] 
                    = (IData)((__Vtemp7940 >> 0x20U));
            }
            if ((((4U == (0xfU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0xaU] 
                                   << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U] 
                                                >> 2U)))) 
                  & ((0U == (0x7fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U] 
                                       << 5U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[8U] 
                                                 >> 0x1bU)))) 
                     | (0x13U == (0x7fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U] 
                                            << 5U) 
                                           | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[8U] 
                                              >> 0x1bU)))))) 
                 & ((1U == (0x3fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U] 
                                      << 0x17U) | (
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[8U] 
                                                   >> 9U)))) 
                    | (5U == (0x3fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U] 
                                        << 0x17U) | 
                                       (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[8U] 
                                        >> 9U))))))) {
                __Vtemp7941 = (1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x13U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x12U]))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x12U] 
                    = (IData)((1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x13U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x12U])))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x13U] 
                    = (IData)((__Vtemp7941 >> 0x20U));
            }
            if (((0x13U == (0x7fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U] 
                                      << 5U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[8U] 
                                                >> 0x1bU)))) 
                 & (0U == (0x3fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[9U] 
                                     << 0x17U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[8U] 
                                                  >> 9U)))))) {
                __Vtemp7942 = (1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x15U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x14U]))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x14U] 
                    = (IData)((1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x15U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x14U])))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x15U] 
                    = (IData)((__Vtemp7942 >> 0x20U));
            }
        }
        if ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__commit_ack))) {
            if ((1U == (0xfU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U] 
                                 << 0x15U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U] 
                                              >> 0xbU))))) {
                __Vtemp7943 = (1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[9U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[8U]))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[8U] 
                    = (IData)((1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[9U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[8U])))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[9U] 
                    = (IData)((__Vtemp7943 >> 0x20U));
            }
            if ((2U == (0xfU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U] 
                                 << 0x15U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U] 
                                              >> 0xbU))))) {
                __Vtemp7944 = (1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xbU])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xaU]))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xaU] 
                    = (IData)((1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xbU])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xaU])))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xbU] 
                    = (IData)((__Vtemp7944 >> 0x20U));
            }
            if ((4U == (0xfU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U] 
                                 << 0x15U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U] 
                                              >> 0xbU))))) {
                __Vtemp7945 = (1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x11U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x10U]))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x10U] 
                    = (IData)((1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x11U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x10U])))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x11U] 
                    = (IData)((__Vtemp7945 >> 0x20U));
            }
            if ((((4U == (0xfU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U] 
                                   << 0x15U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U] 
                                                >> 0xbU)))) 
                  & ((0U == (0x7fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U] 
                                       << 0x1cU) | 
                                      (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U] 
                                       >> 4U)))) | 
                     (0x13U == (0x7fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U] 
                                          << 0x1cU) 
                                         | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U] 
                                            >> 4U)))))) 
                 & ((1U == (0x3fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U] 
                                      << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x13U] 
                                                  >> 0x12U)))) 
                    | (5U == (0x3fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U] 
                                        << 0xeU) | 
                                       (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x13U] 
                                        >> 0x12U))))))) {
                __Vtemp7946 = (1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x13U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x12U]))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x12U] 
                    = (IData)((1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x13U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x12U])))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x13U] 
                    = (IData)((__Vtemp7946 >> 0x20U));
            }
            if (((0x13U == (0x7fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x15U] 
                                      << 0x1cU) | (
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U] 
                                                   >> 4U)))) 
                 & (0U == (0x3fU & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x14U] 
                                     << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[0x13U] 
                                                 >> 0x12U)))))) {
                __Vtemp7947 = (1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x15U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x14U]))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x14U] 
                    = (IData)((1ULL + (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x15U])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x14U])))));
                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x15U] 
                    = (IData)((__Vtemp7947 >> 0x20U));
            }
        }
        if ((1U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_commit[0U])) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xcU] 
                = (IData)((1ULL + (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xdU])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xcU])))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xdU] 
                = (IData)(((1ULL + (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xdU])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xcU])))) 
                           >> 0x20U));
        }
        if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__eret) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xeU] 
                = (IData)((1ULL + (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xfU])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xeU])))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0xfU] 
                = (IData)(((1ULL + (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xfU])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0xeU])))) 
                           >> 0x20U));
        }
        if ((1U & ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__resolved_branch[4U] 
                    >> 5U) & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__resolved_branch[0U] 
                              >> 4U)))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x16U] 
                = (IData)((1ULL + (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x17U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x16U])))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x17U] 
                = (IData)(((1ULL + (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x17U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x16U])))) 
                           >> 0x20U));
        }
        if ((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_cnt_q))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x18U] 
                = (IData)((1ULL + (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x19U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x18U])))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x19U] 
                = (IData)(((1ULL + (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x19U])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x18U])))) 
                           >> 0x20U));
        }
        if ((3U == (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__instr_queue_empty))) {
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x1aU] 
                = (IData)((1ULL + (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x1bU])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x1aU])))));
            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[0x1bU] 
                = (IData)(((1ULL + (((QData)((IData)(
                                                     vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x1bU])) 
                                     << 0x20U) | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[0x1aU])))) 
                           >> 0x20U));
        }
    }
    if (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__we_csr_perf) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT____Vlvbound1 
            = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vcellout__csr_regfile_i__perf_data_o;
        if ((0x37fU >= (0x3ffffU & (((0xb00U | (0x1fU 
                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__csr_buffer_i__DOT__csr_reg_q) 
                                                   >> 1U))) 
                                     - (IData)(0xb03U)) 
                                    << 6U)))) {
            VL_ASSIGNSEL_WIIQ(64,(0x3ffffU & (((0xb00U 
                                                | (0x1fU 
                                                   & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__csr_buffer_i__DOT__csr_reg_q) 
                                                      >> 1U))) 
                                               - (IData)(0xb03U)) 
                                              << 6U)), vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d, vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT____Vlvbound1);
        }
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[1U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[1U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[2U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[2U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[3U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[3U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[4U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[4U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[5U] 
        = ((0xffffff00U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[5U]) 
           | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[5U]);
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[5U] 
        = ((0xffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[5U]) 
           | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[6U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[7U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[8U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[9U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xaU] 
        = ((0xffff0000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xaU]) 
           | ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                        >> 0x18U)) | (0xffffff00U & 
                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[5U] 
                                       << 8U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xaU] 
        = ((0xffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xaU]) 
           | (0xffff0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                             << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xbU] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                       >> 0x10U)) | (0xffff0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xcU] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                       >> 0x10U)) | (0xffff0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xdU] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                       >> 0x10U)) | (0xffff0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xeU] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                       >> 0x10U)) | (0xffff0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xfU] 
        = ((0xff000000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xfU]) 
           | ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                          >> 0x10U)) | (0xffff0000U 
                                        & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[5U] 
                                           << 0x10U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xfU] 
        = ((0xffffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xfU]) 
           | (0xff000000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                             << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x10U] 
        = ((0xffffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                         >> 8U)) | (0xff000000U & (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                                                   << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x11U] 
        = ((0xffffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                         >> 8U)) | (0xff000000U & (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                                                   << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x12U] 
        = ((0xffffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                         >> 8U)) | (0xff000000U & (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                                                   << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x13U] 
        = ((0xffffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                         >> 8U)) | (0xff000000U & (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                                                   << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x14U] 
        = ((0xffffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                         >> 8U)) | (0xff000000U & (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[5U] 
                                                   << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x15U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[0U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x16U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[1U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x17U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[2U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x18U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[3U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x19U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[4U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1aU] 
        = ((0xffffff00U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1aU]) 
           | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[5U]);
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1aU] 
        = ((0xffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1aU]) 
           | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1bU] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1cU] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1dU] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1eU] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1fU] 
        = ((0xffff0000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1fU]) 
           | ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                        >> 0x18U)) | (0xffffff00U & 
                                      (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[5U] 
                                       << 8U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1fU] 
        = ((0xffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1fU]) 
           | (0xffff0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                             << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x20U] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                       >> 0x10U)) | (0xffff0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x21U] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                       >> 0x10U)) | (0xffff0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x22U] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                       >> 0x10U)) | (0xffff0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x23U] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                       >> 0x10U)) | (0xffff0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x24U] 
        = ((0xff000000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x24U]) 
           | ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                          >> 0x10U)) | (0xffff0000U 
                                        & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[5U] 
                                           << 0x10U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x24U] 
        = ((0xffffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x24U]) 
           | (0xff000000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                             << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x25U] 
        = ((0xffffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                         >> 8U)) | (0xff000000U & (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                                                   << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x26U] 
        = ((0xffffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                         >> 8U)) | (0xff000000U & (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                                                   << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x27U] 
        = ((0xffffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                         >> 8U)) | (0xff000000U & (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                                                   << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x28U] 
        = ((0xffffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                         >> 8U)) | (0xff000000U & (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                                                   << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x29U] 
        = ((0xffffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                         >> 8U)) | (0xff000000U & (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[5U] 
                                                   << 0x18U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2aU] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[0U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2bU] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[1U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2cU] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[2U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2dU] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[3U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2eU] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[4U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2fU] 
        = ((0xffffff00U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2fU]) 
           | vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[5U]);
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2fU] 
        = ((0xffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2fU]) 
           | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x30U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[0U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x31U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[1U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x32U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[2U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x33U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[3U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x34U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[4U] 
                     >> 0x18U)) | (0xffffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[5U] 
                                                  << 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((6U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((5U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffeU & (((1U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q)) 
                              << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffcU & (((2U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((5U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffffeU & (((1U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q)) 
                              << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffffcU & (((2U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_ack 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_ack)) 
           | (4U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes) 
                    & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes 
        = ((5U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes)) 
           | (2U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked) 
                     << 1U) | (0xfffffffeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes)) 
           | (4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked)) 
                 | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked) 
                     >> 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0xe00U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                             >> 3U)) << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xff8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0x7000U & (((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                           ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                              >> 6U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                        >> 9U)) << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0xe00U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                             >> 3U)) << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xff8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0x7000U & (((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                           ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                              >> 6U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                        >> 9U)) << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
               ? (4U | (3U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                              >> 6U))) : (3U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                >> 3U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1fffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                ? (2U | (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                               >> 0xcU))) : (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                   >> 9U))) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                ? (2U | (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                               >> 0x12U))) : (1U & 
                                              (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                               >> 0xfU))) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0xe00U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                             >> 3U)) << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xff8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0x7000U & (((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                           ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                              >> 6U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                        >> 9U)) << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0xe00U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                             >> 3U)) << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xff8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0x7000U & (((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                           ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                              >> 6U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                        >> 9U)) << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
               ? (4U | (3U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                              >> 6U))) : (3U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                >> 3U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1fffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                ? (2U | (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                               >> 0xcU))) : (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                   >> 9U))) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                ? (2U | (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                               >> 0x12U))) : (1U & 
                                              (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                               >> 0xfU))) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7eU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7dU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                  >> 3U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7bU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                  >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 2U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 3U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 4U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 5U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 6U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid 
        = ((0xdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid)) 
           | (2U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                    << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
              << 9U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1f8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
              << 0xcU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
        = ((0xfffffe0fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_merged_slice__DOT__i_multifmt_slice__status_o) 
                             << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
        = ((0x1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U]) 
           | (0xfffffe00U & ((IData)(((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux))
                                       ? (((QData)((IData)(
                                                           vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[
                                                           ((IData)(1U) 
                                                            + 
                                                            (6U 
                                                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                << 1U)))])) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[
                                                            (6U 
                                                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                << 1U))])))
                                       : ((0x13fU >= 
                                           (0x1c0U 
                                            & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                               << 6U)))
                                           ? (((QData)((IData)(
                                                               vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[
                                                               ((IData)(1U) 
                                                                + 
                                                                (0xeU 
                                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                    << 1U)))])) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[
                                                                (0xeU 
                                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                    << 1U))])))
                                           : 0ULL))) 
                             << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
        = ((0x1ffU & ((IData)(((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux))
                                ? (((QData)((IData)(
                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[
                                                    ((IData)(1U) 
                                                     + 
                                                     (6U 
                                                      & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                         << 1U)))])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[
                                                                (6U 
                                                                 & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                    << 1U))])))
                                : ((0x13fU >= (0x1c0U 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                  << 6U)))
                                    ? (((QData)((IData)(
                                                        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[
                                                        ((IData)(1U) 
                                                         + 
                                                         (0xeU 
                                                          & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                             << 1U)))])) 
                                        << 0x20U) | (QData)((IData)(
                                                                    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[
                                                                    (0xeU 
                                                                     & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                        << 1U))])))
                                    : 0ULL))) >> 0x17U)) 
           | (0xfffffe00U & ((IData)((((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux))
                                        ? (((QData)((IData)(
                                                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[
                                                            ((IData)(1U) 
                                                             + 
                                                             (6U 
                                                              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                 << 1U)))])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[
                                                             (6U 
                                                              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                 << 1U))])))
                                        : ((0x13fU 
                                            >= (0x1c0U 
                                                & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                   << 6U)))
                                            ? (((QData)((IData)(
                                                                vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[
                                                                ((IData)(1U) 
                                                                 + 
                                                                 (0xeU 
                                                                  & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                     << 1U)))])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[
                                                                 (0xeU 
                                                                  & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                     << 1U))])))
                                            : 0ULL)) 
                                      >> 0x20U)) << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
        = ((0xfffffe00U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U]) 
           | (0x1ffU & ((IData)((((0x10U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux))
                                   ? (((QData)((IData)(
                                                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[
                                                       ((IData)(1U) 
                                                        + 
                                                        (6U 
                                                         & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                            << 1U)))])) 
                                       << 0x20U) | (QData)((IData)(
                                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[
                                                                   (6U 
                                                                    & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                       << 1U))])))
                                   : ((0x13fU >= (0x1c0U 
                                                  & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                     << 6U)))
                                       ? (((QData)((IData)(
                                                           vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[
                                                           ((IData)(1U) 
                                                            + 
                                                            (0xeU 
                                                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                << 1U)))])) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[
                                                            (0xeU 
                                                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux) 
                                                                << 1U))])))
                                       : 0ULL)) >> 0x20U)) 
                        >> 0x17U)));
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Start_S) 
         & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DN 
            = (0x1fffffffffffffULL & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D 
                                      << (0x3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U])));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DN 
            = (0xfffU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_D) 
                          - (0x3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U])) 
                         + (0U != (0x3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U]))));
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DN 
            = (0x1fffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DP);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DN 
            = (0xfffU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP));
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffffeULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | (IData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 1U)) 
                                    | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                               >> 2U)))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffffdULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 3U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 4U)))))) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffffbULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 5U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 6U)))))) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffff7ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 7U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 8U)))))) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffffefULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 9U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0xaU)))))) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffffdfULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0xbU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0xcU)))))) 
              << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffffbfULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0xdU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0xeU)))))) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffff7fULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0xfU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x10U)))))) 
              << 7U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffeffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x11U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x12U)))))) 
              << 8U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffdffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x13U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x14U)))))) 
              << 9U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffbffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x15U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x16U)))))) 
              << 0xaU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffff7ffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x17U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x18U)))))) 
              << 0xbU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffefffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x19U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x1aU)))))) 
              << 0xcU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffdfffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x1bU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x1cU)))))) 
              << 0xdU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffbfffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x1dU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x1eU)))))) 
              << 0xeU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffff7fffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x1fU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x20U)))))) 
              << 0xfU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffeffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x21U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x22U)))))) 
              << 0x10U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffdffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x23U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x24U)))))) 
              << 0x11U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffbffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x25U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x26U)))))) 
              << 0x12U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffff7ffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x27U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x28U)))))) 
              << 0x13U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffefffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x29U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x2aU)))))) 
              << 0x14U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffdfffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x2bU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x2cU)))))) 
              << 0x15U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffbfffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x2dU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x2eU)))))) 
              << 0x16U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffff7fffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x2fU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x30U)))))) 
              << 0x17U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffeffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x31U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x32U)))))) 
              << 0x18U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffdffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x33U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x34U)))))) 
              << 0x19U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffbffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x35U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x36U)))))) 
              << 0x1aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffff7ffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x37U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x38U)))))) 
              << 0x1bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffefffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x39U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x3aU)))))) 
              << 0x1cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffdfffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x3bU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x3cU)))))) 
              << 0x1dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffbfffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x3dU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x3eU)))))) 
              << 0x1eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0xffffffc0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                      >> 1U))) ? ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                   << 0x1aU) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
                                                     >> 6U))
                        : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
                            << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
                                         >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0xfffff03fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0xfc0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                        >> 3U))) ? 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
                           << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
                                       >> 0x12U)) : 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
                           << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
                                     >> 0x18U))) << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0xfffc0fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0x3f000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                          >> 5U))) ? 
                           ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
                             << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
                                       >> 0x1eU)) : 
                           ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                             << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
                                          >> 4U))) 
                          << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0xff03ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0xfc0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 7U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                 << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
                                              >> 0xaU))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                 << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
                                              >> 0x10U))) 
                           << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0xc0ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0x3f000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 9U)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                   << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
                                               >> 0x16U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                   << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
                                             >> 0x1cU))) 
                             << 0x18U)));
    __Vtemp7993 = (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0xbU)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                                 << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                              >> 2U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                                 << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                              >> 8U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0x3fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0xc0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0xbU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                                   << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                >> 2U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                >> 8U))) 
                             << 0x1eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0x3fffffffU & (__Vtemp7993 >> 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xfffffc0fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0x3f0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                        >> 0xdU))) ? 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                           << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                        >> 0xeU)) : 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                           << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                       >> 0x14U))) 
                        << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xffff03ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0xfc00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                         >> 0xfU)))
                           ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                               << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
                                         >> 0x1aU))
                           : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U]) 
                         << 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xffc0ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0x3f0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x11U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                 << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                                              >> 6U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                 << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                                              >> 0xcU))) 
                           << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xf03fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0xfc00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                            >> 0x13U)))
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                  << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                                              >> 0x12U))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                  << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                                            >> 0x18U))) 
                            << 0x16U)));
    __Vtemp7998 = (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x15U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                 << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                                           >> 0x1eU))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                                 << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                              >> 4U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xfffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0xf0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0x15U)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                   << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
                                             >> 0x1eU))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                                   << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                                >> 4U))) 
                             << 0x1cU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0xfffffffcU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0xfffffffU & (__Vtemp7998 >> 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0xffffff03U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0xfcU & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                       >> 0x17U))) ? 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                          << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                       >> 0xaU)) : 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                          << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                       >> 0x10U))) 
                       << 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0xffffc0ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0x3f00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                         >> 0x19U)))
                           ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                               << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                           >> 0x16U))
                           : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                               << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
                                         >> 0x1cU))) 
                         << 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0xfff03fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0xfc000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                          >> 0x1bU)))
                            ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
                                << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                                             >> 2U))
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
                                << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                                             >> 8U))) 
                          << 0xeU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0xfc0fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0x3f00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                            >> 0x1dU)))
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
                                  << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                                               >> 0xeU))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
                                  << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                                              >> 0x14U))) 
                            << 0x14U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0x3ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0xfc000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0x1fU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
                                   << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
                                             >> 0x1aU))
                               : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U]) 
                             << 0x1aU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0xffffffc0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                      >> 0x21U))) ? 
                       ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
                         << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
                                      >> 6U)) : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
                                                  << 0x14U) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
                                                    >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0xfffff03fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0xfc0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                        >> 0x23U)))
                          ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
                              << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
                                          >> 0x12U))
                          : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
                              << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
                                        >> 0x18U))) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0xfffc0fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0x3f000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                          >> 0x25U)))
                            ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
                                << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[6U] 
                                          >> 0x1eU))
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
                                             >> 4U))) 
                          << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0xff03ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0xfc0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x27U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                 << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
                                              >> 0xaU))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                 << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
                                              >> 0x10U))) 
                           << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0xc0ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0x3f000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0x29U)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                   << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
                                               >> 0x16U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                   << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[7U] 
                                             >> 0x1cU))) 
                             << 0x18U)));
    __Vtemp8009 = (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x2bU)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                                 << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                              >> 2U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                                 << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                              >> 8U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0x3fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0xc0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0x2bU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                                   << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                                >> 2U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                                >> 8U))) 
                             << 0x1eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0x3fffffffU & (__Vtemp8009 >> 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xfffffc0fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0x3f0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                        >> 0x2dU)))
                          ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                              << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                           >> 0xeU))
                          : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                              << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                          >> 0x14U))) 
                        << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xffff03ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0xfc00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                         >> 0x2fU)))
                           ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                               << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[8U] 
                                         >> 0x1aU))
                           : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U]) 
                         << 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xffc0ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0x3f0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x31U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                 << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                                              >> 6U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                 << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                                              >> 0xcU))) 
                           << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xf03fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0xfc00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                            >> 0x33U)))
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                  << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                                              >> 0x12U))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                  << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                                            >> 0x18U))) 
                            << 0x16U)));
    __Vtemp8014 = (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x35U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                 << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                                           >> 0x1eU))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                                 << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                              >> 4U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xfffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0xf0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0x35U)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                   << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[9U] 
                                             >> 0x1eU))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                                   << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                                >> 4U))) 
                             << 0x1cU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0xfffffffcU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0xfffffffU & (__Vtemp8014 >> 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0xffffff03U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0xfcU & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                       >> 0x37U))) ? 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                          << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                       >> 0xaU)) : 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                          << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                       >> 0x10U))) 
                       << 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0xffffc0ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0x3f00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                         >> 0x39U)))
                           ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                               << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                           >> 0x16U))
                           : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                               << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                         >> 0x1cU))) 
                         << 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0xfff03fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0xfc000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                          >> 0x3bU)))
                            ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                               >> 2U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                                         >> 8U)) << 0xeU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0xfc0fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0x3f00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes 
                                            >> 0x3dU)))
                              ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                                 >> 0xeU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                                             >> 0x14U)) 
                            << 0x14U)));
    if (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Start_S) 
         & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DN 
            = (0x1fffffffffffffULL & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D 
                                      << (0x3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U])));
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_norm_DN 
            = (0xfffU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_D) 
                          - (0x3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U])) 
                         + (0U != (0x3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U]))));
    } else {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DN 
            = (0x1fffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DP);
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_norm_DN 
            = (0xfffU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_norm_DP));
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffffeULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | (IData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 1U)) 
                                    | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                               >> 2U)))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffffdULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 3U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 4U)))))) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffffbULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 5U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 6U)))))) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffff7ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 7U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 8U)))))) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffffefULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 9U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0xaU)))))) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffffdfULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0xbU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0xcU)))))) 
              << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffffbfULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0xdU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0xeU)))))) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffff7fULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0xfU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x10U)))))) 
              << 7U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffeffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x11U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x12U)))))) 
              << 8U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffdffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x13U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x14U)))))) 
              << 9U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffffbffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x15U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x16U)))))) 
              << 0xaU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffff7ffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x17U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x18U)))))) 
              << 0xbU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffefffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x19U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x1aU)))))) 
              << 0xcU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffdfffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x1bU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x1cU)))))) 
              << 0xdU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffffbfffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x1dU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x1eU)))))) 
              << 0xeU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffff7fffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x1fU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x20U)))))) 
              << 0xfU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffeffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x21U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x22U)))))) 
              << 0x10U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffdffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x23U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x24U)))))) 
              << 0x11U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffffbffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x25U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x26U)))))) 
              << 0x12U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffff7ffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x27U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x28U)))))) 
              << 0x13U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffefffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x29U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x2aU)))))) 
              << 0x14U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffdfffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x2bU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x2cU)))))) 
              << 0x15U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffffbfffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x2dU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x2eU)))))) 
              << 0x16U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffff7fffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x2fU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x30U)))))) 
              << 0x17U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffeffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x31U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x32U)))))) 
              << 0x18U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffdffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x33U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x34U)))))) 
              << 0x19U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffffbffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x35U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x36U)))))) 
              << 0x1aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfffffffff7ffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x37U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x38U)))))) 
              << 0x1bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffefffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x39U)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x3aU)))))) 
              << 0x1cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffdfffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x3bU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x3cU)))))) 
              << 0x1dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xffffffffbfffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes) 
           | ((QData)((IData)((1U & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                              >> 0x3dU)) 
                                     | (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                                >> 0x3eU)))))) 
              << 0x1eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0xffffffc0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                      >> 1U))) ? ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
                                                   << 0x1aU) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
                                                     >> 6U))
                        : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
                            << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
                                         >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0xfffff03fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0xfc0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                        >> 3U))) ? 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
                           << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
                                       >> 0x12U)) : 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
                           << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
                                     >> 0x18U))) << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0xfffc0fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0x3f000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                          >> 5U))) ? 
                           ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
                             << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
                                       >> 0x1eU)) : 
                           ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                             << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
                                          >> 4U))) 
                          << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0xff03ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0xfc0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 7U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                 << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
                                              >> 0xaU))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                 << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
                                              >> 0x10U))) 
                           << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0xc0ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0x3f000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 9U)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                   << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
                                               >> 0x16U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                   << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
                                             >> 0x1cU))) 
                             << 0x18U)));
    __Vtemp8055 = (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0xbU)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                                 << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                              >> 2U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                                 << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                              >> 8U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U] 
        = ((0x3fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0U]) 
           | (0xc0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0xbU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                                   << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                >> 2U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                                >> 8U))) 
                             << 0x1eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0x3fffffffU & (__Vtemp8055 >> 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xfffffc0fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0x3f0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                        >> 0xdU))) ? 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                           << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                        >> 0xeU)) : 
                         ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                           << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                       >> 0x14U))) 
                        << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xffff03ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0xfc00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                         >> 0xfU)))
                           ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                               << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
                                         >> 0x1aU))
                           : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U]) 
                         << 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xffc0ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0x3f0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x11U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                 << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                                              >> 6U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                 << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                                              >> 0xcU))) 
                           << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xf03fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0xfc00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                            >> 0x13U)))
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                  << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                                              >> 0x12U))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                  << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                                            >> 0x18U))) 
                            << 0x16U)));
    __Vtemp8060 = (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x15U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                 << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                                           >> 0x1eU))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                                 << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                              >> 4U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U] 
        = ((0xfffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[1U]) 
           | (0xf0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0x15U)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                   << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
                                             >> 0x1eU))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                                   << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                                >> 4U))) 
                             << 0x1cU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0xfffffffcU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0xfffffffU & (__Vtemp8060 >> 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0xffffff03U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0xfcU & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                       >> 0x17U))) ? 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                          << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                       >> 0xaU)) : 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                          << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                       >> 0x10U))) 
                       << 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0xffffc0ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0x3f00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                         >> 0x19U)))
                           ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                               << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                           >> 0x16U))
                           : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                               << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
                                         >> 0x1cU))) 
                         << 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0xfff03fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0xfc000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                          >> 0x1bU)))
                            ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
                                << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                                             >> 2U))
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
                                << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                                             >> 8U))) 
                          << 0xeU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0xfc0fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0x3f00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                            >> 0x1dU)))
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
                                  << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                                               >> 0xeU))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
                                  << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                                              >> 0x14U))) 
                            << 0x14U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U] 
        = ((0x3ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[2U]) 
           | (0xfc000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0x1fU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
                                   << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
                                             >> 0x1aU))
                               : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U]) 
                             << 0x1aU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0xffffffc0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                      >> 0x21U))) ? 
                       ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
                         << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
                                      >> 6U)) : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
                                                  << 0x14U) 
                                                 | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
                                                    >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0xfffff03fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0xfc0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                        >> 0x23U)))
                          ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
                              << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
                                          >> 0x12U))
                          : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
                              << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
                                        >> 0x18U))) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0xfffc0fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0x3f000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                          >> 0x25U)))
                            ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
                                << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[6U] 
                                          >> 0x1eU))
                            : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
                                             >> 4U))) 
                          << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0xff03ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0xfc0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x27U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                 << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
                                              >> 0xaU))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                 << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
                                              >> 0x10U))) 
                           << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0xc0ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0x3f000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0x29U)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                   << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
                                               >> 0x16U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                   << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[7U] 
                                             >> 0x1cU))) 
                             << 0x18U)));
    __Vtemp8071 = (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x2bU)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                                 << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                              >> 2U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                                 << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                              >> 8U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U] 
        = ((0x3fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[3U]) 
           | (0xc0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0x2bU)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                                   << 0x1eU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                                >> 2U))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                                   << 0x18U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                                >> 8U))) 
                             << 0x1eU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0x3fffffffU & (__Vtemp8071 >> 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xfffffc0fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0x3f0U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                        >> 0x2dU)))
                          ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                              << 0x12U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                           >> 0xeU))
                          : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                              << 0xcU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                          >> 0x14U))) 
                        << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xffff03ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0xfc00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                         >> 0x2fU)))
                           ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                               << 6U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[8U] 
                                         >> 0x1aU))
                           : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U]) 
                         << 0xaU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xffc0ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0x3f0000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x31U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                 << 0x1aU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                                              >> 6U))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                 << 0x14U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                                              >> 0xcU))) 
                           << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xf03fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0xfc00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                            >> 0x33U)))
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                  << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                                              >> 0x12U))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                  << 8U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                                            >> 0x18U))) 
                            << 0x16U)));
    __Vtemp8076 = (0x3fU & ((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                           >> 0x35U)))
                             ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                 << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                                           >> 0x1eU))
                             : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                                 << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                              >> 4U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U] 
        = ((0xfffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[4U]) 
           | (0xf0000000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                             >> 0x35U)))
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                   << 2U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[9U] 
                                             >> 0x1eU))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                                   << 0x1cU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                                >> 4U))) 
                             << 0x1cU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0xfffffffcU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0xfffffffU & (__Vtemp8076 >> 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0xffffff03U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0xfcU & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                       >> 0x37U))) ? 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                          << 0x16U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                       >> 0xaU)) : 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                          << 0x10U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                       >> 0x10U))) 
                       << 2U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0xffffc0ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0x3f00U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                         >> 0x39U)))
                           ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                               << 0xaU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                           >> 0x16U))
                           : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                               << 4U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xaU] 
                                         >> 0x1cU))) 
                         << 8U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0xfff03fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0xfc000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                          >> 0x3bU)))
                            ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                               >> 2U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                                         >> 8U)) << 0xeU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U] 
        = ((0xfc0fffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[5U]) 
           | (0x3f00000U & (((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes 
                                            >> 0x3dU)))
                              ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                                 >> 0xeU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[0xbU] 
                                             >> 0x14U)) 
                            << 0x14U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
        = ((0x1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U]) 
           | (0xfffffe00U & ((IData)(((9U == (0xfU 
                                              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                                 >> 4U)))
                                       ? ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q))
                                           ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result
                                           : (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)))
                                       : VL_EXTENDS_QQ(64,33, 
                                                       (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d)) 
                                                         << 0x20U) 
                                                        | (QData)((IData)(
                                                                          ((1U 
                                                                            & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q))
                                                                            ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d
                                                                            : 
                                                                           (- (IData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d)))))))))) 
                             << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U] 
        = ((0x1ffU & ((IData)(((9U == (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                               >> 4U)))
                                ? ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q))
                                    ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result
                                    : (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)))
                                : VL_EXTENDS_QQ(64,33, 
                                                (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d)) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   ((1U 
                                                                     & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q))
                                                                     ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d
                                                                     : 
                                                                    (- (IData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d)))))))))) 
                      >> 0x17U)) | (0xfffffe00U & ((IData)(
                                                           (((9U 
                                                              == 
                                                              (0xfU 
                                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                                                  >> 4U)))
                                                              ? 
                                                             ((2U 
                                                               & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q))
                                                               ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result
                                                               : (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)))
                                                              : 
                                                             VL_EXTENDS_QQ(64,33, 
                                                                           (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d)) 
                                                                             << 0x20U) 
                                                                            | (QData)((IData)(
                                                                                ((1U 
                                                                                & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q))
                                                                                 ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d
                                                                                 : 
                                                                                (- (IData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d))))))))) 
                                                            >> 0x20U)) 
                                                   << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
        = ((0xfffffe00U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U]) 
           | (0x1ffU & ((IData)((((9U == (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                                  >> 4U)))
                                   ? ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q))
                                       ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result
                                       : (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)))
                                   : VL_EXTENDS_QQ(64,33, 
                                                   (((QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d)) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(
                                                                      ((1U 
                                                                        & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q))
                                                                        ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d
                                                                        : 
                                                                       (- (IData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d))))))))) 
                                 >> 0x20U)) >> 0x17U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q))
            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__status_d)
            : 0U);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__status_o 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
        = ((0x3ffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U]) 
           | (0xfffc0000U & ((IData)(((9U == (0xfU 
                                              & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                                 >> 4U)))
                                       ? ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q))
                                           ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result
                                           : (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)))
                                       : ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q))
                                           ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d
                                           : (- (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d)))))) 
                             << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
        = ((0x3ffffU & ((IData)(((9U == (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                                 >> 4U)))
                                  ? ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q))
                                      ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result
                                      : (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)))
                                  : ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q))
                                      ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d
                                      : (- (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d)))))) 
                        >> 0xeU)) | (0xfffc0000U & 
                                     ((IData)((((9U 
                                                 == 
                                                 (0xfU 
                                                  & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                                     >> 4U)))
                                                 ? 
                                                ((2U 
                                                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q))
                                                  ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result
                                                  : (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)))
                                                 : 
                                                ((1U 
                                                  & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q))
                                                  ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d
                                                  : 
                                                 (- (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d))))) 
                                               >> 0x20U)) 
                                      << 0x12U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
        = ((0xfffc0000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U]) 
           | (0x3ffffU & ((IData)((((9U == (0xfU & 
                                            ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q) 
                                             >> 4U)))
                                     ? ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q))
                                         ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result
                                         : (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d)))
                                     : ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q))
                                         ? vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d
                                         : (- (QData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d))))) 
                                   >> 0x20U)) >> 0xeU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q))
            ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__status_d)
            : 0U);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__status_o 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q 
        = ((0xffffffff00000000ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q) 
           | (IData)((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q 
        = ((0x3e0U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q 
        = ((0xffc00U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q) 
           | (VL_LTS_III(1,32,32, 0U, VL_EXTENDS_II(32,10, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference)))
               ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_addend)
               : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q 
        = ((0xffc00U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt 
        = (VL_GTES_III(1,32,32, 0xffffffcfU, VL_EXTENDS_II(32,10, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference)))
            ? 0x4cU : (VL_GTES_III(1,32,32, 0x1aU, 
                                   VL_EXTENDS_II(32,10, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference)))
                        ? (0x7fU & ((IData)(0x1bU) 
                                    - VL_EXTENDS_II(7,10, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference))))
                        : 0U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[0U] 
        = (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[1U] 
        = (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result 
                   >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q 
        = ((0x3e0U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q 
        = ((0x3ffe000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q) 
           | (VL_LTS_III(1,32,32, 0U, VL_EXTENDS_II(32,13, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference)))
               ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_addend)
               : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q 
        = ((0x3ffe000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt 
        = (VL_GTES_III(1,32,32, 0xffffff95U, VL_EXTENDS_II(32,13, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference)))
            ? 0xa3U : (VL_GTES_III(1,32,32, 0x37U, 
                                   VL_EXTENDS_II(32,13, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference)))
                        ? (0xffU & ((IData)(0x38U) 
                                    - VL_EXTENDS_II(8,13, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference))))
                        : 0U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results__BRA__0__KET____DOT__active_format__DOT__special_results__DOT__special_res 
        = ((0x2000U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q))
            ? (0x80000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q) 
                              << 0x1fU)) : 0x7fc00000U);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[0U] = 0xffffffffU;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[1U] = 0xffffffffU;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[0U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results__BRA__0__KET____DOT__active_format__DOT__special_results__DOT__special_res;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results__BRA__1__KET____DOT__active_format__DOT__special_results__DOT__special_res 
        = ((0x2000U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q))
            ? ((QData)((IData)((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q)))) 
               << 0x3fU) : 0x7ff8000000000000ULL);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[2U] = 0xffffffffU;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[3U] = 0xffffffffU;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[2U] 
        = (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results__BRA__1__KET____DOT__active_format__DOT__special_results__DOT__special_res);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[3U] 
        = (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results__BRA__1__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                   >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_result_is_special 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_is_int_q)) 
                 & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                      >> 0xdU) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                  >> 0xbU)) | (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                                                  >> 8U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
        = (0x7fffffffU | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
        = ((0x7fffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res) 
           | (0x80000000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_op_mod_q) 
                             << 0x1fU)));
    if ((1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q) 
               & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                     >> 0xbU))))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
            = (~ vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res);
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[4U] 
        = (IData)((((QData)((IData)(((0x80000000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res) 
                                     | ((0x40000000U 
                                         & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                            >> 1U)) 
                                        | ((0x20000000U 
                                            & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                               >> 2U)) 
                                           | ((0x10000000U 
                                               & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                  >> 3U)) 
                                              | ((0x8000000U 
                                                  & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                     >> 4U)) 
                                                 | ((0x4000000U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                        >> 5U)) 
                                                    | ((0x2000000U 
                                                        & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                           >> 6U)) 
                                                       | ((0x1000000U 
                                                           & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                              >> 7U)) 
                                                          | ((0x800000U 
                                                              & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                 >> 8U)) 
                                                             | ((0x400000U 
                                                                 & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                    >> 9U)) 
                                                                | ((0x200000U 
                                                                    & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                       >> 0xaU)) 
                                                                   | ((0x100000U 
                                                                       & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                          >> 0xbU)) 
                                                                      | ((0x80000U 
                                                                          & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                             >> 0xcU)) 
                                                                         | ((0x40000U 
                                                                             & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xdU)) 
                                                                            | ((0x20000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xeU)) 
                                                                               | ((0x10000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xfU)) 
                                                                                | ((0x8000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x10U)) 
                                                                                | ((0x4000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x11U)) 
                                                                                | ((0x2000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x12U)) 
                                                                                | ((0x1000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x13U)) 
                                                                                | ((0x800U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x14U)) 
                                                                                | ((0x400U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x15U)) 
                                                                                | ((0x200U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x16U)) 
                                                                                | ((0x100U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x17U)) 
                                                                                | ((0x80U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x18U)) 
                                                                                | ((0x40U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x19U)) 
                                                                                | ((0x20U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1aU)) 
                                                                                | ((0x10U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1bU)) 
                                                                                | ((8U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1dU)) 
                                                                                | ((2U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1eU)) 
                                                                                | (1U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1fU))))))))))))))))))))))))))))))))))) 
                    << 0x20U) | (QData)((IData)(((0x80000000U 
                                                  & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res) 
                                                 | ((0x40000000U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                        >> 1U)) 
                                                    | ((0x20000000U 
                                                        & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                           >> 2U)) 
                                                       | ((0x10000000U 
                                                           & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                              >> 3U)) 
                                                          | ((0x8000000U 
                                                              & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                 >> 4U)) 
                                                             | ((0x4000000U 
                                                                 & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                    >> 5U)) 
                                                                | ((0x2000000U 
                                                                    & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                       >> 6U)) 
                                                                   | ((0x1000000U 
                                                                       & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                          >> 7U)) 
                                                                      | ((0x800000U 
                                                                          & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                             >> 8U)) 
                                                                         | ((0x400000U 
                                                                             & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 9U)) 
                                                                            | ((0x200000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xaU)) 
                                                                               | ((0x100000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xbU)) 
                                                                                | ((0x80000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xcU)) 
                                                                                | ((0x40000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xdU)) 
                                                                                | ((0x20000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xeU)) 
                                                                                | ((0x10000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xfU)) 
                                                                                | ((0x8000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x10U)) 
                                                                                | ((0x4000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x11U)) 
                                                                                | ((0x2000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x12U)) 
                                                                                | ((0x1000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x13U)) 
                                                                                | ((0x800U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x14U)) 
                                                                                | ((0x400U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x15U)) 
                                                                                | ((0x200U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x16U)) 
                                                                                | ((0x100U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x17U)) 
                                                                                | ((0x80U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x18U)) 
                                                                                | ((0x40U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x19U)) 
                                                                                | ((0x20U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1aU)) 
                                                                                | ((0x10U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1bU)) 
                                                                                | ((8U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1dU)) 
                                                                                | ((2U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1eU)) 
                                                                                | (1U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1fU)))))))))))))))))))))))))))))))))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[5U] 
        = (IData)(((((QData)((IData)(((0x80000000U 
                                       & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res) 
                                      | ((0x40000000U 
                                          & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                             >> 1U)) 
                                         | ((0x20000000U 
                                             & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                >> 2U)) 
                                            | ((0x10000000U 
                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                   >> 3U)) 
                                               | ((0x8000000U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                      >> 4U)) 
                                                  | ((0x4000000U 
                                                      & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                         >> 5U)) 
                                                     | ((0x2000000U 
                                                         & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                            >> 6U)) 
                                                        | ((0x1000000U 
                                                            & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                               >> 7U)) 
                                                           | ((0x800000U 
                                                               & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                  >> 8U)) 
                                                              | ((0x400000U 
                                                                  & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                     >> 9U)) 
                                                                 | ((0x200000U 
                                                                     & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                        >> 0xaU)) 
                                                                    | ((0x100000U 
                                                                        & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                           >> 0xbU)) 
                                                                       | ((0x80000U 
                                                                           & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                              >> 0xcU)) 
                                                                          | ((0x40000U 
                                                                              & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xdU)) 
                                                                             | ((0x20000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xeU)) 
                                                                                | ((0x10000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xfU)) 
                                                                                | ((0x8000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x10U)) 
                                                                                | ((0x4000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x11U)) 
                                                                                | ((0x2000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x12U)) 
                                                                                | ((0x1000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x13U)) 
                                                                                | ((0x800U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x14U)) 
                                                                                | ((0x400U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x15U)) 
                                                                                | ((0x200U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x16U)) 
                                                                                | ((0x100U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x17U)) 
                                                                                | ((0x80U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x18U)) 
                                                                                | ((0x40U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x19U)) 
                                                                                | ((0x20U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1aU)) 
                                                                                | ((0x10U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1bU)) 
                                                                                | ((8U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1dU)) 
                                                                                | ((2U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1eU)) 
                                                                                | (1U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1fU))))))))))))))))))))))))))))))))))) 
                     << 0x20U) | (QData)((IData)(((0x80000000U 
                                                   & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res) 
                                                  | ((0x40000000U 
                                                      & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                         >> 1U)) 
                                                     | ((0x20000000U 
                                                         & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                            >> 2U)) 
                                                        | ((0x10000000U 
                                                            & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                               >> 3U)) 
                                                           | ((0x8000000U 
                                                               & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                  >> 4U)) 
                                                              | ((0x4000000U 
                                                                  & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                     >> 5U)) 
                                                                 | ((0x2000000U 
                                                                     & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                        >> 6U)) 
                                                                    | ((0x1000000U 
                                                                        & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                           >> 7U)) 
                                                                       | ((0x800000U 
                                                                           & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                              >> 8U)) 
                                                                          | ((0x400000U 
                                                                              & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 9U)) 
                                                                             | ((0x200000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xaU)) 
                                                                                | ((0x100000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xbU)) 
                                                                                | ((0x80000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xcU)) 
                                                                                | ((0x40000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xdU)) 
                                                                                | ((0x20000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xeU)) 
                                                                                | ((0x10000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0xfU)) 
                                                                                | ((0x8000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x10U)) 
                                                                                | ((0x4000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x11U)) 
                                                                                | ((0x2000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x12U)) 
                                                                                | ((0x1000U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x13U)) 
                                                                                | ((0x800U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x14U)) 
                                                                                | ((0x400U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x15U)) 
                                                                                | ((0x200U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x16U)) 
                                                                                | ((0x100U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x17U)) 
                                                                                | ((0x80U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x18U)) 
                                                                                | ((0x40U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x19U)) 
                                                                                | ((0x20U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1aU)) 
                                                                                | ((0x10U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1bU)) 
                                                                                | ((8U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1cU)) 
                                                                                | ((4U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1dU)) 
                                                                                | ((2U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1eU)) 
                                                                                | (1U 
                                                                                & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x1fU)))))))))))))))))))))))))))))))))))) 
                   >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[4U] 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
        = (0x7fffffffffffffffULL | vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
        = ((0x7fffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res) 
           | ((QData)((IData)((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_op_mod_q)))) 
              << 0x3fU));
    if ((1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q) 
               & (~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q) 
                     >> 0xbU))))) {
        vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
            = (~ vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res);
    }
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[6U] 
        = (IData)((((QData)((IData)(((0x80000000U & 
                                      ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                >> 0x3fU)) 
                                       << 0x1fU)) | 
                                     ((0x40000000U 
                                       & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                   >> 0x3fU)) 
                                          << 0x1eU)) 
                                      | ((0x20000000U 
                                          & ((IData)(
                                                     (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                      >> 0x3fU)) 
                                             << 0x1dU)) 
                                         | ((0x10000000U 
                                             & ((IData)(
                                                        (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                         >> 0x3fU)) 
                                                << 0x1cU)) 
                                            | ((0x8000000U 
                                                & ((IData)(
                                                           (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                            >> 0x3fU)) 
                                                   << 0x1bU)) 
                                               | ((0x4000000U 
                                                   & ((IData)(
                                                              (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                               >> 0x3fU)) 
                                                      << 0x1aU)) 
                                                  | ((0x2000000U 
                                                      & ((IData)(
                                                                 (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                  >> 0x3fU)) 
                                                         << 0x19U)) 
                                                     | ((0x1000000U 
                                                         & ((IData)(
                                                                    (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                     >> 0x3fU)) 
                                                            << 0x18U)) 
                                                        | ((0x800000U 
                                                            & ((IData)(
                                                                       (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                        >> 0x3fU)) 
                                                               << 0x17U)) 
                                                           | ((0x400000U 
                                                               & ((IData)(
                                                                          (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                           >> 0x3fU)) 
                                                                  << 0x16U)) 
                                                              | ((0x200000U 
                                                                  & ((IData)(
                                                                             (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                              >> 0x3fU)) 
                                                                     << 0x15U)) 
                                                                 | ((0x100000U 
                                                                     & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                        << 0x14U)) 
                                                                    | ((0x80000U 
                                                                        & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                           << 0x13U)) 
                                                                       | ((0x40000U 
                                                                           & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                              << 0x12U)) 
                                                                          | ((0x20000U 
                                                                              & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x11U)) 
                                                                             | ((0x10000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)))))))))))))))))))))))))))))))))))) 
                    << 0x20U) | (QData)((IData)(((0x80000000U 
                                                  & ((IData)(
                                                             (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                              >> 0x3fU)) 
                                                     << 0x1fU)) 
                                                 | ((0x40000000U 
                                                     & ((IData)(
                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                 >> 0x3fU)) 
                                                        << 0x1eU)) 
                                                    | ((0x20000000U 
                                                        & ((IData)(
                                                                   (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                    >> 0x3fU)) 
                                                           << 0x1dU)) 
                                                       | ((0x10000000U 
                                                           & ((IData)(
                                                                      (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                       >> 0x3fU)) 
                                                              << 0x1cU)) 
                                                          | ((0x8000000U 
                                                              & ((IData)(
                                                                         (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                          >> 0x3fU)) 
                                                                 << 0x1bU)) 
                                                             | ((0x4000000U 
                                                                 & ((IData)(
                                                                            (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                             >> 0x3fU)) 
                                                                    << 0x1aU)) 
                                                                | ((0x2000000U 
                                                                    & ((IData)(
                                                                               (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                       << 0x19U)) 
                                                                   | ((0x1000000U 
                                                                       & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                          << 0x18U)) 
                                                                      | ((0x800000U 
                                                                          & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                             << 0x17U)) 
                                                                         | ((0x400000U 
                                                                             & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x16U)) 
                                                                            | ((0x200000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x15U)) 
                                                                               | ((0x100000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x14U)) 
                                                                                | ((0x80000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x13U)) 
                                                                                | ((0x40000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x12U)) 
                                                                                | ((0x20000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x11U)) 
                                                                                | ((0x10000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU))))))))))))))))))))))))))))))))))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[7U] 
        = (IData)(((((QData)((IData)(((0x80000000U 
                                       & ((IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                   >> 0x3fU)) 
                                          << 0x1fU)) 
                                      | ((0x40000000U 
                                          & ((IData)(
                                                     (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                      >> 0x3fU)) 
                                             << 0x1eU)) 
                                         | ((0x20000000U 
                                             & ((IData)(
                                                        (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                         >> 0x3fU)) 
                                                << 0x1dU)) 
                                            | ((0x10000000U 
                                                & ((IData)(
                                                           (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                            >> 0x3fU)) 
                                                   << 0x1cU)) 
                                               | ((0x8000000U 
                                                   & ((IData)(
                                                              (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                               >> 0x3fU)) 
                                                      << 0x1bU)) 
                                                  | ((0x4000000U 
                                                      & ((IData)(
                                                                 (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                  >> 0x3fU)) 
                                                         << 0x1aU)) 
                                                     | ((0x2000000U 
                                                         & ((IData)(
                                                                    (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                     >> 0x3fU)) 
                                                            << 0x19U)) 
                                                        | ((0x1000000U 
                                                            & ((IData)(
                                                                       (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                        >> 0x3fU)) 
                                                               << 0x18U)) 
                                                           | ((0x800000U 
                                                               & ((IData)(
                                                                          (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                           >> 0x3fU)) 
                                                                  << 0x17U)) 
                                                              | ((0x400000U 
                                                                  & ((IData)(
                                                                             (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                              >> 0x3fU)) 
                                                                     << 0x16U)) 
                                                                 | ((0x200000U 
                                                                     & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                        << 0x15U)) 
                                                                    | ((0x100000U 
                                                                        & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                           << 0x14U)) 
                                                                       | ((0x80000U 
                                                                           & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                              << 0x13U)) 
                                                                          | ((0x40000U 
                                                                              & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x12U)) 
                                                                             | ((0x20000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x11U)) 
                                                                                | ((0x10000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)))))))))))))))))))))))))))))))))))) 
                     << 0x20U) | (QData)((IData)(((0x80000000U 
                                                   & ((IData)(
                                                              (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                               >> 0x3fU)) 
                                                      << 0x1fU)) 
                                                  | ((0x40000000U 
                                                      & ((IData)(
                                                                 (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                  >> 0x3fU)) 
                                                         << 0x1eU)) 
                                                     | ((0x20000000U 
                                                         & ((IData)(
                                                                    (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                     >> 0x3fU)) 
                                                            << 0x1dU)) 
                                                        | ((0x10000000U 
                                                            & ((IData)(
                                                                       (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                        >> 0x3fU)) 
                                                               << 0x1cU)) 
                                                           | ((0x8000000U 
                                                               & ((IData)(
                                                                          (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                           >> 0x3fU)) 
                                                                  << 0x1bU)) 
                                                              | ((0x4000000U 
                                                                  & ((IData)(
                                                                             (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                              >> 0x3fU)) 
                                                                     << 0x1aU)) 
                                                                 | ((0x2000000U 
                                                                     & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                        << 0x19U)) 
                                                                    | ((0x1000000U 
                                                                        & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                           << 0x18U)) 
                                                                       | ((0x800000U 
                                                                           & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                              << 0x17U)) 
                                                                          | ((0x400000U 
                                                                              & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x16U)) 
                                                                             | ((0x200000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x15U)) 
                                                                                | ((0x100000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x14U)) 
                                                                                | ((0x80000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x13U)) 
                                                                                | ((0x40000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x12U)) 
                                                                                | ((0x20000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x11U)) 
                                                                                | ((0x10000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(
                                                                                (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                                                                                >> 0x3fU))))))))))))))))))))))))))))))))))))) 
                   >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[6U] 
        = (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[7U] 
        = (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res 
                   >> 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
        = ((0xcU == (0xfU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_q) 
                             >> 4U))) ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_sign)
                                          ? (- vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_value)
                                          : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_value)
            : ((0x13fU >= (0x1c0U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q) 
                                     << 3U))) ? (((QData)((IData)(
                                                                  vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   (0xeU 
                                                                    & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q) 
                                                                       >> 2U)))])) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[
                                                                   (0xeU 
                                                                    & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q) 
                                                                       >> 2U))])))
                : 0ULL));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[1U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[1U];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[2U] 
        = ((0xfff00000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[2U]) 
           | (0xfffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[2U]));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[2U] 
        = ((0xfffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[2U]) 
           | (0xfff00000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[5U] 
                             << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[3U] 
        = ((0xfffffU & ((0xff000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[6U] 
                                     << 0xcU)) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[5U] 
                                                  >> 0x14U))) 
           | (0xfff00000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[6U] 
                             << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[4U] 
        = ((0xfffffU & ((0xff000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[7U] 
                                     << 0xcU)) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[6U] 
                                                  >> 0x14U))) 
           | (0xfff00000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[7U] 
                             << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[5U] 
        = ((0xffffff00U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[5U]) 
           | (0xffU & ((0xff000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[8U] 
                                    << 0xcU)) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[7U] 
                                                 >> 0x14U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[5U] 
        = ((0xffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[5U]) 
           | (0xffffff00U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xbU] 
                              << 0x18U) | (0xffff00U 
                                           & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xaU] 
                                              >> 8U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[6U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xbU] 
                     >> 8U)) | (0xffffff00U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xcU] 
                                                << 0x18U) 
                                               | (0xffff00U 
                                                  & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xbU] 
                                                     >> 8U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[7U] 
        = ((0xf0000000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[7U]) 
           | ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xcU] 
                        >> 8U)) | (0xfffff00U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xdU] 
                                                  << 0x18U) 
                                                 | (0xffff00U 
                                                    & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xcU] 
                                                       >> 8U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[7U] 
        = ((0xfffffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[7U]) 
           | (0xf0000000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xfU] 
                             << 4U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[8U] 
        = ((0xfffffffU & ((0xffffff0U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x10U] 
                                         << 4U)) | 
                          (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xfU] 
                           >> 0x1cU))) | (0xf0000000U 
                                          & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x10U] 
                                             << 4U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[9U] 
        = ((0xfffffffU & ((0xffffff0U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x11U] 
                                         << 4U)) | 
                          (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x10U] 
                           >> 0x1cU))) | (0xf0000000U 
                                          & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x11U] 
                                             << 4U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xaU] 
        = ((0xffff0000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xaU]) 
           | (0xffffU & ((0xffffff0U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x12U] 
                                        << 4U)) | (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x11U] 
                                                   >> 0x1cU))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xaU] 
        = ((0xffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xaU]) 
           | (0xffff0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x15U] 
                             << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xbU] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x15U] 
                       >> 0x10U)) | (0xffff0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x16U] 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xcU] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x16U] 
                       >> 0x10U)) | (0xffff0000U & 
                                     (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x17U] 
                                      << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xdU] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xdU]) 
           | (0xfU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x17U] 
                      >> 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xdU] 
        = ((0xfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xdU]) 
           | (0xfffffff0U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1bU] 
                              << 0x1cU) | (0xffffff0U 
                                           & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1aU] 
                                              >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xeU] 
        = ((0xfU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1bU] 
                    >> 4U)) | (0xfffffff0U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1cU] 
                                               << 0x1cU) 
                                              | (0xffffff0U 
                                                 & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1bU] 
                                                    >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xfU] 
        = ((0xff000000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xfU]) 
           | ((0xfU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1cU] 
                       >> 4U)) | (0xfffff0U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1dU] 
                                                << 0x1cU) 
                                               | (0xffffff0U 
                                                  & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1cU] 
                                                     >> 4U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xfU] 
        = ((0xffffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xfU]) 
           | (0xff000000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1fU] 
                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x10U] 
        = ((0xffffffU & ((0xffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x20U] 
                                       << 8U)) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1fU] 
                                                  >> 0x18U))) 
           | (0xff000000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x20U] 
                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x11U] 
        = ((0xffffffU & ((0xffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x21U] 
                                       << 8U)) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x20U] 
                                                  >> 0x18U))) 
           | (0xff000000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x21U] 
                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x12U] 
        = ((0xfffff000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x12U]) 
           | (0xfffU & ((0xffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x22U] 
                                      << 8U)) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x21U] 
                                                 >> 0x18U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x12U] 
        = ((0xfffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x12U]) 
           | (0xfffff000U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x25U] 
                              << 0x14U) | (0xff000U 
                                           & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x24U] 
                                              >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x13U] 
        = ((0xfffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x25U] 
                      >> 0xcU)) | (0xfffff000U & ((
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x26U] 
                                                   << 0x14U) 
                                                  | (0xff000U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x25U] 
                                                        >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x14U] 
        = ((0xfffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x26U] 
                      >> 0xcU)) | (0xfffff000U & ((
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x27U] 
                                                   << 0x14U) 
                                                  | (0xff000U 
                                                     & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x26U] 
                                                        >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x15U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2aU];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x16U] 
        = vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2bU];
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x17U] 
        = ((0xfff00000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x17U]) 
           | (0xfffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2cU]));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x17U] 
        = ((0xfffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x17U]) 
           | (0xfff00000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2fU] 
                             << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x18U] 
        = ((0xfffffU & ((0xff000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x30U] 
                                     << 0xcU)) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2fU] 
                                                  >> 0x14U))) 
           | (0xfff00000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x30U] 
                             << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x19U] 
        = ((0xfffffU & ((0xff000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x31U] 
                                     << 0xcU)) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x30U] 
                                                  >> 0x14U))) 
           | (0xfff00000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x31U] 
                             << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1aU] 
        = ((0xffffff00U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1aU]) 
           | (0xffU & ((0xff000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x32U] 
                                    << 0xcU)) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x31U] 
                                                 >> 0x14U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1cU] 
        = ((0xfffffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1cU]) 
           | (0xf0000000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[2U] 
                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1dU] 
        = ((0xfffffffU & ((0xfffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[3U] 
                                         << 8U)) | 
                          (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[2U] 
                           >> 0x18U))) | (0xf0000000U 
                                          & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[3U] 
                                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1eU] 
        = ((0xfffffffU & ((0xfffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[4U] 
                                         << 8U)) | 
                          (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[3U] 
                           >> 0x18U))) | (0xf0000000U 
                                          & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[4U] 
                                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1fU] 
        = ((0xffff0000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1fU]) 
           | (0xffffU & ((0xfffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[5U] 
                                        << 8U)) | (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[4U] 
                                                   >> 0x18U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1fU] 
        = ((0xffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1fU]) 
           | (0xffff0000U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[8U] 
                              << 0x14U) | (0xf0000U 
                                           & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[7U] 
                                              >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x20U] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[8U] 
                       >> 0xcU)) | (0xffff0000U & (
                                                   (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[9U] 
                                                    << 0x14U) 
                                                   | (0xf0000U 
                                                      & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[8U] 
                                                         >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x21U] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[9U] 
                       >> 0xcU)) | (0xffff0000U & (
                                                   (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xaU] 
                                                    << 0x14U) 
                                                   | (0xf0000U 
                                                      & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[9U] 
                                                         >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x22U] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x22U]) 
           | (0xfU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xaU] 
                      >> 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x22U] 
        = ((0xfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x22U]) 
           | (0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xdU]));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x23U] 
        = ((0xfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xeU]) 
           | (0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xeU]));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x24U] 
        = ((0xff000000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x24U]) 
           | ((0xfU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xfU]) 
              | (0xfffff0U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0xfU])));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x24U] 
        = ((0xffffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x24U]) 
           | (0xff000000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x12U] 
                             << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x25U] 
        = ((0xffffffU & ((0xfff000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x13U] 
                                       << 0xcU)) | 
                         (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x12U] 
                          >> 0x14U))) | (0xff000000U 
                                         & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x13U] 
                                            << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x26U] 
        = ((0xffffffU & ((0xfff000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x14U] 
                                       << 0xcU)) | 
                         (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x13U] 
                          >> 0x14U))) | (0xff000000U 
                                         & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x14U] 
                                            << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x27U] 
        = ((0xfffff000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x27U]) 
           | (0xfffU & ((0xfff000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x15U] 
                                      << 0xcU)) | (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x14U] 
                                                   >> 0x14U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x27U] 
        = ((0xfffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x27U]) 
           | (0xfffff000U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x18U] 
                              << 0x18U) | (0xfff000U 
                                           & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x17U] 
                                              >> 8U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x28U] 
        = ((0xfffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x18U] 
                      >> 8U)) | (0xfffff000U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x19U] 
                                                 << 0x18U) 
                                                | (0xfff000U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x18U] 
                                                      >> 8U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x29U] 
        = ((0xfffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x19U] 
                      >> 8U)) | (0xfffff000U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1aU] 
                                                 << 0x18U) 
                                                | (0xfff000U 
                                                   & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x19U] 
                                                      >> 8U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2aU] 
        = ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1dU] 
            << 4U) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1cU] 
                      >> 0x1cU));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2bU] 
        = ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1eU] 
            << 4U) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1dU] 
                      >> 0x1cU));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2cU] 
        = ((0xfff00000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2cU]) 
           | (0xfffffU & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1fU] 
                           << 4U) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x1eU] 
                                     >> 0x1cU))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2cU] 
        = ((0xfffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2cU]) 
           | (0xfff00000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x22U] 
                             << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2dU] 
        = ((0xfffffU & ((0xf0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x23U] 
                                     << 0x10U)) | (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x22U] 
                                                   >> 0x10U))) 
           | (0xfff00000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x23U] 
                             << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2eU] 
        = ((0xfffffU & ((0xf0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x24U] 
                                     << 0x10U)) | (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x23U] 
                                                   >> 0x10U))) 
           | (0xfff00000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x24U] 
                             << 0x10U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2fU] 
        = ((0xffffff00U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2fU]) 
           | (0xffU & ((0xf0000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x25U] 
                                    << 0x10U)) | (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x24U] 
                                                  >> 0x10U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2fU] 
        = ((0xffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2fU]) 
           | (0xffffff00U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x28U] 
                              << 0x1cU) | (0xfffff00U 
                                           & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x27U] 
                                              >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x30U] 
        = ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x28U] 
                     >> 4U)) | (0xffffff00U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x29U] 
                                                << 0x1cU) 
                                               | (0xfffff00U 
                                                  & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x28U] 
                                                     >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x31U] 
        = ((0xf0000000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x31U]) 
           | ((0xffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x29U] 
                        >> 4U)) | (0xfffff00U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2aU] 
                                                  << 0x1cU) 
                                                 | (0xfffff00U 
                                                    & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x29U] 
                                                       >> 4U))))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x31U] 
        = ((0xfffffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x31U]) 
           | (0xf0000000U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2cU] 
                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x32U] 
        = ((0xfffffffU & ((0xfffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2dU] 
                                         << 8U)) | 
                          (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2cU] 
                           >> 0x18U))) | (0xf0000000U 
                                          & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2dU] 
                                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x33U] 
        = ((0xfffffffU & ((0xfffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2eU] 
                                         << 8U)) | 
                          (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2dU] 
                           >> 0x18U))) | (0xf0000000U 
                                          & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2eU] 
                                             << 8U)));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x34U] 
        = ((0xffff0000U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x34U]) 
           | (0xffffU & ((0xfffff00U & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2fU] 
                                        << 8U)) | (
                                                   vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x2eU] 
                                                   >> 0x18U))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x34U] 
        = ((0xffffU & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x34U]) 
           | (0xffff0000U & ((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x32U] 
                              << 0x14U) | (0xf0000U 
                                           & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x31U] 
                                              >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x35U] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x32U] 
                       >> 0xcU)) | (0xffff0000U & (
                                                   (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x33U] 
                                                    << 0x14U) 
                                                   | (0xf0000U 
                                                      & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x32U] 
                                                         >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x36U] 
        = ((0xffffU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x33U] 
                       >> 0xcU)) | (0xffff0000U & (
                                                   (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x34U] 
                                                    << 0x14U) 
                                                   | (0xf0000U 
                                                      & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x33U] 
                                                         >> 0xcU)))));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x37U] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x37U]) 
           | (0xfU & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[0x34U] 
                      >> 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((6U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((5U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((6U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((5U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes 
        = ((6U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 2U) & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_acked 
        = (1U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes) 
                 & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x33U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes)) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_ack 
        = ((6U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_ack)) 
           | (1U & ((((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes) 
                      >> 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked)) 
                    & (~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_ack 
        = ((5U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_ack)) 
           | (0xfffffffeU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes) 
                              & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked)) 
                             & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
                                << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 3U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (7U & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                     ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                        >> 3U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                  >> 6U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xffffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0x38U & (((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                         ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                            >> 9U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                      >> 0xcU)) << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0x1c0U & (((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                          ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                             >> 0xfU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                         >> 0x12U)) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 3U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (7U & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                     ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                        >> 3U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                  >> 6U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xffffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0x38U & (((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                         ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                            >> 9U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                      >> 0xcU)) << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0x1c0U & (((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                          ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                             >> 0xfU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                         >> 0x12U)) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 3U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (7U & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                     ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                        >> 3U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                  >> 6U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xffffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0x38U & (((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                         ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                            >> 9U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                      >> 0xcU)) << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0x1c0U & (((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                          ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                             >> 0xfU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                         >> 0x12U)) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (1U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                     >> 1U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                               >> 2U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 3U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xfbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes) 
                                                  >> 4U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (7U & ((2U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                     ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                        >> 3U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                  >> 6U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xffffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0x38U & (((8U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                         ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                            >> 9U) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                      >> 0xcU)) << 3U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0x1c0U & (((0x20U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                          ? (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                             >> 0xfU) : (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                         >> 0x12U)) 
                        << 6U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0xe00U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                             >> 3U)) << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xff8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | (0x7000U & (((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                           ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                              >> 6U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut) 
                                        >> 9U)) << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xfff1ffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0xe00U & (((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                          ? (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut)
                          : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                             >> 3U)) << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xff8fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | (0x7000U & (((4U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                           ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                              >> 6U) : ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut) 
                                        >> 9U)) << 0xcU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xf7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (8U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                     << 3U) | (0xfffffff8U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                                              << 2U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xefU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x10U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                        << 2U) | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                                  << 1U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0xdfU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (0x20U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp) 
                       << 1U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffeU & (((1U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffffcU & (((2U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask)) 
           | (0xfffffff8U & (((3U <= (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0xdU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffffeU & (((1U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((0xbU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffffcU & (((2U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 2U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = ((7U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask)) 
           | (0xfffffff8U & (((3U > (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)) 
                              << 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((5U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (2U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid) 
                     << 1U) | (0xfffffffeU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((3U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (4U & ((0xfffffffcU & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid)) 
                    | (0x7ffffffcU & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid) 
                                      >> 1U)))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid)) 
                 | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid) 
                     >> 1U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid) 
                     >> 2U)) | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid) 
                                 >> 3U) & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ffff8U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
               ? (4U | (3U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                              >> 6U))) : (3U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                >> 3U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1fffc7U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                ? (2U | (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                               >> 0xcU))) : (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                   >> 9U))) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0x1ffe3fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                ? (2U | (1U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                               >> 0x12U))) : (1U & 
                                              (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                               >> 0xfU))) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
        = ((0x1fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU]) 
           | (0xffffe000U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[9U] 
                             << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((0x1fffU & ((0x1e00U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0xaU] 
                                   << 9U)) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[9U] 
                                              >> 0x17U))) 
           | (0xffffe000U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0xaU] 
                             << 9U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
        = ((0xffc00000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xdU]) 
           | ((0x1fffU & ((0x1e00U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0xbU] 
                                      << 9U)) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0xaU] 
                                                 >> 0x17U))) 
              | (0x3fe000U & (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0xbU] 
                              << 9U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = ((0x7ffffffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U]) 
           | (0xf8000000U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                   << 0x17U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                                >> 9U))
                               : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U]) 
                             << 0x1bU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
        = ((0x7ffffffU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                            ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                << 0x17U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
                                             >> 9U))
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U]) 
                          >> 5U)) | (0xf8000000U & 
                                     (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                        ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                            << 0x17U) 
                                           | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                              >> 9U))
                                        : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U]) 
                                      << 0x1bU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((0x7ffffffU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                            ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                << 0x17U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[3U] 
                                             >> 9U))
                            : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[1U]) 
                          >> 5U)) | (0xf8000000U & 
                                     (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                        ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                            << 0x17U) 
                                           | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                              >> 9U))
                                        : vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U]) 
                                      << 0x1bU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
        = ((0xfffffff0U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U]) 
           | (0xfU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                        ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                            << 0x17U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                         >> 9U)) : 
                       vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U]) 
                      >> 5U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
        = ((0xfU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U]) 
           | (0xfffffff0U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[7U] 
                                   << 5U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[6U] 
                                             >> 0x1bU))
                               : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                   << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                               >> 0x12U))) 
                             << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((0xfU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                      ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[7U] 
                          << 5U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[6U] 
                                    >> 0x1bU)) : ((
                                                   vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                                   << 0xeU) 
                                                  | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[4U] 
                                                     >> 0x12U))) 
                    >> 0x1cU)) | (0xfffffff0U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[8U] 
                                                    << 5U) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[7U] 
                                                      >> 0x1bU))
                                                   : 
                                                  ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[6U] 
                                                    << 0xeU) 
                                                   | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                                      >> 0x12U))) 
                                                 << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
        = ((0xffffe000U & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU]) 
           | ((0xfU & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                         ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[8U] 
                             << 5U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[7U] 
                                       >> 0x1bU)) : 
                        ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[6U] 
                          << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[5U] 
                                      >> 0x12U))) >> 0x1cU)) 
              | (0x1ff0U & (((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                              ? ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[9U] 
                                  << 5U) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[8U] 
                                            >> 0x1bU))
                              : ((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[7U] 
                                  << 0xeU) | (vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[6U] 
                                              >> 0x12U))) 
                            << 4U))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U] 
        = ((0xfffffe0fU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[0U]) 
           | (0xfffffff0U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__status_o) 
                             << 4U)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U] 
        = ((0xfffc1fffU & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[2U]) 
           | (0xffffe000U & ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__status_o) 
                             << 0xdU)));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status 
        = ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q))
            ? (0x1fU & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q))
                         ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q) 
                            >> 5U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__regular_status)))
            : 0U);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__status_o 
        = vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status;
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q 
        = ((0x3f80U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt));
    VL_EXTEND_WI(100,24, __Vtemp8187, vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mantissa_c);
    VL_SHIFTL_WWI(100,100,32, __Vtemp8188, __Vtemp8187, 0x4cU);
    __Vtemp8189[0U] = __Vtemp8188[0U];
    __Vtemp8189[1U] = __Vtemp8188[1U];
    __Vtemp8189[2U] = __Vtemp8188[2U];
    __Vtemp8189[3U] = (0xfU & __Vtemp8188[3U]);
    VL_SHIFTR_WWI(100,100,7, __Vtemp8190, __Vtemp8189, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[0U] 
        = ((__Vtemp8190[1U] << 8U) | (__Vtemp8190[0U] 
                                      >> 0x18U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[1U] 
        = ((__Vtemp8190[2U] << 8U) | (__Vtemp8190[1U] 
                                      >> 0x18U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[2U] 
        = (0xfffU & ((0xf00U & (__Vtemp8190[3U] << 8U)) 
                     | (__Vtemp8190[2U] >> 0x18U)));
    VL_EXTEND_WI(100,24, __Vtemp8196, vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mantissa_c);
    VL_SHIFTL_WWI(100,100,32, __Vtemp8197, __Vtemp8196, 0x4cU);
    __Vtemp8198[0U] = __Vtemp8197[0U];
    __Vtemp8198[1U] = __Vtemp8197[1U];
    __Vtemp8198[2U] = __Vtemp8197[2U];
    __Vtemp8198[3U] = (0xfU & __Vtemp8197[3U]);
    VL_SHIFTR_WWI(100,100,7, __Vtemp8199, __Vtemp8198, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_sticky_bits 
        = (0xffffffU & __Vtemp8199[0U]);
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_status_q 
        = ((0x3e0U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_status_q)) 
           | (0x1fU & ((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q))
                        ? ((IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q) 
                           >> 5U) : (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__regular_status))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q 
        = ((0xff00U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q)) 
           | (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt));
    VL_EXTEND_WQ(216,53, __Vtemp8204, vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mantissa_c);
    VL_SHIFTL_WWI(216,216,32, __Vtemp8205, __Vtemp8204, 0xa3U);
    __Vtemp8206[0U] = __Vtemp8205[0U];
    __Vtemp8206[1U] = __Vtemp8205[1U];
    __Vtemp8206[2U] = __Vtemp8205[2U];
    __Vtemp8206[3U] = __Vtemp8205[3U];
    __Vtemp8206[4U] = __Vtemp8205[4U];
    __Vtemp8206[5U] = __Vtemp8205[5U];
    __Vtemp8206[6U] = (0xffffffU & __Vtemp8205[6U]);
    VL_SHIFTR_WWI(216,216,8, __Vtemp8207, __Vtemp8206, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[0U] 
        = ((__Vtemp8207[2U] << 0xbU) | (__Vtemp8207[1U] 
                                        >> 0x15U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[1U] 
        = ((__Vtemp8207[3U] << 0xbU) | (__Vtemp8207[2U] 
                                        >> 0x15U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[2U] 
        = ((__Vtemp8207[4U] << 0xbU) | (__Vtemp8207[3U] 
                                        >> 0x15U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[3U] 
        = ((__Vtemp8207[5U] << 0xbU) | (__Vtemp8207[4U] 
                                        >> 0x15U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[4U] 
        = ((0xfffff800U & (__Vtemp8207[6U] << 0xbU)) 
           | (__Vtemp8207[5U] >> 0x15U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[5U] 
        = (7U & (__Vtemp8207[6U] >> 0x15U));
    VL_EXTEND_WQ(216,53, __Vtemp8213, vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mantissa_c);
    VL_SHIFTL_WWI(216,216,32, __Vtemp8214, __Vtemp8213, 0xa3U);
    __Vtemp8215[0U] = __Vtemp8214[0U];
    __Vtemp8215[1U] = __Vtemp8214[1U];
    __Vtemp8215[2U] = __Vtemp8214[2U];
    __Vtemp8215[3U] = __Vtemp8214[3U];
    __Vtemp8215[4U] = __Vtemp8214[4U];
    __Vtemp8215[5U] = __Vtemp8214[5U];
    __Vtemp8215[6U] = (0xffffffU & __Vtemp8214[6U]);
    VL_SHIFTR_WWI(216,216,8, __Vtemp8216, __Vtemp8215, (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_sticky_bits 
        = (0x1fffffffffffffULL & (((QData)((IData)(
                                                   __Vtemp8216[1U])) 
                                   << 0x20U) | (QData)((IData)(
                                                               __Vtemp8216[0U]))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffffffeULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | (IData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                            >> 0x3fU))))));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffffffdULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x3eU))))) 
              << 1U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffffffbULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x3dU))))) 
              << 2U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffffff7ULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x3cU))))) 
              << 3U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffffffefULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x3bU))))) 
              << 4U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffffffdfULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x3aU))))) 
              << 5U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffffffbfULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x39U))))) 
              << 6U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffffff7fULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x38U))))) 
              << 7U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffffeffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x37U))))) 
              << 8U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffffdffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x36U))))) 
              << 9U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffffbffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x35U))))) 
              << 0xaU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffff7ffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x34U))))) 
              << 0xbU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffffefffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x33U))))) 
              << 0xcU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffffdfffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x32U))))) 
              << 0xdU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffffbfffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x31U))))) 
              << 0xeU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffff7fffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x30U))))) 
              << 0xfU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffeffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x2fU))))) 
              << 0x10U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffdffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x2eU))))) 
              << 0x11U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffffbffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x2dU))))) 
              << 0x12U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffff7ffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x2cU))))) 
              << 0x13U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffefffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x2bU))))) 
              << 0x14U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffdfffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x2aU))))) 
              << 0x15U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffffbfffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x29U))))) 
              << 0x16U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffff7fffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x28U))))) 
              << 0x17U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffeffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x27U))))) 
              << 0x18U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffdffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x26U))))) 
              << 0x19U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffffbffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x25U))))) 
              << 0x1aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffff7ffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x24U))))) 
              << 0x1bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffefffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x23U))))) 
              << 0x1cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffdfffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x22U))))) 
              << 0x1dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffffbfffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x21U))))) 
              << 0x1eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffff7fffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x20U))))) 
              << 0x1fU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffeffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x1fU))))) 
              << 0x20U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffdffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x1eU))))) 
              << 0x21U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffffbffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x1dU))))) 
              << 0x22U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffff7ffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x1cU))))) 
              << 0x23U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffefffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x1bU))))) 
              << 0x24U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffdfffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x1aU))))) 
              << 0x25U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffffbfffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x19U))))) 
              << 0x26U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffff7fffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x18U))))) 
              << 0x27U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffeffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x17U))))) 
              << 0x28U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffdffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x16U))))) 
              << 0x29U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffffbffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x15U))))) 
              << 0x2aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffff7ffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x14U))))) 
              << 0x2bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffefffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x13U))))) 
              << 0x2cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffdfffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x12U))))) 
              << 0x2dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffffbfffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x11U))))) 
              << 0x2eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffff7fffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0x10U))))) 
              << 0x2fU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffeffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0xfU))))) 
              << 0x30U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffdffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0xeU))))) 
              << 0x31U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffbffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0xdU))))) 
              << 0x32U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfff7ffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0xcU))))) 
              << 0x33U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffefffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0xbU))))) 
              << 0x34U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffdfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 0xaU))))) 
              << 0x35U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xffbfffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 9U))))) 
              << 0x36U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xff7fffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 8U))))) 
              << 0x37U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfeffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 7U))))) 
              << 0x38U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfdffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 6U))))) 
              << 0x39U));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfbffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 5U))))) 
              << 0x3aU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xf7ffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 4U))))) 
              << 0x3bU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xefffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 3U))))) 
              << 0x3cU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xdfffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 2U))))) 
              << 0x3dU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0xbfffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant 
                                             >> 1U))))) 
              << 0x3eU));
    vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp 
        = ((0x7fffffffffffffffULL & vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp) 
           | ((QData)((IData)((1U & (IData)(vlTOPp->ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant)))) 
              << 0x3fU));
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (0U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[2U] 
                                 >> 0x11U)) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                               >> 7U)));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (1U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[5U]) 
                      >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                >> 7U)));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (2U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[7U] 
                                 >> 0x19U)) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                               >> 7U)));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (3U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xaU] 
                                 >> 0xdU)) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                              >> 7U)));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (4U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xdU] 
                                 >> 1U)) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                            >> 7U)));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (5U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xfU] 
                                 >> 0x15U)) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                               >> 7U)));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (6U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x12U] 
                                 >> 9U)) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                            >> 7U)));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (7U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x14U] 
                                 >> 0x1dU)) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                               >> 7U)));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (8U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x17U] 
                                 >> 0x11U)) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                               >> 7U)));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (9U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1aU]) 
                      >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                >> 7U)));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (0xaU == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                       >> 5U) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1cU] 
                                 >> 0x19U)) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                               >> 7U)));
    }
    vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop = 0U;
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (0U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1fU] 
                                    >> 0xdU)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (1U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x22U] 
                                    >> 1U)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (2U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x24U] 
                                    >> 0x15U)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (3U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x27U] 
                                    >> 9U)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (4U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x29U] 
                                    >> 0x1dU)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (5U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2cU] 
                                    >> 0x11U)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (6U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2fU] 
                                    >> 5U)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (7U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x31U] 
                                    >> 0x19U)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (8U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x34U] 
                                    >> 0xdU)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (9U == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x37U] 
                                    >> 1U)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
    if (((0U != (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (0xaU == (IData)(vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o)))) {
        vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop 
            = (1U & (((vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                       >> 0x1eU) & (vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x39U] 
                                    >> 0x15U)) & vlTOPp->ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[0xcU]));
    }
}
