/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [33:0] _00_;
  wire [9:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [11:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [21:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_45z;
  wire [12:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  reg [2:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_5z & celloutsig_0_9z[5]);
  assign celloutsig_0_14z = ~(celloutsig_0_11z[6] & celloutsig_0_3z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[18] | celloutsig_1_0z) & (celloutsig_1_2z[9] | in_data[182]));
  assign celloutsig_0_16z = ~((celloutsig_0_7z | celloutsig_0_11z[0]) & (celloutsig_0_15z[2] | celloutsig_0_8z[4]));
  assign celloutsig_1_6z = celloutsig_1_1z[0] ^ in_data[146];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 34'h000000000;
    else _00_ <= { celloutsig_0_8z[12:0], celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_26z };
  assign celloutsig_0_0z = in_data[53:44] & in_data[51:42];
  assign celloutsig_1_12z = { celloutsig_1_2z[12:6], celloutsig_1_0z } & { celloutsig_1_9z[5:4], celloutsig_1_3z, celloutsig_1_7z[4:1], celloutsig_1_7z[1] };
  assign celloutsig_0_9z = celloutsig_0_6z[5:0] & celloutsig_0_6z[14:9];
  assign celloutsig_0_31z = { celloutsig_0_15z[9:2], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_10z } & { celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_55z = { _00_[29:20], celloutsig_0_27z } > { celloutsig_0_8z[8:5], celloutsig_0_28z, celloutsig_0_19z };
  assign celloutsig_0_7z = { celloutsig_0_4z[4:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z } > celloutsig_0_6z;
  assign celloutsig_0_5z = { celloutsig_0_0z[4], celloutsig_0_2z, celloutsig_0_2z } < celloutsig_0_0z[4:2];
  assign celloutsig_0_65z = celloutsig_0_4z[5:1] < { celloutsig_0_28z[0], celloutsig_0_48z, celloutsig_0_16z, celloutsig_0_48z, celloutsig_0_55z };
  assign celloutsig_0_4z = { celloutsig_0_0z[5:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[6:3], celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_4z = { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[109:105], celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_19z, celloutsig_0_11z } % { 1'h1, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_1_2z = in_data[148:128] % { 1'h1, in_data[154:135] };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_12z } % { 1'h1, celloutsig_1_7z[3:2], celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_10z = { celloutsig_0_0z[8:2], celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, celloutsig_0_8z[12:5] };
  assign celloutsig_0_26z = { in_data[57:53], celloutsig_0_7z, celloutsig_0_3z } % { 1'h1, celloutsig_0_18z[2:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_30z = { in_data[72:63], celloutsig_0_5z } % { 1'h1, in_data[71], celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_6z = celloutsig_0_2z ? { celloutsig_0_0z[4:1], celloutsig_0_4z, celloutsig_0_0z } : { celloutsig_0_5z, 1'h0, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, 1'h0, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_28z = celloutsig_0_15z[7] ? celloutsig_0_8z[13:8] : celloutsig_0_17z[6:1];
  assign celloutsig_0_19z = in_data[36:20] != { celloutsig_0_10z[8:6], celloutsig_0_8z };
  assign celloutsig_0_22z = celloutsig_0_8z[6:1] != in_data[58:53];
  assign celloutsig_0_39z = - celloutsig_0_0z[6:2];
  assign celloutsig_0_3z = { celloutsig_0_0z[8:1], celloutsig_0_2z } !== { in_data[29:24], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_9z = ~ { celloutsig_1_5z[6:2], celloutsig_1_0z };
  assign celloutsig_0_8z = ~ celloutsig_0_6z[19:6];
  assign celloutsig_0_2z = | { in_data[13:12], celloutsig_0_0z };
  assign celloutsig_0_24z = | celloutsig_0_20z[6:2];
  assign celloutsig_1_10z = celloutsig_1_4z[0] & celloutsig_1_4z[1];
  assign celloutsig_1_11z = in_data[104] & celloutsig_1_9z[0];
  assign celloutsig_0_48z = | { celloutsig_0_41z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_1_0z = ~^ in_data[163:149];
  assign celloutsig_1_19z = ~^ { celloutsig_1_1z[6:0], celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_12z = ~^ celloutsig_0_6z[15:1];
  assign celloutsig_0_25z = ~^ { celloutsig_0_4z[4:0], celloutsig_0_19z };
  assign celloutsig_0_34z = ^ celloutsig_0_30z[8:0];
  assign celloutsig_0_40z = ^ { in_data[86:85], celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_41z = ^ { celloutsig_0_15z[9:6], celloutsig_0_34z, celloutsig_0_40z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_1z = ^ { celloutsig_0_0z[6:0], celloutsig_0_0z };
  assign celloutsig_0_27z = ^ { celloutsig_0_17z[11:5], celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_47z = { celloutsig_0_4z[5:1], celloutsig_0_26z, celloutsig_0_7z } >> { celloutsig_0_0z[7:1], celloutsig_0_24z, celloutsig_0_39z };
  assign celloutsig_0_15z = { celloutsig_0_9z[3:2], celloutsig_0_10z } >> { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_45z = { celloutsig_0_15z[9:7], celloutsig_0_1z } - celloutsig_0_31z[3:0];
  assign celloutsig_1_1z = in_data[150:143] ^ { in_data[121:115], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[152:145], celloutsig_1_3z, celloutsig_1_3z } ^ { celloutsig_1_2z[9:8], celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_17z[7:3], celloutsig_0_2z } ^ { celloutsig_0_9z[2:0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_16z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_15z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_15z = celloutsig_1_1z[7:5];
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_11z = { celloutsig_0_0z[3:0], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_17z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_0z[8:4], celloutsig_0_11z };
  assign celloutsig_0_54z = ~((celloutsig_0_5z & celloutsig_0_20z[7]) | (celloutsig_0_1z & celloutsig_0_2z));
  assign celloutsig_0_64z = ~((celloutsig_0_2z & celloutsig_0_45z[3]) | (celloutsig_0_54z & celloutsig_0_47z[10]));
  assign { celloutsig_1_7z[1], celloutsig_1_7z[4:2] } = ~ { celloutsig_1_6z, celloutsig_1_1z[7:6], celloutsig_1_0z };
  assign celloutsig_1_7z[0] = celloutsig_1_7z[1];
  assign { out_data[137:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
