{
  "module_name": "au8522_priv.h",
  "hash_id": "fac1402e3f9c8a388190a575522f4374f78a95343730b337d42f6cc6cc8a11b4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/au8522_priv.h",
  "human_readable_source": " \n \n\n#include <linux/kernel.h>\n#include <linux/init.h>\n#include <linux/module.h>\n#include <linux/string.h>\n#include <linux/slab.h>\n#include <linux/delay.h>\n#include <linux/videodev2.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-mc.h>\n#include <linux/i2c.h>\n#include <media/dvb_frontend.h>\n#include \"au8522.h\"\n#include \"tuner-i2c.h\"\n\n#define AU8522_ANALOG_MODE 0\n#define AU8522_DIGITAL_MODE 1\n#define AU8522_SUSPEND_MODE 2\n\nenum au8522_pads {\n\tAU8522_PAD_IF_INPUT,\n\tAU8522_PAD_VID_OUT,\n\tAU8522_PAD_AUDIO_OUT,\n\tAU8522_NUM_PADS\n};\n\nstruct au8522_state {\n\tstruct i2c_client *c;\n\tstruct i2c_adapter *i2c;\n\n\tu8 operational_mode;\n\n\t \n\tstruct tuner_i2c_props i2c_props;\n\tstruct list_head hybrid_tuner_instance_list;\n\n\t \n\tstruct au8522_config config;\n\n\tstruct dvb_frontend frontend;\n\n\tu32 current_frequency;\n\tenum fe_modulation current_modulation;\n\n\tu32 fe_status;\n\tunsigned int led_state;\n\n\t \n\tstruct v4l2_subdev sd;\n\tv4l2_std_id std;\n\tint vid_input;\n\tint aud_input;\n\tu32 id;\n\tu32 rev;\n\tstruct v4l2_ctrl_handler hdl;\n\n#ifdef CONFIG_MEDIA_CONTROLLER\n\tstruct media_pad pads[AU8522_NUM_PADS];\n#endif\n};\n\n \nint au8522_writereg(struct au8522_state *state, u16 reg, u8 data);\nu8 au8522_readreg(struct au8522_state *state, u16 reg);\nint au8522_init(struct dvb_frontend *fe);\nint au8522_sleep(struct dvb_frontend *fe);\n\nint au8522_get_state(struct au8522_state **state, struct i2c_adapter *i2c,\n\t\t     u8 client_address);\nvoid au8522_release_state(struct au8522_state *state);\nint au8522_i2c_gate_ctrl(struct dvb_frontend *fe, int enable);\nint au8522_analog_i2c_gate_ctrl(struct dvb_frontend *fe, int enable);\nint au8522_led_ctrl(struct au8522_state *state, int led);\n\n \n#define AU8522_INPUT_CONTROL_REG081H\t\t\t0x081\n#define AU8522_PGA_CONTROL_REG082H\t\t\t0x082\n#define AU8522_CLAMPING_CONTROL_REG083H\t\t\t0x083\n\n#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H\t\t0x0A3\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H\t\t0x0A4\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H\t\t0x0A5\n#define AU8522_AGC_CONTROL_RANGE_REG0A6H\t\t0x0A6\n#define AU8522_SYSTEM_GAIN_CONTROL_REG0A7H\t\t0x0A7\n#define AU8522_TUNER_AGC_RF_STOP_REG0A8H\t\t0x0A8\n#define AU8522_TUNER_AGC_RF_START_REG0A9H\t\t0x0A9\n#define AU8522_TUNER_RF_AGC_DEFAULT_REG0AAH\t\t0x0AA\n#define AU8522_TUNER_AGC_IF_STOP_REG0ABH\t\t0x0AB\n#define AU8522_TUNER_AGC_IF_START_REG0ACH\t\t0x0AC\n#define AU8522_TUNER_AGC_IF_DEFAULT_REG0ADH\t\t0x0AD\n#define AU8522_TUNER_AGC_STEP_REG0AEH\t\t\t0x0AE\n#define AU8522_TUNER_GAIN_STEP_REG0AFH\t\t\t0x0AF\n\n \n#define AU8522_FRMREGTHRD1_REG0B0H\t\t\t0x0B0\n#define AU8522_FRMREGAGC1H_REG0B1H\t\t\t0x0B1\n#define AU8522_FRMREGSHIFT1_REG0B2H\t\t\t0x0B2\n#define AU8522_TOREGAGC1_REG0B3H\t\t\t0x0B3\n#define AU8522_TOREGASHIFT1_REG0B4H\t\t\t0x0B4\n#define AU8522_FRMREGBBH_REG0B5H\t\t\t0x0B5\n#define AU8522_FRMREGBBM_REG0B6H\t\t\t0x0B6\n#define AU8522_FRMREGBBL_REG0B7H\t\t\t0x0B7\n \n#define AU8522_FRMREGTHRD2_REG0D8H\t\t\t0x0D8\n#define AU8522_FRMREGAGC2H_REG0D9H\t\t\t0x0D9\n#define AU8522_TOREGAGC2_REG0DAH\t\t\t0x0DA\n#define AU8522_TOREGSHIFT2_REG0DBH\t\t\t0x0DB\n#define AU8522_FRMREGPILOTH_REG0DCH\t\t\t0x0DC\n#define AU8522_FRMREGPILOTM_REG0DDH\t\t\t0x0DD\n#define AU8522_FRMREGPILOTL_REG0DEH\t\t\t0x0DE\n#define AU8522_TOREGFREQ_REG0DFH\t\t\t0x0DF\n\n#define AU8522_RX_PGA_RFOUT_REG0EBH\t\t\t0x0EB\n#define AU8522_RX_PGA_IFOUT_REG0ECH\t\t\t0x0EC\n#define AU8522_RX_PGA_PGAOUT_REG0EDH\t\t\t0x0ED\n\n#define AU8522_CHIP_MODE_REG0FEH\t\t\t0x0FE\n\n \n#define AU8522_I2C_CONTROL_REG0_REG090H\t\t\t0x090\n#define AU8522_I2C_CONTROL_REG1_REG091H\t\t\t0x091\n#define AU8522_I2C_STATUS_REG092H\t\t\t0x092\n#define AU8522_I2C_WR_DATA0_REG093H\t\t\t0x093\n#define AU8522_I2C_WR_DATA1_REG094H\t\t\t0x094\n#define AU8522_I2C_WR_DATA2_REG095H\t\t\t0x095\n#define AU8522_I2C_WR_DATA3_REG096H\t\t\t0x096\n#define AU8522_I2C_WR_DATA4_REG097H\t\t\t0x097\n#define AU8522_I2C_WR_DATA5_REG098H\t\t\t0x098\n#define AU8522_I2C_WR_DATA6_REG099H\t\t\t0x099\n#define AU8522_I2C_WR_DATA7_REG09AH\t\t\t0x09A\n#define AU8522_I2C_RD_DATA0_REG09BH\t\t\t0x09B\n#define AU8522_I2C_RD_DATA1_REG09CH\t\t\t0x09C\n#define AU8522_I2C_RD_DATA2_REG09DH\t\t\t0x09D\n#define AU8522_I2C_RD_DATA3_REG09EH\t\t\t0x09E\n#define AU8522_I2C_RD_DATA4_REG09FH\t\t\t0x09F\n#define AU8522_I2C_RD_DATA5_REG0A0H\t\t\t0x0A0\n#define AU8522_I2C_RD_DATA6_REG0A1H\t\t\t0x0A1\n#define AU8522_I2C_RD_DATA7_REG0A2H\t\t\t0x0A2\n\n#define AU8522_ENA_USB_REG101H\t\t\t\t0x101\n\n#define AU8522_I2S_CTRL_0_REG110H\t\t\t0x110\n#define AU8522_I2S_CTRL_1_REG111H\t\t\t0x111\n#define AU8522_I2S_CTRL_2_REG112H\t\t\t0x112\n\n#define AU8522_FRMREGFFECONTROL_REG121H\t\t\t0x121\n#define AU8522_FRMREGDFECONTROL_REG122H\t\t\t0x122\n\n#define AU8522_CARRFREQOFFSET0_REG201H\t\t\t0x201\n#define AU8522_CARRFREQOFFSET1_REG202H\t\t\t0x202\n\n#define AU8522_DECIMATION_GAIN_REG21AH\t\t\t0x21A\n#define AU8522_FRMREGIFSLP_REG21BH\t\t\t0x21B\n#define AU8522_FRMREGTHRDL2_REG21CH\t\t\t0x21C\n#define AU8522_FRMREGSTEP3DB_REG21DH\t\t\t0x21D\n#define AU8522_DAGC_GAIN_ADJUSTMENT_REG21EH\t\t0x21E\n#define AU8522_FRMREGPLLMODE_REG21FH\t\t\t0x21F\n#define AU8522_FRMREGCSTHRD_REG220H\t\t\t0x220\n#define AU8522_FRMREGCRLOCKDMAX_REG221H\t\t\t0x221\n#define AU8522_FRMREGCRPERIODMASK_REG222H\t\t0x222\n#define AU8522_FRMREGCRLOCK0THH_REG223H\t\t\t0x223\n#define AU8522_FRMREGCRLOCK1THH_REG224H\t\t\t0x224\n#define AU8522_FRMREGCRLOCK0THL_REG225H\t\t\t0x225\n#define AU8522_FRMREGCRLOCK1THL_REG226H\t\t\t0x226\n#define AU_FRMREGPLLACQPHASESCL_REG227H\t\t\t0x227\n#define AU8522_FRMREGFREQFBCTRL_REG228H\t\t\t0x228\n\n \n#define AU8522_TVDEC_STATUS_REG000H\t\t\t0x000\n#define AU8522_TVDEC_INT_STATUS_REG001H\t\t\t0x001\n#define AU8522_TVDEC_MACROVISION_STATUS_REG002H\t\t0x002\n#define AU8522_TVDEC_SHARPNESSREG009H\t\t\t0x009\n#define AU8522_TVDEC_BRIGHTNESS_REG00AH\t\t\t0x00A\n#define AU8522_TVDEC_CONTRAST_REG00BH\t\t\t0x00B\n#define AU8522_TVDEC_SATURATION_CB_REG00CH\t\t0x00C\n#define AU8522_TVDEC_SATURATION_CR_REG00DH\t\t0x00D\n#define AU8522_TVDEC_HUE_H_REG00EH\t\t\t0x00E\n#define AU8522_TVDEC_HUE_L_REG00FH\t\t\t0x00F\n#define AU8522_TVDEC_INT_MASK_REG010H\t\t\t0x010\n#define AU8522_VIDEO_MODE_REG011H\t\t\t0x011\n#define AU8522_TVDEC_PGA_REG012H\t\t\t0x012\n#define AU8522_TVDEC_COMB_MODE_REG015H\t\t\t0x015\n#define AU8522_REG016H\t\t\t\t\t0x016\n#define AU8522_TVDED_DBG_MODE_REG060H\t\t\t0x060\n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H\t\t0x061\n#define AU8522_TVDEC_FORMAT_CTRL2_REG062H\t\t0x062\n#define AU8522_TVDEC_VCR_DET_LLIM_REG063H\t\t0x063\n#define AU8522_TVDEC_VCR_DET_HLIM_REG064H\t\t0x064\n#define AU8522_TVDEC_COMB_VDIF_THR1_REG065H\t\t0x065\n#define AU8522_TVDEC_COMB_VDIF_THR2_REG066H\t\t0x066\n#define AU8522_TVDEC_COMB_VDIF_THR3_REG067H\t\t0x067\n#define AU8522_TVDEC_COMB_NOTCH_THR_REG068H\t\t0x068\n#define AU8522_TVDEC_COMB_HDIF_THR1_REG069H\t\t0x069\n#define AU8522_TVDEC_COMB_HDIF_THR2_REG06AH\t\t0x06A\n#define AU8522_TVDEC_COMB_HDIF_THR3_REG06BH\t\t0x06B\n#define AU8522_TVDEC_COMB_DCDIF_THR1_REG06CH\t\t0x06C\n#define AU8522_TVDEC_COMB_DCDIF_THR2_REG06DH\t\t0x06D\n#define AU8522_TVDEC_COMB_DCDIF_THR3_REG06EH\t\t0x06E\n#define AU8522_TVDEC_UV_SEP_THR_REG06FH\t\t\t0x06F\n#define AU8522_TVDEC_COMB_DC_THR1_NTSC_REG070H\t\t0x070\n#define AU8522_TVDEC_COMB_DC_THR2_NTSC_REG073H\t\t0x073\n#define AU8522_TVDEC_DCAGC_CTRL_REG077H\t\t\t0x077\n#define AU8522_TVDEC_PIC_START_ADJ_REG078H\t\t0x078\n#define AU8522_TVDEC_AGC_HIGH_LIMIT_REG079H\t\t0x079\n#define AU8522_TVDEC_MACROVISION_SYNC_THR_REG07AH\t0x07A\n#define AU8522_TVDEC_INTRP_CTRL_REG07BH\t\t\t0x07B\n#define AU8522_TVDEC_PLL_STATUS_REG07EH\t\t\t0x07E\n#define AU8522_TVDEC_FSC_FREQ_REG07FH\t\t\t0x07F\n\n#define AU8522_TVDEC_AGC_LOW_LIMIT_REG0E4H\t\t0x0E4\n#define AU8522_TOREGAAGC_REG0E5H\t\t\t0x0E5\n\n#define AU8522_TVDEC_CHROMA_AGC_REG401H\t\t0x401\n#define AU8522_TVDEC_CHROMA_SFT_REG402H\t\t0x402\n#define AU8522_FILTER_COEF_R410\t\t\t0x410\n#define AU8522_FILTER_COEF_R411\t\t\t0x411\n#define AU8522_FILTER_COEF_R412\t\t\t0x412\n#define AU8522_FILTER_COEF_R413\t\t\t0x413\n#define AU8522_FILTER_COEF_R414\t\t\t0x414\n#define AU8522_FILTER_COEF_R415\t\t\t0x415\n#define AU8522_FILTER_COEF_R416\t\t\t0x416\n#define AU8522_FILTER_COEF_R417\t\t\t0x417\n#define AU8522_FILTER_COEF_R418\t\t\t0x418\n#define AU8522_FILTER_COEF_R419\t\t\t0x419\n#define AU8522_FILTER_COEF_R41A\t\t\t0x41A\n#define AU8522_FILTER_COEF_R41B\t\t\t0x41B\n#define AU8522_FILTER_COEF_R41C\t\t\t0x41C\n#define AU8522_FILTER_COEF_R41D\t\t\t0x41D\n#define AU8522_FILTER_COEF_R41E\t\t\t0x41E\n#define AU8522_FILTER_COEF_R41F\t\t\t0x41F\n#define AU8522_FILTER_COEF_R420\t\t\t0x420\n#define AU8522_FILTER_COEF_R421\t\t\t0x421\n#define AU8522_FILTER_COEF_R422\t\t\t0x422\n#define AU8522_FILTER_COEF_R423\t\t\t0x423\n#define AU8522_FILTER_COEF_R424\t\t\t0x424\n#define AU8522_FILTER_COEF_R425\t\t\t0x425\n#define AU8522_FILTER_COEF_R426\t\t\t0x426\n#define AU8522_FILTER_COEF_R427\t\t\t0x427\n#define AU8522_FILTER_COEF_R428\t\t\t0x428\n#define AU8522_FILTER_COEF_R429\t\t\t0x429\n#define AU8522_FILTER_COEF_R42A\t\t\t0x42A\n#define AU8522_FILTER_COEF_R42B\t\t\t0x42B\n#define AU8522_FILTER_COEF_R42C\t\t\t0x42C\n#define AU8522_FILTER_COEF_R42D\t\t\t0x42D\n\n \n#define AU8522_TVDEC_VBI_RX_FIFO_CONTAIN_REG004H\t0x004\n#define AU8522_TVDEC_VBI_TX_FIFO_CONTAIN_REG005H\t0x005\n#define AU8522_TVDEC_VBI_RX_FIFO_READ_REG006H\t\t0x006\n#define AU8522_TVDEC_VBI_FIFO_STATUS_REG007H\t\t0x007\n#define AU8522_TVDEC_VBI_CTRL_H_REG017H\t\t\t0x017\n#define AU8522_TVDEC_VBI_CTRL_L_REG018H\t\t\t0x018\n#define AU8522_TVDEC_VBI_USER_TOTAL_BITS_REG019H\t0x019\n#define AU8522_TVDEC_VBI_USER_TUNIT_H_REG01AH\t\t0x01A\n#define AU8522_TVDEC_VBI_USER_TUNIT_L_REG01BH\t\t0x01B\n#define AU8522_TVDEC_VBI_USER_THRESH1_REG01CH\t\t0x01C\n#define AU8522_TVDEC_VBI_USER_FRAME_PAT2_REG01EH\t0x01E\n#define AU8522_TVDEC_VBI_USER_FRAME_PAT1_REG01FH\t0x01F\n#define AU8522_TVDEC_VBI_USER_FRAME_PAT0_REG020H\t0x020\n#define AU8522_TVDEC_VBI_USER_FRAME_MASK2_REG021H\t0x021\n#define AU8522_TVDEC_VBI_USER_FRAME_MASK1_REG022H\t0x022\n#define AU8522_TVDEC_VBI_USER_FRAME_MASK0_REG023H\t0x023\n\n#define AU8522_REG071H\t\t\t\t\t0x071\n#define AU8522_REG072H\t\t\t\t\t0x072\n#define AU8522_REG074H\t\t\t\t\t0x074\n#define AU8522_REG075H\t\t\t\t\t0x075\n\n \n#define AU8522_FRAME_COUNT0_REG084H\t\t\t0x084\n#define AU8522_RS_STATUS_G0_REG085H\t\t\t0x085\n#define AU8522_RS_STATUS_B0_REG086H\t\t\t0x086\n#define AU8522_RS_STATUS_E_REG087H\t\t\t0x087\n#define AU8522_DEMODULATION_STATUS_REG088H\t\t0x088\n#define AU8522_TOREGTRESTATUS_REG0E6H\t\t\t0x0E6\n#define AU8522_TSPORT_CONTROL_REG10BH\t\t\t0x10B\n#define AU8522_TSTHES_REG10CH\t\t\t\t0x10C\n#define AU8522_FRMREGDFEKEEP_REG301H\t\t\t0x301\n#define AU8522_DFE_AVERAGE_REG302H\t\t\t0x302\n#define AU8522_FRMREGEQLERRWIN_REG303H\t\t\t0x303\n#define AU8522_FRMREGFFEKEEP_REG304H\t\t\t0x304\n#define AU8522_FRMREGDFECONTROL1_REG305H\t\t0x305\n#define AU8522_FRMREGEQLERRLOW_REG306H\t\t\t0x306\n\n#define AU8522_REG42EH\t\t\t\t0x42E\n#define AU8522_REG42FH\t\t\t\t0x42F\n#define AU8522_REG430H\t\t\t\t0x430\n#define AU8522_REG431H\t\t\t\t0x431\n#define AU8522_REG432H\t\t\t\t0x432\n#define AU8522_REG433H\t\t\t\t0x433\n#define AU8522_REG434H\t\t\t\t0x434\n#define AU8522_REG435H\t\t\t\t0x435\n#define AU8522_REG436H\t\t\t\t0x436\n\n \n#define AU8522_GPIO_CONTROL_REG0E0H\t\t\t0x0E0\n#define AU8522_GPIO_STATUS_REG0E1H\t\t\t0x0E1\n#define AU8522_GPIO_DATA_REG0E2H\t\t\t0x0E2\n\n \n#define AU8522_AUDIOAGC_REG0EEH\t\t\t\t0x0EE\n#define AU8522_AUDIO_STATUS_REG0F0H\t\t\t0x0F0\n#define AU8522_AUDIO_MODE_REG0F1H\t\t\t0x0F1\n#define AU8522_AUDIO_VOLUME_L_REG0F2H\t\t\t0x0F2\n#define AU8522_AUDIO_VOLUME_R_REG0F3H\t\t\t0x0F3\n#define AU8522_AUDIO_VOLUME_REG0F4H\t\t\t0x0F4\n#define AU8522_FRMREGAUPHASE_REG0F7H\t\t\t0x0F7\n#define AU8522_REG0F9H\t\t\t\t\t0x0F9\n\n#define AU8522_AUDIOAGC2_REG605H\t\t\t0x605\n#define AU8522_AUDIOFREQ_REG606H\t\t\t0x606\n\n\n \n\n \n\n \n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_VCR_MODE_YES\t\t0x80\n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_VCR_MODE_NO\t\t0x40\n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_VCR_MODE_AUTO\t\t0x00\n \n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_FIELD_LEN_625\t\t0x20\n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_FIELD_LEN_525\t\t0x10\n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_FIELD_LEN_AUTO\t0x00\n \n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_LINE_LEN_64_000\t0x0b\n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_LINE_LEN_63_492\t0x08\n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_LINE_LEN_63_556\t0x04\n \n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_SUBCARRIER_NTSC_AUTO\t0x03\n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_SUBCARRIER_NTSC_443\t0x02\n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_SUBCARRIER_NTSC_MN\t0x01\n#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_SUBCARRIER_NTSC_50\t0x00\n\n \n#define AU8522_TVDEC_FORMAT_CTRL2_REG062H_STD_AUTODETECT\t0x00\n#define AU8522_TVDEC_FORMAT_CTRL2_REG062H_STD_NTSC\t\t0x01\n#define AU8522_TVDEC_FORMAT_CTRL2_REG062H_STD_PAL_M\t\t0x02\n\n\n#define AU8522_INPUT_CONTROL_REG081H_ATSC\t\t\t0xC4\n#define AU8522_INPUT_CONTROL_REG081H_ATVRF\t\t\t0xC4\n#define AU8522_INPUT_CONTROL_REG081H_ATVRF13\t\t\t0xC4\n#define AU8522_INPUT_CONTROL_REG081H_J83B64\t\t\t0xC4\n#define AU8522_INPUT_CONTROL_REG081H_J83B256\t\t\t0xC4\n#define AU8522_INPUT_CONTROL_REG081H_CVBS\t\t\t0x20\n#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH1\t\t\t0xA2\n#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH2\t\t\t0xA0\n#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH3\t\t\t0x69\n#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH4\t\t\t0x68\n#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH4_SIF\t\t0x28\n \n#define AU8522_INPUT_CONTROL_REG081H_SVIDEO_CH13\t\t0x23\n \n#define AU8522_INPUT_CONTROL_REG081H_SVIDEO_CH24\t\t0x20\n#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_ATSC\t\t0x0C\n#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_J83B64\t\t0x09\n#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_J83B256\t\t0x09\n#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_CVBS\t\t0x12\n#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_ATVRF\t\t0x1A\n#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_ATVRF13\t\t0x1A\n#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_SVIDEO\t\t0x02\n\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_CLEAR\t\t0x00\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_SVIDEO\t\t0x9C\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_CVBS\t\t0x9D\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_ATSC\t\t0xE8\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_J83B256\t\t0xCA\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_J83B64\t\t0xCA\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_ATVRF\t\t0xDD\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_ATVRF13\t\t0xDD\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_PAL\t\t0xDD\n#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_FM\t\t0xDD\n\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_ATSC\t\t0x80\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_J83B256\t\t0x80\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_J83B64\t\t0x80\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_ATSC\t0x40\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_J83B256\t0x40\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_J83B64\t0x40\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_CLEAR\t0x00\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_ATVRF\t\t0x01\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_ATVRF13\t\t0x01\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_SVIDEO\t\t0x04\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_CVBS\t\t0x01\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_PWM\t\t0x03\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_IIS\t\t0x09\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_PAL\t\t0x01\n#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_FM\t\t0x01\n\n \n#define AU8522_TVDEC_CONTRAST_REG00BH_CVBS\t\t\t0x79\n#define AU8522_TVDEC_SATURATION_CB_REG00CH_CVBS\t\t\t0x80\n#define AU8522_TVDEC_SATURATION_CR_REG00DH_CVBS\t\t\t0x80\n#define AU8522_TVDEC_HUE_H_REG00EH_CVBS\t\t\t\t0x00\n#define AU8522_TVDEC_HUE_L_REG00FH_CVBS\t\t\t\t0x00\n#define AU8522_TVDEC_PGA_REG012H_CVBS\t\t\t\t0x0F\n#define AU8522_TVDEC_COMB_MODE_REG015H_CVBS\t\t\t0x00\n#define AU8522_REG016H_CVBS\t\t\t\t\t0x00\n#define AU8522_TVDED_DBG_MODE_REG060H_CVBS\t\t\t0x00\n#define AU8522_TVDEC_VCR_DET_LLIM_REG063H_CVBS\t\t\t0x19\n#define AU8522_REG0F9H_AUDIO\t\t\t\t\t0x20\n#define AU8522_TVDEC_VCR_DET_HLIM_REG064H_CVBS\t\t\t0xA7\n#define AU8522_TVDEC_COMB_VDIF_THR1_REG065H_CVBS\t\t0x0A\n#define AU8522_TVDEC_COMB_VDIF_THR2_REG066H_CVBS\t\t0x32\n#define AU8522_TVDEC_COMB_VDIF_THR3_REG067H_CVBS\t\t0x19\n#define AU8522_TVDEC_COMB_NOTCH_THR_REG068H_CVBS\t\t0x23\n#define AU8522_TVDEC_COMB_HDIF_THR1_REG069H_CVBS\t\t0x41\n#define AU8522_TVDEC_COMB_HDIF_THR2_REG06AH_CVBS\t\t0x0A\n#define AU8522_TVDEC_COMB_HDIF_THR3_REG06BH_CVBS\t\t0x32\n#define AU8522_TVDEC_COMB_DCDIF_THR1_REG06CH_CVBS\t\t0x34\n#define AU8522_TVDEC_COMB_DCDIF_THR1_REG06CH_SVIDEO\t\t0x2a\n#define AU8522_TVDEC_COMB_DCDIF_THR2_REG06DH_CVBS\t\t0x05\n#define AU8522_TVDEC_COMB_DCDIF_THR2_REG06DH_SVIDEO\t\t0x15\n#define AU8522_TVDEC_COMB_DCDIF_THR3_REG06EH_CVBS\t\t0x6E\n#define AU8522_TVDEC_UV_SEP_THR_REG06FH_CVBS\t\t\t0x0F\n#define AU8522_TVDEC_COMB_DC_THR1_NTSC_REG070H_CVBS\t\t0x80\n#define AU8522_REG071H_CVBS\t\t\t\t\t0x18\n#define AU8522_REG072H_CVBS\t\t\t\t\t0x30\n#define AU8522_TVDEC_COMB_DC_THR2_NTSC_REG073H_CVBS\t\t0xF0\n#define AU8522_REG074H_CVBS\t\t\t\t\t0x80\n#define AU8522_REG075H_CVBS\t\t\t\t\t0xF0\n#define AU8522_TVDEC_DCAGC_CTRL_REG077H_CVBS\t\t\t0xFB\n#define AU8522_TVDEC_PIC_START_ADJ_REG078H_CVBS\t\t\t0x04\n#define AU8522_TVDEC_AGC_HIGH_LIMIT_REG079H_CVBS\t\t0x00\n#define AU8522_TVDEC_MACROVISION_SYNC_THR_REG07AH_CVBS\t\t0x00\n#define AU8522_TVDEC_INTRP_CTRL_REG07BH_CVBS\t\t\t0xEE\n#define AU8522_TVDEC_AGC_LOW_LIMIT_REG0E4H_CVBS\t\t\t0xFE\n#define AU8522_TOREGAAGC_REG0E5H_CVBS\t\t\t\t0x00\n#define AU8522_TVDEC_VBI6A_REG035H_CVBS\t\t\t\t0x40\n\n \n#define AU8522_TVDEC_VBI_CTRL_H_REG017H_CCON\t\t\t0x21\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}