[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LargeConst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 98
LIB: work
FILE: ${SURELOG_DIR}/tests/LargeConst/dut.sv
n<> u<97> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<97> s<96> l<1:1>
  n<> u<96> t<Source_text> p<97> c<95> l<1:1> el<8:10>
    n<> u<95> t<Description> p<96> c<94> l<1:1> el<8:10>
      n<> u<94> t<Module_declaration> p<95> c<7> l<1:1> el<8:10>
        n<> u<7> t<Module_nonansi_header> p<94> c<2> s<23> l<1:1> el<1:61>
          n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<7> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<7> s<5> l<1:12> el<1:12>
          n</*output logic[80:0] a, output logic[80:0] b*/> u<5> t<BLOCK_COMMENT> p<7> s<6> l<1:12> el<1:60>
          n<> u<6> t<Port_list> p<7> l<1:12> el<1:60>
        n<> u<23> t<Module_item> p<94> c<22> s<39> l<2:4> el<2:40>
          n<> u<22> t<Non_port_module_item> p<23> c<21> l<2:4> el<2:40>
            n<> u<21> t<Module_or_generate_item> p<22> c<20> l<2:4> el<2:40>
              n<> u<20> t<Module_common_item> p<21> c<19> l<2:4> el<2:40>
                n<> u<19> t<Continuous_assign> p<20> c<18> l<2:4> el<2:40>
                  n<> u<18> t<Net_assignment_list> p<19> c<17> l<2:11> el<2:39>
                    n<> u<17> t<Net_assignment> p<18> c<12> l<2:11> el<2:39>
                      n<> u<12> t<Net_lvalue> p<17> c<9> s<16> l<2:11> el<2:12>
                        n<> u<9> t<Ps_or_hierarchical_identifier> p<12> c<8> s<11> l<2:11> el<2:12>
                          n<a> u<8> t<STRING_CONST> p<9> l<2:11> el<2:12>
                        n<> u<11> t<Constant_select> p<12> c<10> l<2:13> el<2:13>
                          n<> u<10> t<Constant_bit_select> p<11> l<2:13> el<2:13>
                      n<> u<16> t<Expression> p<17> c<15> l<2:18> el<2:39>
                        n<> u<15> t<Primary> p<16> c<14> l<2:18> el<2:39>
                          n<> u<14> t<Primary_literal> p<15> c<13> l<2:18> el<2:39>
                            n<147573952589676412928> u<13> t<INT_CONST> p<14> l<2:18> el<2:39>
        n<> u<39> t<Module_item> p<94> c<38> s<55> l<3:4> el<3:40>
          n<> u<38> t<Non_port_module_item> p<39> c<37> l<3:4> el<3:40>
            n<> u<37> t<Module_or_generate_item> p<38> c<36> l<3:4> el<3:40>
              n<> u<36> t<Module_common_item> p<37> c<35> l<3:4> el<3:40>
                n<> u<35> t<Continuous_assign> p<36> c<34> l<3:4> el<3:40>
                  n<> u<34> t<Net_assignment_list> p<35> c<33> l<3:11> el<3:39>
                    n<> u<33> t<Net_assignment> p<34> c<28> l<3:11> el<3:39>
                      n<> u<28> t<Net_lvalue> p<33> c<25> s<32> l<3:11> el<3:12>
                        n<> u<25> t<Ps_or_hierarchical_identifier> p<28> c<24> s<27> l<3:11> el<3:12>
                          n<b> u<24> t<STRING_CONST> p<25> l<3:11> el<3:12>
                        n<> u<27> t<Constant_select> p<28> c<26> l<3:13> el<3:13>
                          n<> u<26> t<Constant_bit_select> p<27> l<3:13> el<3:13>
                      n<> u<32> t<Expression> p<33> c<31> l<3:15> el<3:39>
                        n<> u<31> t<Primary> p<32> c<30> l<3:15> el<3:39>
                          n<> u<30> t<Primary_literal> p<31> c<29> l<3:15> el<3:39>
                            n<'sd147573952589676412928> u<29> t<INT_CONST> p<30> l<3:15> el<3:39>
        n<> u<55> t<Module_item> p<94> c<54> s<56> l<4:4> el<4:40>
          n<> u<54> t<Non_port_module_item> p<55> c<53> l<4:4> el<4:40>
            n<> u<53> t<Module_or_generate_item> p<54> c<52> l<4:4> el<4:40>
              n<> u<52> t<Module_common_item> p<53> c<51> l<4:4> el<4:40>
                n<> u<51> t<Continuous_assign> p<52> c<50> l<4:4> el<4:40>
                  n<> u<50> t<Net_assignment_list> p<51> c<49> l<4:11> el<4:39>
                    n<> u<49> t<Net_assignment> p<50> c<44> l<4:11> el<4:39>
                      n<> u<44> t<Net_lvalue> p<49> c<41> s<48> l<4:11> el<4:12>
                        n<> u<41> t<Ps_or_hierarchical_identifier> p<44> c<40> s<43> l<4:11> el<4:12>
                          n<c> u<40> t<STRING_CONST> p<41> l<4:11> el<4:12>
                        n<> u<43> t<Constant_select> p<44> c<42> l<4:13> el<4:13>
                          n<> u<42> t<Constant_bit_select> p<43> l<4:13> el<4:13>
                      n<> u<48> t<Expression> p<49> c<47> l<4:19> el<4:39>
                        n<> u<47> t<Primary> p<48> c<46> l<4:19> el<4:39>
                          n<> u<46> t<Primary_literal> p<47> c<45> l<4:19> el<4:39>
                            n<18446744073709551615> u<45> t<INT_CONST> p<46> l<4:19> el<4:39>
        n<// 2^64> u<56> t<LINE_COMMENT> p<94> s<72> l<4:41> el<4:48>
        n<> u<72> t<Module_item> p<94> c<71> s<73> l<5:4> el<5:40>
          n<> u<71> t<Non_port_module_item> p<72> c<70> l<5:4> el<5:40>
            n<> u<70> t<Module_or_generate_item> p<71> c<69> l<5:4> el<5:40>
              n<> u<69> t<Module_common_item> p<70> c<68> l<5:4> el<5:40>
                n<> u<68> t<Continuous_assign> p<69> c<67> l<5:4> el<5:40>
                  n<> u<67> t<Net_assignment_list> p<68> c<66> l<5:11> el<5:39>
                    n<> u<66> t<Net_assignment> p<67> c<61> l<5:11> el<5:39>
                      n<> u<61> t<Net_lvalue> p<66> c<58> s<65> l<5:11> el<5:12>
                        n<> u<58> t<Ps_or_hierarchical_identifier> p<61> c<57> s<60> l<5:11> el<5:12>
                          n<d> u<57> t<STRING_CONST> p<58> l<5:11> el<5:12>
                        n<> u<60> t<Constant_select> p<61> c<59> l<5:13> el<5:13>
                          n<> u<59> t<Constant_bit_select> p<60> l<5:13> el<5:13>
                      n<> u<65> t<Expression> p<66> c<64> l<5:19> el<5:39>
                        n<> u<64> t<Primary> p<65> c<63> l<5:19> el<5:39>
                          n<> u<63> t<Primary_literal> p<64> c<62> l<5:19> el<5:39>
                            n<18446744073709551616> u<62> t<INT_CONST> p<63> l<5:19> el<5:39>
        n<// 2^64 + 1> u<73> t<LINE_COMMENT> p<94> s<91> l<5:41> el<5:52>
        n<> u<91> t<Module_item> p<94> c<90> s<92> l<6:4> el<6:40>
          n<> u<90> t<Non_port_module_item> p<91> c<89> l<6:4> el<6:40>
            n<> u<89> t<Module_or_generate_item> p<90> c<88> l<6:4> el<6:40>
              n<> u<88> t<Module_common_item> p<89> c<87> l<6:4> el<6:40>
                n<> u<87> t<Continuous_assign> p<88> c<86> l<6:4> el<6:40>
                  n<> u<86> t<Net_assignment_list> p<87> c<85> l<6:11> el<6:39>
                    n<> u<85> t<Net_assignment> p<86> c<78> l<6:11> el<6:39>
                      n<> u<78> t<Net_lvalue> p<85> c<75> s<84> l<6:11> el<6:12>
                        n<> u<75> t<Ps_or_hierarchical_identifier> p<78> c<74> s<77> l<6:11> el<6:12>
                          n<e> u<74> t<STRING_CONST> p<75> l<6:11> el<6:12>
                        n<> u<77> t<Constant_select> p<78> c<76> l<6:13> el<6:13>
                          n<> u<76> t<Constant_bit_select> p<77> l<6:13> el<6:13>
                      n<> u<84> t<Expression> p<85> c<83> l<6:18> el<6:39>
                        n<> u<83> t<Unary_Minus> p<84> s<82> l<6:18> el<6:19>
                        n<> u<82> t<Expression> p<84> c<81> l<6:19> el<6:39>
                          n<> u<81> t<Primary> p<82> c<80> l<6:19> el<6:39>
                            n<> u<80> t<Primary_literal> p<81> c<79> l<6:19> el<6:39>
                              n<18446744073709551616> u<79> t<INT_CONST> p<80> l<6:19> el<6:39>
        n<// 2^64 + 1> u<92> t<LINE_COMMENT> p<94> s<93> l<6:41> el<6:52>
        n<> u<93> t<ENDMODULE> p<94> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LargeConst/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LargeConst/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               5
ContAssign                                             5
Design                                                 1
Identifier                                             1
Module                                                 1
ModuleTypespec                                         1
Operation                                              1
RefObj                                                 5
SourceFile                                             1
------------------------------------------------------------
Total:                                                21
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LargeConst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/LargeConst/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:work@dut
  |vpiImportTypespec:
  \_Net: (work@dut.a), line:2:11, endln:2:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@dut.b), line:3:11, endln:3:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@dut.c), line:4:11, endln:4:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@dut.d), line:5:11, endln:5:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:d
    |vpiFullName:work@dut.d
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@dut.e), line:6:11, endln:6:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiName:e
    |vpiFullName:work@dut.e
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.a), line:2:11, endln:2:12
  |vpiNet:
  \_Net: (work@dut.b), line:3:11, endln:3:12
  |vpiNet:
  \_Net: (work@dut.c), line:4:11, endln:4:12
  |vpiNet:
  \_Net: (work@dut.d), line:5:11, endln:5:12
  |vpiNet:
  \_Net: (work@dut.e), line:6:11, endln:6:12
  |vpiContAssign:
  \_ContAssign: , line:2:11, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:2:18, endln:2:39
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:39
      |vpiDecompile:147573952589676412928
      |vpiSize:-1
      |DEC:147573952589676412928
      |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@dut.a), line:2:11, endln:2:12
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:39
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_Net: (work@dut.a), line:2:11, endln:2:12
  |vpiContAssign:
  \_ContAssign: , line:3:11, endln:3:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:3:15, endln:3:39
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:39
      |vpiDecompile:'sd147573952589676412928
      |vpiSize:-1
      |DEC:147573952589676412928
      |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@dut.b), line:3:11, endln:3:12
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:39
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_Net: (work@dut.b), line:3:11, endln:3:12
  |vpiContAssign:
  \_ContAssign: , line:4:11, endln:4:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:4:19, endln:4:39
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:39
      |vpiDecompile:18446744073709551615
      |vpiSize:64
      |UINT:18446744073709551615
      |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@dut.c), line:4:11, endln:4:12
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:39
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_Net: (work@dut.c), line:4:11, endln:4:12
  |vpiContAssign:
  \_ContAssign: , line:5:11, endln:5:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:5:19, endln:5:39
      |vpiParent:
      \_ContAssign: , line:5:11, endln:5:39
      |vpiDecompile:18446744073709551616
      |vpiSize:-1
      |DEC:18446744073709551616
      |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@dut.d), line:5:11, endln:5:12
      |vpiParent:
      \_ContAssign: , line:5:11, endln:5:39
      |vpiName:d
      |vpiFullName:work@dut.d
      |vpiActual:
      \_Net: (work@dut.d), line:5:11, endln:5:12
  |vpiContAssign:
  \_ContAssign: , line:6:11, endln:6:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Operation: , line:6:18, endln:6:39
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:39
      |vpiOpType:1
      |vpiOperand:
      \_Constant: , line:6:19, endln:6:39
        |vpiParent:
        \_Operation: , line:6:18, endln:6:39
        |vpiDecompile:18446744073709551616
        |vpiSize:-1
        |DEC:18446744073709551616
        |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@dut.e), line:6:11, endln:6:12
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:39
      |vpiName:e
      |vpiFullName:work@dut.e
      |vpiActual:
      \_Net: (work@dut.e), line:6:11, endln:6:12
|vpiTypedef:
\_ModuleTypespec: (dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/LargeConst/dut.sv, line:1:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
