
RCC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000043c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080005d0  080005d0  000015d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080005e0  080005e0  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  080005e0  080005e0  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080005e0  080005e0  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005e0  080005e0  000015e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080005e4  080005e4  000015e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080005e8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080005ec  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080005ec  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000b72  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000038c  00000000  00000000  00002ba6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000a0  00000000  00000000  00002f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000006b  00000000  00000000  00002fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e7e6  00000000  00000000  00003043  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000e56  00000000  00000000  00011829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000532e8  00000000  00000000  0001267f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00065967  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000178  00000000  00000000  000659ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00065b24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080005b8 	.word	0x080005b8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	080005b8 	.word	0x080005b8

080001d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b06      	ldr	r3, [pc, #24]	@ (80001f4 <SystemInit+0x20>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80001de:	4a05      	ldr	r2, [pc, #20]	@ (80001f4 <SystemInit+0x20>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001e8:	bf00      	nop
 80001ea:	46bd      	mov	sp, r7
 80001ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	e000ed00 	.word	0xe000ed00

080001f8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80001f8:	b480      	push	{r7}
 80001fa:	b087      	sub	sp, #28
 80001fc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80001fe:	2300      	movs	r3, #0
 8000200:	613b      	str	r3, [r7, #16]
 8000202:	2300      	movs	r3, #0
 8000204:	617b      	str	r3, [r7, #20]
 8000206:	2302      	movs	r3, #2
 8000208:	60fb      	str	r3, [r7, #12]
 800020a:	2300      	movs	r3, #0
 800020c:	60bb      	str	r3, [r7, #8]
 800020e:	2302      	movs	r3, #2
 8000210:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000212:	4b34      	ldr	r3, [pc, #208]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000214:	689b      	ldr	r3, [r3, #8]
 8000216:	f003 030c 	and.w	r3, r3, #12
 800021a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800021c:	693b      	ldr	r3, [r7, #16]
 800021e:	2b08      	cmp	r3, #8
 8000220:	d011      	beq.n	8000246 <SystemCoreClockUpdate+0x4e>
 8000222:	693b      	ldr	r3, [r7, #16]
 8000224:	2b08      	cmp	r3, #8
 8000226:	d844      	bhi.n	80002b2 <SystemCoreClockUpdate+0xba>
 8000228:	693b      	ldr	r3, [r7, #16]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d003      	beq.n	8000236 <SystemCoreClockUpdate+0x3e>
 800022e:	693b      	ldr	r3, [r7, #16]
 8000230:	2b04      	cmp	r3, #4
 8000232:	d004      	beq.n	800023e <SystemCoreClockUpdate+0x46>
 8000234:	e03d      	b.n	80002b2 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000236:	4b2c      	ldr	r3, [pc, #176]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 8000238:	4a2c      	ldr	r2, [pc, #176]	@ (80002ec <SystemCoreClockUpdate+0xf4>)
 800023a:	601a      	str	r2, [r3, #0]
      break;
 800023c:	e03d      	b.n	80002ba <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800023e:	4b2a      	ldr	r3, [pc, #168]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 8000240:	4a2b      	ldr	r2, [pc, #172]	@ (80002f0 <SystemCoreClockUpdate+0xf8>)
 8000242:	601a      	str	r2, [r3, #0]
      break;
 8000244:	e039      	b.n	80002ba <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000246:	4b27      	ldr	r3, [pc, #156]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000248:	685b      	ldr	r3, [r3, #4]
 800024a:	0d9b      	lsrs	r3, r3, #22
 800024c:	f003 0301 	and.w	r3, r3, #1
 8000250:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000252:	4b24      	ldr	r3, [pc, #144]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000254:	685b      	ldr	r3, [r3, #4]
 8000256:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800025a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800025c:	68bb      	ldr	r3, [r7, #8]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d00c      	beq.n	800027c <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000262:	4a23      	ldr	r2, [pc, #140]	@ (80002f0 <SystemCoreClockUpdate+0xf8>)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	fbb2 f3f3 	udiv	r3, r2, r3
 800026a:	4a1e      	ldr	r2, [pc, #120]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 800026c:	6852      	ldr	r2, [r2, #4]
 800026e:	0992      	lsrs	r2, r2, #6
 8000270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000274:	fb02 f303 	mul.w	r3, r2, r3
 8000278:	617b      	str	r3, [r7, #20]
 800027a:	e00b      	b.n	8000294 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800027c:	4a1b      	ldr	r2, [pc, #108]	@ (80002ec <SystemCoreClockUpdate+0xf4>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	fbb2 f3f3 	udiv	r3, r2, r3
 8000284:	4a17      	ldr	r2, [pc, #92]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000286:	6852      	ldr	r2, [r2, #4]
 8000288:	0992      	lsrs	r2, r2, #6
 800028a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800028e:	fb02 f303 	mul.w	r3, r2, r3
 8000292:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000294:	4b13      	ldr	r3, [pc, #76]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	0c1b      	lsrs	r3, r3, #16
 800029a:	f003 0303 	and.w	r3, r3, #3
 800029e:	3301      	adds	r3, #1
 80002a0:	005b      	lsls	r3, r3, #1
 80002a2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002a4:	697a      	ldr	r2, [r7, #20]
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80002ac:	4a0e      	ldr	r2, [pc, #56]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002ae:	6013      	str	r3, [r2, #0]
      break;
 80002b0:	e003      	b.n	80002ba <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002b2:	4b0d      	ldr	r3, [pc, #52]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002b4:	4a0d      	ldr	r2, [pc, #52]	@ (80002ec <SystemCoreClockUpdate+0xf4>)
 80002b6:	601a      	str	r2, [r3, #0]
      break;
 80002b8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80002ba:	4b0a      	ldr	r3, [pc, #40]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 80002bc:	689b      	ldr	r3, [r3, #8]
 80002be:	091b      	lsrs	r3, r3, #4
 80002c0:	f003 030f 	and.w	r3, r3, #15
 80002c4:	4a0b      	ldr	r2, [pc, #44]	@ (80002f4 <SystemCoreClockUpdate+0xfc>)
 80002c6:	5cd3      	ldrb	r3, [r2, r3]
 80002c8:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80002ca:	4b07      	ldr	r3, [pc, #28]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002cc:	681a      	ldr	r2, [r3, #0]
 80002ce:	693b      	ldr	r3, [r7, #16]
 80002d0:	fa22 f303 	lsr.w	r3, r2, r3
 80002d4:	4a04      	ldr	r2, [pc, #16]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002d6:	6013      	str	r3, [r2, #0]
}
 80002d8:	bf00      	nop
 80002da:	371c      	adds	r7, #28
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr
 80002e4:	40023800 	.word	0x40023800
 80002e8:	20000000 	.word	0x20000000
 80002ec:	00f42400 	.word	0x00f42400
 80002f0:	007a1200 	.word	0x007a1200
 80002f4:	080005d0 	.word	0x080005d0

080002f8 <main>:
void PLL_Config(uint8_t Source);

/***************** Main *****************/

int main(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
//	RCC_CR |= (1<<HSEON_Bit) | (1<<HSEBYP_Bit);
//	while(!(RCC_CR & (1<<HSERDY_Bit))); //Wait to HSERDY


	/*Inicia la configuración inicial del clock*/
	flash_config();
 80002fc:	f000 f812 	bl	8000324 <flash_config>
	/*SystemCoreClock está en la CMSIS y contiene la frecuenciq del procesador*/
	systemFreq = SystemCoreClock;
 8000300:	4b06      	ldr	r3, [pc, #24]	@ (800031c <main+0x24>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a06      	ldr	r2, [pc, #24]	@ (8000320 <main+0x28>)
 8000306:	6013      	str	r3, [r2, #0]

	/*Configuramos el PLL*/
	PLL_Config(1);
 8000308:	2001      	movs	r0, #1
 800030a:	f000 f86d 	bl	80003e8 <PLL_Config>
	/*Revisamos el valor del SystemCoreClock*/
	systemFreq = SystemCoreClock;
 800030e:	4b03      	ldr	r3, [pc, #12]	@ (800031c <main+0x24>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	4a03      	ldr	r2, [pc, #12]	@ (8000320 <main+0x28>)
 8000314:	6013      	str	r3, [r2, #0]

	for(;;);
 8000316:	bf00      	nop
 8000318:	e7fd      	b.n	8000316 <main+0x1e>
 800031a:	bf00      	nop
 800031c:	20000000 	.word	0x20000000
 8000320:	20000020 	.word	0x20000020

08000324 <flash_config>:
}

/***************** Definición de funciones *****************/

void flash_config(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
	/**Se habilita por recomendación*/
	FLASH -> ACR |= 1<<9;
 8000328:	4b11      	ldr	r3, [pc, #68]	@ (8000370 <flash_config+0x4c>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4a10      	ldr	r2, [pc, #64]	@ (8000370 <flash_config+0x4c>)
 800032e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000332:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<10;
 8000334:	4b0e      	ldr	r3, [pc, #56]	@ (8000370 <flash_config+0x4c>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4a0d      	ldr	r2, [pc, #52]	@ (8000370 <flash_config+0x4c>)
 800033a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800033e:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<8;
 8000340:	4b0b      	ldr	r3, [pc, #44]	@ (8000370 <flash_config+0x4c>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a0a      	ldr	r2, [pc, #40]	@ (8000370 <flash_config+0x4c>)
 8000346:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800034a:	6013      	str	r3, [r2, #0]

	/*Se habilitan algunos clocks*/
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800034c:	4b09      	ldr	r3, [pc, #36]	@ (8000374 <flash_config+0x50>)
 800034e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000350:	4a08      	ldr	r2, [pc, #32]	@ (8000374 <flash_config+0x50>)
 8000352:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000356:	6453      	str	r3, [r2, #68]	@ 0x44
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000358:	4b06      	ldr	r3, [pc, #24]	@ (8000374 <flash_config+0x50>)
 800035a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800035c:	4a05      	ldr	r2, [pc, #20]	@ (8000374 <flash_config+0x50>)
 800035e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000362:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000364:	bf00      	nop
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	40023c00 	.word	0x40023c00
 8000374:	40023800 	.word	0x40023800

08000378 <HSI_Config>:

void HSI_Config(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSION;
 800037c:	4b0b      	ldr	r3, [pc, #44]	@ (80003ac <HSI_Config+0x34>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	4a0a      	ldr	r2, [pc, #40]	@ (80003ac <HSI_Config+0x34>)
 8000382:	f043 0301 	orr.w	r3, r3, #1
 8000386:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSIRDY));
 8000388:	bf00      	nop
 800038a:	4b08      	ldr	r3, [pc, #32]	@ (80003ac <HSI_Config+0x34>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	f003 0302 	and.w	r3, r3, #2
 8000392:	2b00      	cmp	r3, #0
 8000394:	d0f9      	beq.n	800038a <HSI_Config+0x12>
	/*Seleccionamos el cambio a HSE*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 8000396:	4b05      	ldr	r3, [pc, #20]	@ (80003ac <HSI_Config+0x34>)
 8000398:	689b      	ldr	r3, [r3, #8]
 800039a:	4a04      	ldr	r2, [pc, #16]	@ (80003ac <HSI_Config+0x34>)
 800039c:	f023 0303 	bic.w	r3, r3, #3
 80003a0:	6093      	str	r3, [r2, #8]
//	RCC->CFGR |= RCC_CFGR_SW_HSI; //No es necesario activarlo si vas a utilizar PLL
	/*Esperamos a que esté listo el cambio de oscilador*/
//	while(RCC->CFGR & RCC_CFGR_SWS_HSI); //Revisar antes de usar
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 80003a2:	f7ff ff29 	bl	80001f8 <SystemCoreClockUpdate>
}
 80003a6:	bf00      	nop
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	40023800 	.word	0x40023800

080003b0 <HSE_Config>:

void HSE_Config(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 80003b4:	4b0b      	ldr	r3, [pc, #44]	@ (80003e4 <HSE_Config+0x34>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a0a      	ldr	r2, [pc, #40]	@ (80003e4 <HSE_Config+0x34>)
 80003ba:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 80003be:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSERDY));
 80003c0:	bf00      	nop
 80003c2:	4b08      	ldr	r3, [pc, #32]	@ (80003e4 <HSE_Config+0x34>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d0f9      	beq.n	80003c2 <HSE_Config+0x12>
	/*Seleccionamos el cambio a HSE*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 80003ce:	4b05      	ldr	r3, [pc, #20]	@ (80003e4 <HSE_Config+0x34>)
 80003d0:	689b      	ldr	r3, [r3, #8]
 80003d2:	4a04      	ldr	r2, [pc, #16]	@ (80003e4 <HSE_Config+0x34>)
 80003d4:	f023 0303 	bic.w	r3, r3, #3
 80003d8:	6093      	str	r3, [r2, #8]
//	RCC->CFGR = RCC_CFGR_SW_HSE; //No es necesario activarlo si vas a utilizar PLL
	/*Esperamos a que esté listo el cambio de oscilador*/
//	while(!(RCC->CFGR & RCC_CFGR_SWS_HSE));
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 80003da:	f7ff ff0d 	bl	80001f8 <SystemCoreClockUpdate>
}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40023800 	.word	0x40023800

080003e8 <PLL_Config>:

void PLL_Config(uint8_t Source)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	4603      	mov	r3, r0
 80003f0:	71fb      	strb	r3, [r7, #7]
	/*Apagamos el PLL  por las dudas*/
	RCC -> CR &= ~RCC_CR_PLLON_Msk;
 80003f2:	4b46      	ldr	r3, [pc, #280]	@ (800050c <PLL_Config+0x124>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	4a45      	ldr	r2, [pc, #276]	@ (800050c <PLL_Config+0x124>)
 80003f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80003fc:	6013      	str	r3, [r2, #0]

	/*Escojemos fuente de reloj para PLL*/
	if(Source == 1)
 80003fe:	79fb      	ldrb	r3, [r7, #7]
 8000400:	2b01      	cmp	r3, #1
 8000402:	d108      	bne.n	8000416 <PLL_Config+0x2e>
	{
		HSE_Config(); //FOSC= 8Mhz, M=/4, N=*168, P=1(/4)
 8000404:	f7ff ffd4 	bl	80003b0 <HSE_Config>
		/*Configurar la fuente de reloj de PLL*/
		RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 8000408:	4b40      	ldr	r3, [pc, #256]	@ (800050c <PLL_Config+0x124>)
 800040a:	685b      	ldr	r3, [r3, #4]
 800040c:	4a3f      	ldr	r2, [pc, #252]	@ (800050c <PLL_Config+0x124>)
 800040e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000412:	6053      	str	r3, [r2, #4]
 8000414:	e005      	b.n	8000422 <PLL_Config+0x3a>
	}
	else
	{
		HSI_Config(); //FOSC= 16Mhz, M=/8, N=*168, P=1(/4)
 8000416:	f7ff ffaf 	bl	8000378 <HSI_Config>
		/*Configurar la fuente de reloj de PLL*/
		RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI;
 800041a:	4b3c      	ldr	r3, [pc, #240]	@ (800050c <PLL_Config+0x124>)
 800041c:	4a3b      	ldr	r2, [pc, #236]	@ (800050c <PLL_Config+0x124>)
 800041e:	685b      	ldr	r3, [r3, #4]
 8000420:	6053      	str	r3, [r2, #4]
	}

	SystemCoreClockUpdate();
 8000422:	f7ff fee9 	bl	80001f8 <SystemCoreClockUpdate>
	systemFreq = SystemCoreClock;
 8000426:	4b3a      	ldr	r3, [pc, #232]	@ (8000510 <PLL_Config+0x128>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	4a3a      	ldr	r2, [pc, #232]	@ (8000514 <PLL_Config+0x12c>)
 800042c:	6013      	str	r3, [r2, #0]

	/*Configurar M,N,P,Q*/

	// 8Mhz / 4 = 2Mhz
	RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 800042e:	4b37      	ldr	r3, [pc, #220]	@ (800050c <PLL_Config+0x124>)
 8000430:	685b      	ldr	r3, [r3, #4]
 8000432:	4a36      	ldr	r2, [pc, #216]	@ (800050c <PLL_Config+0x124>)
 8000434:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000438:	6053      	str	r3, [r2, #4]
	RCC -> PLLCFGR |= (4<<0); //M 1-2Mhz
 800043a:	4b34      	ldr	r3, [pc, #208]	@ (800050c <PLL_Config+0x124>)
 800043c:	685b      	ldr	r3, [r3, #4]
 800043e:	4a33      	ldr	r2, [pc, #204]	@ (800050c <PLL_Config+0x124>)
 8000440:	f043 0304 	orr.w	r3, r3, #4
 8000444:	6053      	str	r3, [r2, #4]

	//2Mhz * 84 = 168Mhz
	RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8000446:	4b31      	ldr	r3, [pc, #196]	@ (800050c <PLL_Config+0x124>)
 8000448:	685b      	ldr	r3, [r3, #4]
 800044a:	4a30      	ldr	r2, [pc, #192]	@ (800050c <PLL_Config+0x124>)
 800044c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8000450:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000454:	6053      	str	r3, [r2, #4]
	RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 8000456:	4b2d      	ldr	r3, [pc, #180]	@ (800050c <PLL_Config+0x124>)
 8000458:	685b      	ldr	r3, [r3, #4]
 800045a:	4a2c      	ldr	r2, [pc, #176]	@ (800050c <PLL_Config+0x124>)
 800045c:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 8000460:	6053      	str	r3, [r2, #4]

	//336Mhz / 2 = 84Mhz
	RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8000462:	4b2a      	ldr	r3, [pc, #168]	@ (800050c <PLL_Config+0x124>)
 8000464:	685b      	ldr	r3, [r3, #4]
 8000466:	4a29      	ldr	r2, [pc, #164]	@ (800050c <PLL_Config+0x124>)
 8000468:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800046c:	6053      	str	r3, [r2, #4]
	RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 800046e:	4b27      	ldr	r3, [pc, #156]	@ (800050c <PLL_Config+0x124>)
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	4a26      	ldr	r2, [pc, #152]	@ (800050c <PLL_Config+0x124>)
 8000474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000478:	6053      	str	r3, [r2, #4]
	//Q <= 48Mhz (Opcional Configurar
	//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
	//RCC -> PLLCFGR |= (4<<24);

	/*Habilitar el PLL*/
	RCC -> CR |= RCC_CR_PLLON;
 800047a:	4b24      	ldr	r3, [pc, #144]	@ (800050c <PLL_Config+0x124>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	4a23      	ldr	r2, [pc, #140]	@ (800050c <PLL_Config+0x124>)
 8000480:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000484:	6013      	str	r3, [r2, #0]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CR & RCC_CR_PLLRDY));
 8000486:	bf00      	nop
 8000488:	4b20      	ldr	r3, [pc, #128]	@ (800050c <PLL_Config+0x124>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000490:	2b00      	cmp	r3, #0
 8000492:	d0f9      	beq.n	8000488 <PLL_Config+0xa0>

	/*Configurar Prescalers*/

	RCC -> CFGR &= ~RCC_CFGR_PPRE2_Msk;
 8000494:	4b1d      	ldr	r3, [pc, #116]	@ (800050c <PLL_Config+0x124>)
 8000496:	689b      	ldr	r3, [r3, #8]
 8000498:	4a1c      	ldr	r2, [pc, #112]	@ (800050c <PLL_Config+0x124>)
 800049a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800049e:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV1; //APB2 <=84Mhz
 80004a0:	4b1a      	ldr	r3, [pc, #104]	@ (800050c <PLL_Config+0x124>)
 80004a2:	4a1a      	ldr	r2, [pc, #104]	@ (800050c <PLL_Config+0x124>)
 80004a4:	689b      	ldr	r3, [r3, #8]
 80004a6:	6093      	str	r3, [r2, #8]

	RCC -> CFGR &= ~RCC_CFGR_PPRE1_Msk;
 80004a8:	4b18      	ldr	r3, [pc, #96]	@ (800050c <PLL_Config+0x124>)
 80004aa:	689b      	ldr	r3, [r3, #8]
 80004ac:	4a17      	ldr	r2, [pc, #92]	@ (800050c <PLL_Config+0x124>)
 80004ae:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80004b2:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV2; //APB1 <=42Mhz
 80004b4:	4b15      	ldr	r3, [pc, #84]	@ (800050c <PLL_Config+0x124>)
 80004b6:	689b      	ldr	r3, [r3, #8]
 80004b8:	4a14      	ldr	r2, [pc, #80]	@ (800050c <PLL_Config+0x124>)
 80004ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80004be:	6093      	str	r3, [r2, #8]

	/*Configurar la latencia de la flash (Revisar Pag. 46 ref. manual STM32F401X)*/
	FLASH -> ACR &= ~FLASH_ACR_LATENCY;
 80004c0:	4b15      	ldr	r3, [pc, #84]	@ (8000518 <PLL_Config+0x130>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a14      	ldr	r2, [pc, #80]	@ (8000518 <PLL_Config+0x130>)
 80004c6:	f023 0307 	bic.w	r3, r3, #7
 80004ca:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_LATENCY_2WS;
 80004cc:	4b12      	ldr	r3, [pc, #72]	@ (8000518 <PLL_Config+0x130>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a11      	ldr	r2, [pc, #68]	@ (8000518 <PLL_Config+0x130>)
 80004d2:	f043 0302 	orr.w	r3, r3, #2
 80004d6:	6013      	str	r3, [r2, #0]

	/*Seleccionar la fuente dek sysclk*/
	RCC->CFGR 	&= ~RCC_CFGR_SW_Msk;
 80004d8:	4b0c      	ldr	r3, [pc, #48]	@ (800050c <PLL_Config+0x124>)
 80004da:	689b      	ldr	r3, [r3, #8]
 80004dc:	4a0b      	ldr	r2, [pc, #44]	@ (800050c <PLL_Config+0x124>)
 80004de:	f023 0303 	bic.w	r3, r3, #3
 80004e2:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 80004e4:	4b09      	ldr	r3, [pc, #36]	@ (800050c <PLL_Config+0x124>)
 80004e6:	689b      	ldr	r3, [r3, #8]
 80004e8:	4a08      	ldr	r2, [pc, #32]	@ (800050c <PLL_Config+0x124>)
 80004ea:	f043 0302 	orr.w	r3, r3, #2
 80004ee:	6093      	str	r3, [r2, #8]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));
 80004f0:	bf00      	nop
 80004f2:	4b06      	ldr	r3, [pc, #24]	@ (800050c <PLL_Config+0x124>)
 80004f4:	689b      	ldr	r3, [r3, #8]
 80004f6:	f003 0308 	and.w	r3, r3, #8
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d0f9      	beq.n	80004f2 <PLL_Config+0x10a>

	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 80004fe:	f7ff fe7b 	bl	80001f8 <SystemCoreClockUpdate>
}
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	40023800 	.word	0x40023800
 8000510:	20000000 	.word	0x20000000
 8000514:	20000020 	.word	0x20000020
 8000518:	40023c00 	.word	0x40023c00

0800051c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800051c:	480d      	ldr	r0, [pc, #52]	@ (8000554 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800051e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000520:	f7ff fe58 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000524:	480c      	ldr	r0, [pc, #48]	@ (8000558 <LoopForever+0x6>)
  ldr r1, =_edata
 8000526:	490d      	ldr	r1, [pc, #52]	@ (800055c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000528:	4a0d      	ldr	r2, [pc, #52]	@ (8000560 <LoopForever+0xe>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800052c:	e002      	b.n	8000534 <LoopCopyDataInit>

0800052e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800052e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000532:	3304      	adds	r3, #4

08000534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000538:	d3f9      	bcc.n	800052e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800053a:	4a0a      	ldr	r2, [pc, #40]	@ (8000564 <LoopForever+0x12>)
  ldr r4, =_ebss
 800053c:	4c0a      	ldr	r4, [pc, #40]	@ (8000568 <LoopForever+0x16>)
  movs r3, #0
 800053e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000540:	e001      	b.n	8000546 <LoopFillZerobss>

08000542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000544:	3204      	adds	r2, #4

08000546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000548:	d3fb      	bcc.n	8000542 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800054a:	f000 f811 	bl	8000570 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800054e:	f7ff fed3 	bl	80002f8 <main>

08000552 <LoopForever>:

LoopForever:
  b LoopForever
 8000552:	e7fe      	b.n	8000552 <LoopForever>
  ldr   r0, =_estack
 8000554:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000558:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800055c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000560:	080005e8 	.word	0x080005e8
  ldr r2, =_sbss
 8000564:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000568:	20000024 	.word	0x20000024

0800056c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800056c:	e7fe      	b.n	800056c <ADC_IRQHandler>
	...

08000570 <__libc_init_array>:
 8000570:	b570      	push	{r4, r5, r6, lr}
 8000572:	4d0d      	ldr	r5, [pc, #52]	@ (80005a8 <__libc_init_array+0x38>)
 8000574:	4c0d      	ldr	r4, [pc, #52]	@ (80005ac <__libc_init_array+0x3c>)
 8000576:	1b64      	subs	r4, r4, r5
 8000578:	10a4      	asrs	r4, r4, #2
 800057a:	2600      	movs	r6, #0
 800057c:	42a6      	cmp	r6, r4
 800057e:	d109      	bne.n	8000594 <__libc_init_array+0x24>
 8000580:	4d0b      	ldr	r5, [pc, #44]	@ (80005b0 <__libc_init_array+0x40>)
 8000582:	4c0c      	ldr	r4, [pc, #48]	@ (80005b4 <__libc_init_array+0x44>)
 8000584:	f000 f818 	bl	80005b8 <_init>
 8000588:	1b64      	subs	r4, r4, r5
 800058a:	10a4      	asrs	r4, r4, #2
 800058c:	2600      	movs	r6, #0
 800058e:	42a6      	cmp	r6, r4
 8000590:	d105      	bne.n	800059e <__libc_init_array+0x2e>
 8000592:	bd70      	pop	{r4, r5, r6, pc}
 8000594:	f855 3b04 	ldr.w	r3, [r5], #4
 8000598:	4798      	blx	r3
 800059a:	3601      	adds	r6, #1
 800059c:	e7ee      	b.n	800057c <__libc_init_array+0xc>
 800059e:	f855 3b04 	ldr.w	r3, [r5], #4
 80005a2:	4798      	blx	r3
 80005a4:	3601      	adds	r6, #1
 80005a6:	e7f2      	b.n	800058e <__libc_init_array+0x1e>
 80005a8:	080005e0 	.word	0x080005e0
 80005ac:	080005e0 	.word	0x080005e0
 80005b0:	080005e0 	.word	0x080005e0
 80005b4:	080005e4 	.word	0x080005e4

080005b8 <_init>:
 80005b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005ba:	bf00      	nop
 80005bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005be:	bc08      	pop	{r3}
 80005c0:	469e      	mov	lr, r3
 80005c2:	4770      	bx	lr

080005c4 <_fini>:
 80005c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c6:	bf00      	nop
 80005c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005ca:	bc08      	pop	{r3}
 80005cc:	469e      	mov	lr, r3
 80005ce:	4770      	bx	lr
