// Mem file initialization records.
//
// SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
// Vivado v2020.1.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Tuesday December 01, 2020 - 04:52:22 pm, from:
//
//     Map file     - C:\Users\espero\git\UFBmod\FPGA\TE0712-02-100-2C3_V2\vivado\TE0712-02-100-2C3_V2.srcs\sources_1\bd\msys\msys.bmm
//     Data file(s) - c:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ip/msys_microblaze_0_0/data/mb_bootloop_le.elf, c:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/bd/msys/ip/msys_microblaze_0_1/data/mb_bootloop_le.elf
//
// Address space 'msys_microblaze_0.msys_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
