# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../multi_4_6.srcs/sources_1/new/sumator.vhd" \
"../../../../multi_4_6.srcs/sim_1/new/summator_tb.vhd" \

# Do not sort compile order
nosort
