# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Aug 29 02:28:08 2016
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: quangthanh-pc, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Batch File Name: pasde.do
# Did File Name: E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro/specctra.did
# Current time = Mon Aug 29 02:28:09 2016
# PCB E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-20.1612 ylo= 14.8590 xhi= 18.2562 yhi= 51.1810
# Total 24 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 28, Images Processed 34, Padstacks Processed 6
# Nets Processed 33, Net Terminals 96
# PCB Area= 1153.224  EIC=7  Area/EIC=164.746  SMDs=24
# Total Pin Count: 98
# Signal Connections Created 63
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/MLABVIET/CADENCE/ALEGRO/MODULES/ENCODER TRIGGER WITH DIRECTION/allegro\ENCODER_ZPULSE_DIRECTION.dsn
# Nets 33 Connections 63 Unroutes 63
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 695.6725 Horizontal 364.5623 Vertical 331.1102
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 695.6725 Horizontal 362.7075 Vertical 332.9650
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
