$date
	Thu Jan 08 18:52:18 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priority_tb $end
$var wire 2 ! y [1:0] $end
$var reg 4 " d [3:0] $end
$scope module uut $end
$var wire 4 # d [3:0] $end
$var wire 2 $ y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#5
b11 !
b11 $
b1001 "
b1001 #
#15
b1 !
b1 $
b11 "
b11 #
#25
b11 !
b11 $
b1101 "
b1101 #
#35
b10 !
b10 $
b101 "
b101 #
#45
b1 !
b1 $
b1 "
b1 #
#55
