

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s'
================================================================
* Date:           Wed Apr  3 17:36:24 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.019 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.133 ns | 35.133 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                           |                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                  Instance                                 |                          Module                          |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203               |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1         |        4|        4| 20.076 ns | 20.076 ns |    1|    1| function |
        |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    348|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     23|    7389|   5426|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    198|    -|
|Register         |        0|      -|    1275|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     23|    8664|   6004|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     10|       8|     11|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+
    |                                  Instance                                 |                          Module                          | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203               |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1         |        0|     23|  7004|  5234|    0|
    |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s  |        0|      0|   385|   192|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                      |                                                          |        0|     23|  7389|  5426|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_714_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_726_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_664_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_676_p2               |     +    |      0|  0|  39|          32|           1|
    |and_ln289_1_fu_646_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_652_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_640_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_627                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_679                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op148         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_594_p2            |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_7_fu_614_p2            |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_8_fu_634_p2            |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_584_p2              |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_658_p2              |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_708_p2              |   icmp   |      0|  0|  18|          32|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_732_p3            |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_682_p3            |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 348|         330|          35|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_storemerge_phi_fu_196_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_storemerge_reg_192  |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_3_load               |   9|          2|   32|         64|
    |pX_3                                     |   9|          2|   32|         64|
    |pY_3                                     |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n             |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n             |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n             |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n             |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n             |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n             |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n              |   9|          2|    1|          2|
    |sX_3                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 198|         44|  208|        416|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_951                      |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_192  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_192  |  32|   0|   32|          0|
    |icmp_ln313_reg_955                       |   1|   0|    1|          0|
    |icmp_ln317_reg_959                       |   1|   0|    1|          0|
    |kernel_data_V_2_0_ret_reg_856            |  16|   0|   16|          0|
    |kernel_data_V_2_10_ret_reg_836           |  16|   0|   16|          0|
    |kernel_data_V_2_11_ret_reg_831           |  16|   0|   16|          0|
    |kernel_data_V_2_12                       |  16|   0|   16|          0|
    |kernel_data_V_2_12_ret_reg_891           |  16|   0|   16|          0|
    |kernel_data_V_2_13                       |  16|   0|   16|          0|
    |kernel_data_V_2_13_ret_reg_896           |  16|   0|   16|          0|
    |kernel_data_V_2_14                       |  16|   0|   16|          0|
    |kernel_data_V_2_14_ret_reg_901           |  16|   0|   16|          0|
    |kernel_data_V_2_15                       |  16|   0|   16|          0|
    |kernel_data_V_2_15_ret_reg_906           |  16|   0|   16|          0|
    |kernel_data_V_2_16                       |  16|   0|   16|          0|
    |kernel_data_V_2_16_ret_reg_911           |  16|   0|   16|          0|
    |kernel_data_V_2_17                       |  16|   0|   16|          0|
    |kernel_data_V_2_17_ret_reg_916           |  16|   0|   16|          0|
    |kernel_data_V_2_18_ret_reg_826           |  16|   0|   16|          0|
    |kernel_data_V_2_19_ret_reg_821           |  16|   0|   16|          0|
    |kernel_data_V_2_1_ret_reg_851            |  16|   0|   16|          0|
    |kernel_data_V_2_20_ret_reg_816           |  16|   0|   16|          0|
    |kernel_data_V_2_21                       |  16|   0|   16|          0|
    |kernel_data_V_2_21_ret_reg_921           |  16|   0|   16|          0|
    |kernel_data_V_2_22                       |  16|   0|   16|          0|
    |kernel_data_V_2_22_ret_reg_926           |  16|   0|   16|          0|
    |kernel_data_V_2_23                       |  16|   0|   16|          0|
    |kernel_data_V_2_23_ret_reg_931           |  16|   0|   16|          0|
    |kernel_data_V_2_24                       |  16|   0|   16|          0|
    |kernel_data_V_2_24_ret_reg_936           |  16|   0|   16|          0|
    |kernel_data_V_2_25                       |  16|   0|   16|          0|
    |kernel_data_V_2_25_ret_reg_941           |  16|   0|   16|          0|
    |kernel_data_V_2_26                       |  16|   0|   16|          0|
    |kernel_data_V_2_26_ret_reg_946           |  16|   0|   16|          0|
    |kernel_data_V_2_2_ret_reg_846            |  16|   0|   16|          0|
    |kernel_data_V_2_3                        |  16|   0|   16|          0|
    |kernel_data_V_2_3_ret_reg_861            |  16|   0|   16|          0|
    |kernel_data_V_2_4                        |  16|   0|   16|          0|
    |kernel_data_V_2_4_ret_reg_866            |  16|   0|   16|          0|
    |kernel_data_V_2_5                        |  16|   0|   16|          0|
    |kernel_data_V_2_5_ret_reg_871            |  16|   0|   16|          0|
    |kernel_data_V_2_6                        |  16|   0|   16|          0|
    |kernel_data_V_2_6_ret_reg_876            |  16|   0|   16|          0|
    |kernel_data_V_2_7                        |  16|   0|   16|          0|
    |kernel_data_V_2_7_ret_reg_881            |  16|   0|   16|          0|
    |kernel_data_V_2_8                        |  16|   0|   16|          0|
    |kernel_data_V_2_8_ret_reg_886            |  16|   0|   16|          0|
    |kernel_data_V_2_9_ret_reg_841            |  16|   0|   16|          0|
    |pX_3                                     |  32|   0|   32|          0|
    |pY_3                                     |  32|   0|   32|          0|
    |sX_3                                     |  32|   0|   32|          0|
    |sY_3                                     |  32|   0|   32|          0|
    |select_ln323_reg_963                     |  32|   0|   32|          0|
    |tmp_data_0_V_reg_968                     |  16|   0|   16|          0|
    |tmp_data_10_V_reg_1018                   |  16|   0|   16|          0|
    |tmp_data_11_V_reg_1023                   |  16|   0|   16|          0|
    |tmp_data_12_V_reg_1028                   |  16|   0|   16|          0|
    |tmp_data_13_V_reg_1033                   |  16|   0|   16|          0|
    |tmp_data_14_V_reg_1038                   |  16|   0|   16|          0|
    |tmp_data_15_V_reg_1043                   |  16|   0|   16|          0|
    |tmp_data_1_V_reg_973                     |  16|   0|   16|          0|
    |tmp_data_2_V_reg_978                     |  16|   0|   16|          0|
    |tmp_data_3_V_reg_983                     |  16|   0|   16|          0|
    |tmp_data_4_V_reg_988                     |  16|   0|   16|          0|
    |tmp_data_5_V_reg_993                     |  16|   0|   16|          0|
    |tmp_data_6_V_reg_998                     |  16|   0|   16|          0|
    |tmp_data_7_V_reg_1003                    |  16|   0|   16|          0|
    |tmp_data_8_V_reg_1008                    |  16|   0|   16|          0|
    |tmp_data_9_V_reg_1013                    |  16|   0|   16|          0|
    |and_ln289_2_reg_951                      |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1275|  32| 1212|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_ce                          |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_4_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_5_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_6_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_7_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_8_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_9_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_10_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_11_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_12_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_13_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_14_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_15_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_0_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_0_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_1_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_1_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_2_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_2_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_3_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_3_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_4_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_4_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_5_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_5_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_6_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_6_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_7_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_7_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_8_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_8_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_9_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_9_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_10_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_10_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_11_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_11_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_12_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_12_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_13_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_13_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_14_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_14_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_15_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
|res_stream_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
|res_stream_V_data_15_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
|in_elem_data_0_V_read          |  in |   16|   ap_none  |                          in_elem_data_0_V_read                          |    scalar    |
|in_elem_data_1_V_read          |  in |   16|   ap_none  |                          in_elem_data_1_V_read                          |    scalar    |
|in_elem_data_2_V_read          |  in |   16|   ap_none  |                          in_elem_data_2_V_read                          |    scalar    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_2_V_read)"   --->   Operation 9 'read' 'in_elem_data_2_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_1_V_read)"   --->   Operation 10 'read' 'in_elem_data_1_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_0_V_read)"   --->   Operation 11 'read' 'in_elem_data_0_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_load = load i16* @kernel_data_V_2_3, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 12 'load' 'kernel_data_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i16* @kernel_data_V_2_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 13 'load' 'kernel_data_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i16* @kernel_data_V_2_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 14 'load' 'kernel_data_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i16* @kernel_data_V_2_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 15 'load' 'kernel_data_V_2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i16* @kernel_data_V_2_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 16 'load' 'kernel_data_V_2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_load = load i16* @kernel_data_V_2_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 17 'load' 'kernel_data_V_2_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_load = load i16* @kernel_data_V_2_12, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 18 'load' 'kernel_data_V_2_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_load = load i16* @kernel_data_V_2_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 19 'load' 'kernel_data_V_2_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_load = load i16* @kernel_data_V_2_14, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 20 'load' 'kernel_data_V_2_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_load = load i16* @kernel_data_V_2_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 21 'load' 'kernel_data_V_2_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_load = load i16* @kernel_data_V_2_16, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 22 'load' 'kernel_data_V_2_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_load = load i16* @kernel_data_V_2_17, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 23 'load' 'kernel_data_V_2_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_load = load i16* @kernel_data_V_2_21, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 24 'load' 'kernel_data_V_2_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_load = load i16* @kernel_data_V_2_22, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 25 'load' 'kernel_data_V_2_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_load = load i16* @kernel_data_V_2_23, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 26 'load' 'kernel_data_V_2_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_load = load i16* @kernel_data_V_2_24, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 27 'load' 'kernel_data_V_2_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_load = load i16* @kernel_data_V_2_25, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 28 'load' 'kernel_data_V_2_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_load = load i16* @kernel_data_V_2_26, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 29 'load' 'kernel_data_V_2_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>"(i16 %in_elem_data_0_V_read_6, i16 %in_elem_data_1_V_read_6, i16 %in_elem_data_2_V_read_6, i16 %kernel_data_V_2_3_load, i16 %kernel_data_V_2_4_load, i16 %kernel_data_V_2_5_load, i16 %kernel_data_V_2_6_load, i16 %kernel_data_V_2_7_load, i16 %kernel_data_V_2_8_load, i16 %kernel_data_V_2_12_load, i16 %kernel_data_V_2_13_load, i16 %kernel_data_V_2_14_load, i16 %kernel_data_V_2_15_load, i16 %kernel_data_V_2_16_load, i16 %kernel_data_V_2_17_load, i16 %kernel_data_V_2_21_load, i16 %kernel_data_V_2_22_load, i16 %kernel_data_V_2_23_load, i16 %kernel_data_V_2_24_load, i16 %kernel_data_V_2_25_load, i16 %kernel_data_V_2_26_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 30 'call' 'call_ret1' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 8" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 31 'extractvalue' 'kernel_data_V_2_20_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 7" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 32 'extractvalue' 'kernel_data_V_2_19_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 33 'extractvalue' 'kernel_data_V_2_18_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 34 'extractvalue' 'kernel_data_V_2_11_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 35 'extractvalue' 'kernel_data_V_2_10_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 36 'extractvalue' 'kernel_data_V_2_9_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 37 'extractvalue' 'kernel_data_V_2_2_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 38 'extractvalue' 'kernel_data_V_2_1_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 39 'extractvalue' 'kernel_data_V_2_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 9" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 40 'extractvalue' 'kernel_data_V_2_3_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_3_ret, i16* @kernel_data_V_2_3, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 10" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 42 'extractvalue' 'kernel_data_V_2_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_4_ret, i16* @kernel_data_V_2_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 11" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 44 'extractvalue' 'kernel_data_V_2_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_5_ret, i16* @kernel_data_V_2_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 12" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 46 'extractvalue' 'kernel_data_V_2_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_6_ret, i16* @kernel_data_V_2_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 13" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 48 'extractvalue' 'kernel_data_V_2_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_7_ret, i16* @kernel_data_V_2_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 14" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 50 'extractvalue' 'kernel_data_V_2_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_8_ret, i16* @kernel_data_V_2_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 15" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 52 'extractvalue' 'kernel_data_V_2_12_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_12_ret, i16* @kernel_data_V_2_12, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 16" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 54 'extractvalue' 'kernel_data_V_2_13_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_13_ret, i16* @kernel_data_V_2_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 17" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 56 'extractvalue' 'kernel_data_V_2_14_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_14_ret, i16* @kernel_data_V_2_14, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 18" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 58 'extractvalue' 'kernel_data_V_2_15_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_15_ret, i16* @kernel_data_V_2_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 19" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 60 'extractvalue' 'kernel_data_V_2_16_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_16_ret, i16* @kernel_data_V_2_16, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 20" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 62 'extractvalue' 'kernel_data_V_2_17_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_17_ret, i16* @kernel_data_V_2_17, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 21" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 64 'extractvalue' 'kernel_data_V_2_21_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_21_ret, i16* @kernel_data_V_2_21, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 22" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 66 'extractvalue' 'kernel_data_V_2_22_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_22_ret, i16* @kernel_data_V_2_22, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 23" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 68 'extractvalue' 'kernel_data_V_2_23_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_23_ret, i16* @kernel_data_V_2_23, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 24" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 70 'extractvalue' 'kernel_data_V_2_24_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_24_ret, i16* @kernel_data_V_2_24, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 25" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 72 'extractvalue' 'kernel_data_V_2_25_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_25_ret, i16* @kernel_data_V_2_25, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 26" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 74 'extractvalue' 'kernel_data_V_2_26_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_26_ret, i16* @kernel_data_V_2_26, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.01>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sX_3_load = load i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 76 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 77 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sY_3_load = load i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 78 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln289_1 = icmp eq i32 %sY_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 79 'icmp' 'icmp_ln289_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%pY_3_load = load i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 80 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 81 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.47ns)   --->   "%icmp_ln289_7 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 82 'icmp' 'icmp_ln289_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%pX_3_load = load i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 83 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_748 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 84 'partselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln289_8 = icmp sgt i31 %tmp_748, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 85 'icmp' 'icmp_ln289_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 86 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289_1 = and i1 %icmp_ln289_7, %icmp_ln289_8" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 87 'and' 'and_ln289_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_2 = and i1 %and_ln289_1, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 88 'and' 'and_ln289_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %and_ln289_2, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [6/6] (3.78ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 90 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_3_load, 31" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 91 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.55ns)   --->   "%add_ln326 = add nsw i32 %pX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 93 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.76ns)   --->   "store i32 %add_ln326, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 94 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_2 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln328 = add i32 %sX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 95 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.69ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 96 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.76ns)   --->   "store i32 %select_ln328, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 97 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_2 : Operation 98 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 98 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_2 : Operation 99 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 99 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_2 : Operation 100 [1/1] (2.47ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_3_load, 31" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 100 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 101 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln321 = add nsw i32 %pY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 102 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.76ns)   --->   "store i32 %add_ln321, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 103 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_2 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln323 = add i32 %sY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 104 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.69ns)   --->   "%select_ln323 = select i1 %icmp_ln289_1, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 105 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 106 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_2 : Operation 107 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 107 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 108 [5/6] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 108 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 109 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 109 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 110 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 111 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 112 [4/6] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 112 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.30>
ST_5 : Operation 113 [3/6] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 113 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 114 [2/6] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 114 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.90>
ST_7 : Operation 115 [1/6] (3.90ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 115 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 116 'extractvalue' 'tmp_data_0_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 117 'extractvalue' 'tmp_data_1_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 118 'extractvalue' 'tmp_data_2_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 119 'extractvalue' 'tmp_data_3_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 120 'extractvalue' 'tmp_data_4_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 121 'extractvalue' 'tmp_data_5_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 122 'extractvalue' 'tmp_data_6_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 123 'extractvalue' 'tmp_data_7_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 124 'extractvalue' 'tmp_data_8_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 125 'extractvalue' 'tmp_data_9_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 126 'extractvalue' 'tmp_data_10_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 127 'extractvalue' 'tmp_data_11_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 128 'extractvalue' 'tmp_data_12_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 129 'extractvalue' 'tmp_data_13_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 130 'extractvalue' 'tmp_data_14_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 131 'extractvalue' 'tmp_data_15_V' <Predicate = (and_ln289_2)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16* %res_stream_V_data_8_V, i16* %res_stream_V_data_9_V, i16* %res_stream_V_data_10_V, i16* %res_stream_V_data_11_V, i16* %res_stream_V_data_12_V, i16* %res_stream_V_data_13_V, i16* %res_stream_V_data_14_V, i16* %res_stream_V_data_15_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 148 'write' <Predicate = (and_ln289_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 149 'br' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 150 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 151 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 152 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_2_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_data_2_V_read_6 (read         ) [ 000000000]
in_elem_data_1_V_read_6 (read         ) [ 000000000]
in_elem_data_0_V_read_6 (read         ) [ 000000000]
kernel_data_V_2_3_load  (load         ) [ 000000000]
kernel_data_V_2_4_load  (load         ) [ 000000000]
kernel_data_V_2_5_load  (load         ) [ 000000000]
kernel_data_V_2_6_load  (load         ) [ 000000000]
kernel_data_V_2_7_load  (load         ) [ 000000000]
kernel_data_V_2_8_load  (load         ) [ 000000000]
kernel_data_V_2_12_load (load         ) [ 000000000]
kernel_data_V_2_13_load (load         ) [ 000000000]
kernel_data_V_2_14_load (load         ) [ 000000000]
kernel_data_V_2_15_load (load         ) [ 000000000]
kernel_data_V_2_16_load (load         ) [ 000000000]
kernel_data_V_2_17_load (load         ) [ 000000000]
kernel_data_V_2_21_load (load         ) [ 000000000]
kernel_data_V_2_22_load (load         ) [ 000000000]
kernel_data_V_2_23_load (load         ) [ 000000000]
kernel_data_V_2_24_load (load         ) [ 000000000]
kernel_data_V_2_25_load (load         ) [ 000000000]
kernel_data_V_2_26_load (load         ) [ 000000000]
call_ret1               (call         ) [ 000000000]
kernel_data_V_2_20_ret  (extractvalue ) [ 011111110]
kernel_data_V_2_19_ret  (extractvalue ) [ 011111110]
kernel_data_V_2_18_ret  (extractvalue ) [ 011111110]
kernel_data_V_2_11_ret  (extractvalue ) [ 011111110]
kernel_data_V_2_10_ret  (extractvalue ) [ 011111110]
kernel_data_V_2_9_ret   (extractvalue ) [ 011111110]
kernel_data_V_2_2_ret   (extractvalue ) [ 011111110]
kernel_data_V_2_1_ret   (extractvalue ) [ 011111110]
kernel_data_V_2_0_ret   (extractvalue ) [ 011111110]
kernel_data_V_2_3_ret   (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_4_ret   (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_5_ret   (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_6_ret   (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_7_ret   (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_8_ret   (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_12_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_13_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_14_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_15_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_16_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_17_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_21_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_22_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_23_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_24_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_25_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
kernel_data_V_2_26_ret  (extractvalue ) [ 011111110]
store_ln286             (store        ) [ 000000000]
sX_3_load               (load         ) [ 000000000]
icmp_ln289              (icmp         ) [ 000000000]
sY_3_load               (load         ) [ 000000000]
icmp_ln289_1            (icmp         ) [ 000000000]
pY_3_load               (load         ) [ 000000000]
tmp                     (partselect   ) [ 000000000]
icmp_ln289_7            (icmp         ) [ 000000000]
pX_3_load               (load         ) [ 000000000]
tmp_748                 (partselect   ) [ 000000000]
icmp_ln289_8            (icmp         ) [ 000000000]
and_ln289               (and          ) [ 000000000]
and_ln289_1             (and          ) [ 000000000]
and_ln289_2             (and          ) [ 011111111]
br_ln289                (br           ) [ 000000000]
icmp_ln313              (icmp         ) [ 011111111]
br_ln313                (br           ) [ 000000000]
add_ln326               (add          ) [ 000000000]
store_ln326             (store        ) [ 000000000]
add_ln328               (add          ) [ 000000000]
select_ln328            (select       ) [ 000000000]
store_ln328             (store        ) [ 000000000]
store_ln315             (store        ) [ 000000000]
store_ln316             (store        ) [ 000000000]
icmp_ln317              (icmp         ) [ 011100000]
br_ln317                (br           ) [ 000000000]
add_ln321               (add          ) [ 000000000]
store_ln321             (store        ) [ 000000000]
add_ln323               (add          ) [ 000000000]
select_ln323            (select       ) [ 011100000]
store_ln318             (store        ) [ 000000000]
br_ln320                (br           ) [ 011100000]
br_ln0                  (br           ) [ 000000000]
storemerge              (phi          ) [ 010100000]
store_ln319             (store        ) [ 000000000]
call_ret                (call         ) [ 000000000]
tmp_data_0_V            (extractvalue ) [ 010000001]
tmp_data_1_V            (extractvalue ) [ 010000001]
tmp_data_2_V            (extractvalue ) [ 010000001]
tmp_data_3_V            (extractvalue ) [ 010000001]
tmp_data_4_V            (extractvalue ) [ 010000001]
tmp_data_5_V            (extractvalue ) [ 010000001]
tmp_data_6_V            (extractvalue ) [ 010000001]
tmp_data_7_V            (extractvalue ) [ 010000001]
tmp_data_8_V            (extractvalue ) [ 010000001]
tmp_data_9_V            (extractvalue ) [ 010000001]
tmp_data_10_V           (extractvalue ) [ 010000001]
tmp_data_11_V           (extractvalue ) [ 010000001]
tmp_data_12_V           (extractvalue ) [ 010000001]
tmp_data_13_V           (extractvalue ) [ 010000001]
tmp_data_14_V           (extractvalue ) [ 010000001]
tmp_data_15_V           (extractvalue ) [ 010000001]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
specinterface_ln0       (specinterface) [ 000000000]
write_ln309             (write        ) [ 000000000]
br_ln310                (br           ) [ 000000000]
br_ln0                  (br           ) [ 000000000]
br_ln325                (br           ) [ 000000000]
ret_ln330               (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_stream_V_data_8_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_stream_V_data_9_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_stream_V_data_10_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_stream_V_data_11_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_stream_V_data_12_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_stream_V_data_13_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_stream_V_data_14_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_stream_V_data_15_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_2_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_2_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_2_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_2_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_2_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_2_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_2_12">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_2_13">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_2_14">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_2_15">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_2_16">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_2_17">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_2_21">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_21"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_2_22">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_2_23">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_23"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_2_24">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_24"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_2_25">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_25"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_2_26">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2_26"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="line_buffer_Array_V_2_0_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="line_buffer_Array_V_2_1_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="line_buffer_Array_V_2_0_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="line_buffer_Array_V_2_1_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="line_buffer_Array_V_2_0_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="line_buffer_Array_V_2_1_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="sX_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="sY_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="pY_3">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="pX_3">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="in_elem_data_2_V_read_6_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_6/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_elem_data_1_V_read_6_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="in_elem_data_0_V_read_6_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln309_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="16" slack="0"/>
<pin id="144" dir="0" index="3" bw="16" slack="0"/>
<pin id="145" dir="0" index="4" bw="16" slack="0"/>
<pin id="146" dir="0" index="5" bw="16" slack="0"/>
<pin id="147" dir="0" index="6" bw="16" slack="0"/>
<pin id="148" dir="0" index="7" bw="16" slack="0"/>
<pin id="149" dir="0" index="8" bw="16" slack="0"/>
<pin id="150" dir="0" index="9" bw="16" slack="0"/>
<pin id="151" dir="0" index="10" bw="16" slack="0"/>
<pin id="152" dir="0" index="11" bw="16" slack="0"/>
<pin id="153" dir="0" index="12" bw="16" slack="0"/>
<pin id="154" dir="0" index="13" bw="16" slack="0"/>
<pin id="155" dir="0" index="14" bw="16" slack="0"/>
<pin id="156" dir="0" index="15" bw="16" slack="0"/>
<pin id="157" dir="0" index="16" bw="16" slack="0"/>
<pin id="158" dir="0" index="17" bw="16" slack="1"/>
<pin id="159" dir="0" index="18" bw="16" slack="1"/>
<pin id="160" dir="0" index="19" bw="16" slack="1"/>
<pin id="161" dir="0" index="20" bw="16" slack="1"/>
<pin id="162" dir="0" index="21" bw="16" slack="1"/>
<pin id="163" dir="0" index="22" bw="16" slack="1"/>
<pin id="164" dir="0" index="23" bw="16" slack="1"/>
<pin id="165" dir="0" index="24" bw="16" slack="1"/>
<pin id="166" dir="0" index="25" bw="16" slack="1"/>
<pin id="167" dir="0" index="26" bw="16" slack="1"/>
<pin id="168" dir="0" index="27" bw="16" slack="1"/>
<pin id="169" dir="0" index="28" bw="16" slack="1"/>
<pin id="170" dir="0" index="29" bw="16" slack="1"/>
<pin id="171" dir="0" index="30" bw="16" slack="1"/>
<pin id="172" dir="0" index="31" bw="16" slack="1"/>
<pin id="173" dir="0" index="32" bw="16" slack="1"/>
<pin id="174" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/8 "/>
</bind>
</comp>

<comp id="192" class="1005" name="storemerge_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="storemerge_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="256" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="1"/>
<pin id="206" dir="0" index="2" bw="16" slack="1"/>
<pin id="207" dir="0" index="3" bw="16" slack="1"/>
<pin id="208" dir="0" index="4" bw="16" slack="1"/>
<pin id="209" dir="0" index="5" bw="16" slack="1"/>
<pin id="210" dir="0" index="6" bw="16" slack="1"/>
<pin id="211" dir="0" index="7" bw="16" slack="1"/>
<pin id="212" dir="0" index="8" bw="16" slack="1"/>
<pin id="213" dir="0" index="9" bw="16" slack="1"/>
<pin id="214" dir="0" index="10" bw="16" slack="1"/>
<pin id="215" dir="0" index="11" bw="16" slack="1"/>
<pin id="216" dir="0" index="12" bw="16" slack="1"/>
<pin id="217" dir="0" index="13" bw="16" slack="1"/>
<pin id="218" dir="0" index="14" bw="16" slack="1"/>
<pin id="219" dir="0" index="15" bw="16" slack="1"/>
<pin id="220" dir="0" index="16" bw="16" slack="1"/>
<pin id="221" dir="0" index="17" bw="16" slack="1"/>
<pin id="222" dir="0" index="18" bw="16" slack="1"/>
<pin id="223" dir="0" index="19" bw="16" slack="1"/>
<pin id="224" dir="0" index="20" bw="16" slack="1"/>
<pin id="225" dir="0" index="21" bw="16" slack="1"/>
<pin id="226" dir="0" index="22" bw="16" slack="1"/>
<pin id="227" dir="0" index="23" bw="16" slack="1"/>
<pin id="228" dir="0" index="24" bw="16" slack="1"/>
<pin id="229" dir="0" index="25" bw="16" slack="1"/>
<pin id="230" dir="0" index="26" bw="16" slack="1"/>
<pin id="231" dir="0" index="27" bw="16" slack="1"/>
<pin id="232" dir="1" index="28" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="432" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="0" index="2" bw="16" slack="0"/>
<pin id="238" dir="0" index="3" bw="16" slack="0"/>
<pin id="239" dir="0" index="4" bw="16" slack="0"/>
<pin id="240" dir="0" index="5" bw="16" slack="0"/>
<pin id="241" dir="0" index="6" bw="16" slack="0"/>
<pin id="242" dir="0" index="7" bw="16" slack="0"/>
<pin id="243" dir="0" index="8" bw="16" slack="0"/>
<pin id="244" dir="0" index="9" bw="16" slack="0"/>
<pin id="245" dir="0" index="10" bw="16" slack="0"/>
<pin id="246" dir="0" index="11" bw="16" slack="0"/>
<pin id="247" dir="0" index="12" bw="16" slack="0"/>
<pin id="248" dir="0" index="13" bw="16" slack="0"/>
<pin id="249" dir="0" index="14" bw="16" slack="0"/>
<pin id="250" dir="0" index="15" bw="16" slack="0"/>
<pin id="251" dir="0" index="16" bw="16" slack="0"/>
<pin id="252" dir="0" index="17" bw="16" slack="0"/>
<pin id="253" dir="0" index="18" bw="16" slack="0"/>
<pin id="254" dir="0" index="19" bw="16" slack="0"/>
<pin id="255" dir="0" index="20" bw="16" slack="0"/>
<pin id="256" dir="0" index="21" bw="16" slack="0"/>
<pin id="257" dir="0" index="22" bw="16" slack="0"/>
<pin id="258" dir="0" index="23" bw="16" slack="0"/>
<pin id="259" dir="0" index="24" bw="16" slack="0"/>
<pin id="260" dir="0" index="25" bw="16" slack="0"/>
<pin id="261" dir="0" index="26" bw="16" slack="0"/>
<pin id="262" dir="0" index="27" bw="16" slack="0"/>
<pin id="263" dir="1" index="28" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="kernel_data_V_2_3_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_3_load/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="kernel_data_V_2_4_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_4_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="kernel_data_V_2_5_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_5_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="kernel_data_V_2_6_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_6_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="kernel_data_V_2_7_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_7_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="kernel_data_V_2_8_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_8_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="kernel_data_V_2_12_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_12_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="kernel_data_V_2_13_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_13_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="kernel_data_V_2_14_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_14_load/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="kernel_data_V_2_15_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_15_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="kernel_data_V_2_16_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_16_load/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="kernel_data_V_2_17_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_17_load/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="kernel_data_V_2_21_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_21_load/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="kernel_data_V_2_22_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_22_load/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="kernel_data_V_2_23_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_23_load/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="kernel_data_V_2_24_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_24_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="kernel_data_V_2_25_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_25_load/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="kernel_data_V_2_26_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2_26_load/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="kernel_data_V_2_20_ret_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="432" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_20_ret/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="kernel_data_V_2_19_ret_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="432" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_19_ret/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="kernel_data_V_2_18_ret_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="432" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_18_ret/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="kernel_data_V_2_11_ret_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="432" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_11_ret/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="kernel_data_V_2_10_ret_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="432" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_10_ret/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="kernel_data_V_2_9_ret_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="432" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_9_ret/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="kernel_data_V_2_2_ret_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="432" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_2_ret/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="kernel_data_V_2_1_ret_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="432" slack="0"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_1_ret/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="kernel_data_V_2_0_ret_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="432" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_0_ret/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="kernel_data_V_2_3_ret_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="432" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_3_ret/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln286_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="kernel_data_V_2_4_ret_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="432" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_4_ret/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln286_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="kernel_data_V_2_5_ret_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="432" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_5_ret/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln286_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="kernel_data_V_2_6_ret_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="432" slack="0"/>
<pin id="432" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_6_ret/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln286_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="kernel_data_V_2_7_ret_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="432" slack="0"/>
<pin id="442" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_7_ret/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln286_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="kernel_data_V_2_8_ret_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="432" slack="0"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_8_ret/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln286_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="kernel_data_V_2_12_ret_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="432" slack="0"/>
<pin id="462" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_12_ret/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln286_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="kernel_data_V_2_13_ret_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="432" slack="0"/>
<pin id="472" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_13_ret/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln286_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="kernel_data_V_2_14_ret_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="432" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_14_ret/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln286_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="kernel_data_V_2_15_ret_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="432" slack="0"/>
<pin id="492" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_15_ret/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln286_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="kernel_data_V_2_16_ret_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="432" slack="0"/>
<pin id="502" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_16_ret/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln286_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="kernel_data_V_2_17_ret_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="432" slack="0"/>
<pin id="512" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_17_ret/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln286_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="0" index="1" bw="16" slack="0"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="kernel_data_V_2_21_ret_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="432" slack="0"/>
<pin id="522" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_21_ret/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln286_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="kernel_data_V_2_22_ret_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="432" slack="0"/>
<pin id="532" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_22_ret/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln286_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="kernel_data_V_2_23_ret_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="432" slack="0"/>
<pin id="542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_23_ret/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln286_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="kernel_data_V_2_24_ret_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="432" slack="0"/>
<pin id="552" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_24_ret/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln286_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="0"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="kernel_data_V_2_25_ret_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="432" slack="0"/>
<pin id="562" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_25_ret/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln286_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="kernel_data_V_2_26_ret_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="432" slack="0"/>
<pin id="572" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_2_26_ret/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln286_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="0"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sX_3_load_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln289_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sY_3_load_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln289_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_1/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="pY_3_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="31" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="0" index="3" bw="6" slack="0"/>
<pin id="609" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln289_7_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="31" slack="0"/>
<pin id="616" dir="0" index="1" bw="31" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_7/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="pX_3_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_748_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="31" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="0" index="3" bw="6" slack="0"/>
<pin id="629" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_748/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln289_8_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="31" slack="0"/>
<pin id="636" dir="0" index="1" bw="31" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_8/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="and_ln289_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="and_ln289_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_1/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="and_ln289_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_2/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln313_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln326_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln326_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln328_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="select_ln328_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="0" index="2" bw="32" slack="0"/>
<pin id="686" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="store_ln328_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="store_ln315_store_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="store_ln316_store_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="icmp_ln317_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln321_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="store_ln321_store_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln323_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="select_ln323_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="0" index="2" bw="32" slack="0"/>
<pin id="736" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln318_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln319_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_data_0_V_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="256" slack="0"/>
<pin id="754" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_data_1_V_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="256" slack="0"/>
<pin id="758" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/7 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_data_2_V_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="256" slack="0"/>
<pin id="762" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/7 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_data_3_V_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="256" slack="0"/>
<pin id="766" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_data_4_V_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="256" slack="0"/>
<pin id="770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/7 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_data_5_V_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="256" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_data_6_V_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="256" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_data_7_V_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="256" slack="0"/>
<pin id="782" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/7 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_data_8_V_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="256" slack="0"/>
<pin id="786" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_data_9_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="256" slack="0"/>
<pin id="790" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_data_10_V_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="256" slack="0"/>
<pin id="794" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_10_V/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_data_11_V_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="256" slack="0"/>
<pin id="798" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_11_V/7 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_data_12_V_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="256" slack="0"/>
<pin id="802" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_12_V/7 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_data_13_V_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="256" slack="0"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_13_V/7 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_data_14_V_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="256" slack="0"/>
<pin id="810" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_14_V/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_data_15_V_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="256" slack="0"/>
<pin id="814" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_15_V/7 "/>
</bind>
</comp>

<comp id="816" class="1005" name="kernel_data_V_2_20_ret_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="1"/>
<pin id="818" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_20_ret "/>
</bind>
</comp>

<comp id="821" class="1005" name="kernel_data_V_2_19_ret_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="1"/>
<pin id="823" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_19_ret "/>
</bind>
</comp>

<comp id="826" class="1005" name="kernel_data_V_2_18_ret_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="1"/>
<pin id="828" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_18_ret "/>
</bind>
</comp>

<comp id="831" class="1005" name="kernel_data_V_2_11_ret_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="1"/>
<pin id="833" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_11_ret "/>
</bind>
</comp>

<comp id="836" class="1005" name="kernel_data_V_2_10_ret_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="1"/>
<pin id="838" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_10_ret "/>
</bind>
</comp>

<comp id="841" class="1005" name="kernel_data_V_2_9_ret_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="1"/>
<pin id="843" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_9_ret "/>
</bind>
</comp>

<comp id="846" class="1005" name="kernel_data_V_2_2_ret_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="1"/>
<pin id="848" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_2_ret "/>
</bind>
</comp>

<comp id="851" class="1005" name="kernel_data_V_2_1_ret_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="1"/>
<pin id="853" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_1_ret "/>
</bind>
</comp>

<comp id="856" class="1005" name="kernel_data_V_2_0_ret_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="1"/>
<pin id="858" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_0_ret "/>
</bind>
</comp>

<comp id="861" class="1005" name="kernel_data_V_2_3_ret_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="1"/>
<pin id="863" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_3_ret "/>
</bind>
</comp>

<comp id="866" class="1005" name="kernel_data_V_2_4_ret_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="1"/>
<pin id="868" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_4_ret "/>
</bind>
</comp>

<comp id="871" class="1005" name="kernel_data_V_2_5_ret_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="1"/>
<pin id="873" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_5_ret "/>
</bind>
</comp>

<comp id="876" class="1005" name="kernel_data_V_2_6_ret_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="1"/>
<pin id="878" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_6_ret "/>
</bind>
</comp>

<comp id="881" class="1005" name="kernel_data_V_2_7_ret_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="1"/>
<pin id="883" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_7_ret "/>
</bind>
</comp>

<comp id="886" class="1005" name="kernel_data_V_2_8_ret_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="1"/>
<pin id="888" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_8_ret "/>
</bind>
</comp>

<comp id="891" class="1005" name="kernel_data_V_2_12_ret_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="16" slack="1"/>
<pin id="893" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_12_ret "/>
</bind>
</comp>

<comp id="896" class="1005" name="kernel_data_V_2_13_ret_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="1"/>
<pin id="898" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_13_ret "/>
</bind>
</comp>

<comp id="901" class="1005" name="kernel_data_V_2_14_ret_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_14_ret "/>
</bind>
</comp>

<comp id="906" class="1005" name="kernel_data_V_2_15_ret_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="1"/>
<pin id="908" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_15_ret "/>
</bind>
</comp>

<comp id="911" class="1005" name="kernel_data_V_2_16_ret_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="1"/>
<pin id="913" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_16_ret "/>
</bind>
</comp>

<comp id="916" class="1005" name="kernel_data_V_2_17_ret_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="1"/>
<pin id="918" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_17_ret "/>
</bind>
</comp>

<comp id="921" class="1005" name="kernel_data_V_2_21_ret_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="1"/>
<pin id="923" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_21_ret "/>
</bind>
</comp>

<comp id="926" class="1005" name="kernel_data_V_2_22_ret_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="1"/>
<pin id="928" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_22_ret "/>
</bind>
</comp>

<comp id="931" class="1005" name="kernel_data_V_2_23_ret_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="1"/>
<pin id="933" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_23_ret "/>
</bind>
</comp>

<comp id="936" class="1005" name="kernel_data_V_2_24_ret_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="1"/>
<pin id="938" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_24_ret "/>
</bind>
</comp>

<comp id="941" class="1005" name="kernel_data_V_2_25_ret_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="1"/>
<pin id="943" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_25_ret "/>
</bind>
</comp>

<comp id="946" class="1005" name="kernel_data_V_2_26_ret_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="1"/>
<pin id="948" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2_26_ret "/>
</bind>
</comp>

<comp id="951" class="1005" name="and_ln289_2_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="icmp_ln313_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="1"/>
<pin id="957" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="959" class="1005" name="icmp_ln317_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln317 "/>
</bind>
</comp>

<comp id="963" class="1005" name="select_ln323_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_data_0_V_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="1"/>
<pin id="970" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_data_1_V_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="1"/>
<pin id="975" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_data_2_V_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="1"/>
<pin id="980" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_data_3_V_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="1"/>
<pin id="985" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_data_4_V_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="1"/>
<pin id="990" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="993" class="1005" name="tmp_data_5_V_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="1"/>
<pin id="995" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp_data_6_V_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="1"/>
<pin id="1000" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_data_7_V_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="1"/>
<pin id="1005" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_data_8_V_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="16" slack="1"/>
<pin id="1010" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_8_V "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_data_9_V_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="1"/>
<pin id="1015" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_9_V "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_data_10_V_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="16" slack="1"/>
<pin id="1020" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_10_V "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_data_11_V_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="1"/>
<pin id="1025" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_11_V "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_data_12_V_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="1"/>
<pin id="1030" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_12_V "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_data_13_V_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="16" slack="1"/>
<pin id="1035" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_13_V "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_data_14_V_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="16" slack="1"/>
<pin id="1040" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_14_V "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_data_15_V_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="16" slack="1"/>
<pin id="1045" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_15_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="94" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="94" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="94" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="175"><net_src comp="120" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="140" pin=6"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="140" pin=7"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="140" pin=8"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="140" pin=9"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="140" pin=10"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="140" pin=11"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="140" pin=12"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="140" pin=13"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="140" pin=14"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="140" pin=15"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="140" pin=16"/></net>

<net id="195"><net_src comp="110" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="233"><net_src comp="108" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="264"><net_src comp="96" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="265"><net_src comp="134" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="266"><net_src comp="128" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="267"><net_src comp="122" pin="2"/><net_sink comp="234" pin=3"/></net>

<net id="268"><net_src comp="74" pin="0"/><net_sink comp="234" pin=22"/></net>

<net id="269"><net_src comp="76" pin="0"/><net_sink comp="234" pin=23"/></net>

<net id="270"><net_src comp="78" pin="0"/><net_sink comp="234" pin=24"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="234" pin=25"/></net>

<net id="272"><net_src comp="82" pin="0"/><net_sink comp="234" pin=26"/></net>

<net id="273"><net_src comp="84" pin="0"/><net_sink comp="234" pin=27"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="234" pin=6"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="234" pin=7"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="234" pin=8"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="234" pin=9"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="234" pin=10"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="234" pin=11"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="234" pin=12"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="234" pin=13"/></net>

<net id="327"><net_src comp="58" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="234" pin=14"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="234" pin=15"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="234" pin=16"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="234" pin=17"/></net>

<net id="347"><net_src comp="66" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="234" pin=18"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="234" pin=19"/></net>

<net id="357"><net_src comp="70" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="234" pin=20"/></net>

<net id="362"><net_src comp="72" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="234" pin=21"/></net>

<net id="367"><net_src comp="234" pin="28"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="234" pin="28"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="234" pin="28"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="234" pin="28"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="234" pin="28"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="234" pin="28"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="234" pin="28"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="234" pin="28"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="234" pin="28"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="234" pin="28"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="234" pin="28"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="234" pin="28"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="234" pin="28"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="234" pin="28"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="234" pin="28"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="234" pin="28"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="234" pin="28"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="52" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="234" pin="28"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="54" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="234" pin="28"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="234" pin="28"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="234" pin="28"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="60" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="234" pin="28"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="62" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="234" pin="28"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="64" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="234" pin="28"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="66" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="234" pin="28"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="68" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="234" pin="28"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="70" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="234" pin="28"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="72" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="86" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="98" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="88" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="98" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="90" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="100" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="102" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="104" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="618"><net_src comp="604" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="106" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="92" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="630"><net_src comp="100" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="620" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="102" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="104" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="638"><net_src comp="624" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="106" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="584" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="594" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="614" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="634" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="640" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="620" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="104" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="620" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="102" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="92" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="580" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="102" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="584" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="98" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="682" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="86" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="110" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="92" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="110" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="86" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="600" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="104" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="600" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="102" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="90" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="590" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="102" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="594" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="98" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="726" pin="2"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="110" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="90" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="196" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="88" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="203" pin="28"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="203" pin="28"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="203" pin="28"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="203" pin="28"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="203" pin="28"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="203" pin="28"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="203" pin="28"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="203" pin="28"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="203" pin="28"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="203" pin="28"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="203" pin="28"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="203" pin="28"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="203" pin="28"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="203" pin="28"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="203" pin="28"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="203" pin="28"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="364" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="203" pin=21"/></net>

<net id="824"><net_src comp="368" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="203" pin=20"/></net>

<net id="829"><net_src comp="372" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="203" pin=19"/></net>

<net id="834"><net_src comp="376" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="203" pin=12"/></net>

<net id="839"><net_src comp="380" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="203" pin=11"/></net>

<net id="844"><net_src comp="384" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="203" pin=10"/></net>

<net id="849"><net_src comp="388" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="203" pin=3"/></net>

<net id="854"><net_src comp="392" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="859"><net_src comp="396" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="864"><net_src comp="400" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="869"><net_src comp="410" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="203" pin=5"/></net>

<net id="874"><net_src comp="420" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="879"><net_src comp="430" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="203" pin=7"/></net>

<net id="884"><net_src comp="440" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="203" pin=8"/></net>

<net id="889"><net_src comp="450" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="203" pin=9"/></net>

<net id="894"><net_src comp="460" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="203" pin=13"/></net>

<net id="899"><net_src comp="470" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="203" pin=14"/></net>

<net id="904"><net_src comp="480" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="203" pin=15"/></net>

<net id="909"><net_src comp="490" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="203" pin=16"/></net>

<net id="914"><net_src comp="500" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="203" pin=17"/></net>

<net id="919"><net_src comp="510" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="203" pin=18"/></net>

<net id="924"><net_src comp="520" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="203" pin=22"/></net>

<net id="929"><net_src comp="530" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="203" pin=23"/></net>

<net id="934"><net_src comp="540" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="203" pin=24"/></net>

<net id="939"><net_src comp="550" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="203" pin=25"/></net>

<net id="944"><net_src comp="560" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="203" pin=26"/></net>

<net id="949"><net_src comp="570" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="203" pin=27"/></net>

<net id="954"><net_src comp="652" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="658" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="708" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="732" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="971"><net_src comp="752" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="140" pin=17"/></net>

<net id="976"><net_src comp="756" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="140" pin=18"/></net>

<net id="981"><net_src comp="760" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="140" pin=19"/></net>

<net id="986"><net_src comp="764" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="140" pin=20"/></net>

<net id="991"><net_src comp="768" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="140" pin=21"/></net>

<net id="996"><net_src comp="772" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="140" pin=22"/></net>

<net id="1001"><net_src comp="776" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="140" pin=23"/></net>

<net id="1006"><net_src comp="780" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="140" pin=24"/></net>

<net id="1011"><net_src comp="784" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="140" pin=25"/></net>

<net id="1016"><net_src comp="788" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="140" pin=26"/></net>

<net id="1021"><net_src comp="792" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="140" pin=27"/></net>

<net id="1026"><net_src comp="796" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="140" pin=28"/></net>

<net id="1031"><net_src comp="800" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="140" pin=29"/></net>

<net id="1036"><net_src comp="804" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="140" pin=30"/></net>

<net id="1041"><net_src comp="808" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="140" pin=31"/></net>

<net id="1046"><net_src comp="812" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="140" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_elem_data_0_V_read | {}
	Port: in_elem_data_1_V_read | {}
	Port: in_elem_data_2_V_read | {}
	Port: res_stream_V_data_0_V | {8 }
	Port: res_stream_V_data_1_V | {8 }
	Port: res_stream_V_data_2_V | {8 }
	Port: res_stream_V_data_3_V | {8 }
	Port: res_stream_V_data_4_V | {8 }
	Port: res_stream_V_data_5_V | {8 }
	Port: res_stream_V_data_6_V | {8 }
	Port: res_stream_V_data_7_V | {8 }
	Port: res_stream_V_data_8_V | {8 }
	Port: res_stream_V_data_9_V | {8 }
	Port: res_stream_V_data_10_V | {8 }
	Port: res_stream_V_data_11_V | {8 }
	Port: res_stream_V_data_12_V | {8 }
	Port: res_stream_V_data_13_V | {8 }
	Port: res_stream_V_data_14_V | {8 }
	Port: res_stream_V_data_15_V | {8 }
	Port: kernel_data_V_2_3 | {1 }
	Port: kernel_data_V_2_4 | {1 }
	Port: kernel_data_V_2_5 | {1 }
	Port: kernel_data_V_2_6 | {1 }
	Port: kernel_data_V_2_7 | {1 }
	Port: kernel_data_V_2_8 | {1 }
	Port: kernel_data_V_2_12 | {1 }
	Port: kernel_data_V_2_13 | {1 }
	Port: kernel_data_V_2_14 | {1 }
	Port: kernel_data_V_2_15 | {1 }
	Port: kernel_data_V_2_16 | {1 }
	Port: kernel_data_V_2_17 | {1 }
	Port: kernel_data_V_2_21 | {1 }
	Port: kernel_data_V_2_22 | {1 }
	Port: kernel_data_V_2_23 | {1 }
	Port: kernel_data_V_2_24 | {1 }
	Port: kernel_data_V_2_25 | {1 }
	Port: kernel_data_V_2_26 | {1 }
	Port: line_buffer_Array_V_2_0_0 | {}
	Port: line_buffer_Array_V_2_1_0 | {}
	Port: line_buffer_Array_V_2_0_1 | {}
	Port: line_buffer_Array_V_2_1_1 | {}
	Port: line_buffer_Array_V_2_0_2 | {}
	Port: line_buffer_Array_V_2_1_2 | {}
	Port: sX_3 | {2 }
	Port: sY_3 | {3 }
	Port: pY_3 | {2 }
	Port: pX_3 | {2 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : in_elem_data_0_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : in_elem_data_1_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : in_elem_data_2_V_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_4_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_5_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_6_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_7_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_8_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_9_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_10_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_11_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_12_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_13_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_14_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_15_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_4 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_5 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_6 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_8 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_12 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_13 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_14 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_15 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_16 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_17 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_21 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_22 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_23 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_24 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_25 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_2_26 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : line_buffer_Array_V_2_0_0 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : line_buffer_Array_V_2_1_0 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : line_buffer_Array_V_2_0_1 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : line_buffer_Array_V_2_1_1 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : line_buffer_Array_V_2_0_2 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : line_buffer_Array_V_2_1_2 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : sX_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : sY_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : pY_3 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : pX_3 | {2 }
  - Chain level:
	State 1
		call_ret1 : 1
		kernel_data_V_2_20_ret : 2
		kernel_data_V_2_19_ret : 2
		kernel_data_V_2_18_ret : 2
		kernel_data_V_2_11_ret : 2
		kernel_data_V_2_10_ret : 2
		kernel_data_V_2_9_ret : 2
		kernel_data_V_2_2_ret : 2
		kernel_data_V_2_1_ret : 2
		kernel_data_V_2_0_ret : 2
		kernel_data_V_2_3_ret : 2
		store_ln286 : 3
		kernel_data_V_2_4_ret : 2
		store_ln286 : 3
		kernel_data_V_2_5_ret : 2
		store_ln286 : 3
		kernel_data_V_2_6_ret : 2
		store_ln286 : 3
		kernel_data_V_2_7_ret : 2
		store_ln286 : 3
		kernel_data_V_2_8_ret : 2
		store_ln286 : 3
		kernel_data_V_2_12_ret : 2
		store_ln286 : 3
		kernel_data_V_2_13_ret : 2
		store_ln286 : 3
		kernel_data_V_2_14_ret : 2
		store_ln286 : 3
		kernel_data_V_2_15_ret : 2
		store_ln286 : 3
		kernel_data_V_2_16_ret : 2
		store_ln286 : 3
		kernel_data_V_2_17_ret : 2
		store_ln286 : 3
		kernel_data_V_2_21_ret : 2
		store_ln286 : 3
		kernel_data_V_2_22_ret : 2
		store_ln286 : 3
		kernel_data_V_2_23_ret : 2
		store_ln286 : 3
		kernel_data_V_2_24_ret : 2
		store_ln286 : 3
		kernel_data_V_2_25_ret : 2
		store_ln286 : 3
		kernel_data_V_2_26_ret : 2
		store_ln286 : 3
	State 2
		icmp_ln289 : 1
		icmp_ln289_1 : 1
		tmp : 1
		icmp_ln289_7 : 2
		tmp_748 : 1
		icmp_ln289_8 : 2
		and_ln289 : 2
		and_ln289_1 : 3
		and_ln289_2 : 3
		br_ln289 : 3
		icmp_ln313 : 1
		br_ln313 : 2
		add_ln326 : 1
		store_ln326 : 2
		add_ln328 : 1
		select_ln328 : 2
		store_ln328 : 3
		icmp_ln317 : 1
		br_ln317 : 2
		add_ln321 : 1
		store_ln321 : 2
		add_ln323 : 1
		select_ln323 : 2
	State 3
		storemerge : 1
		store_ln319 : 2
	State 4
	State 5
	State 6
	State 7
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		tmp_data_8_V : 1
		tmp_data_9_V : 1
		tmp_data_10_V : 1
		tmp_data_11_V : 1
		tmp_data_12_V : 1
		tmp_data_13_V : 1
		tmp_data_14_V : 1
		tmp_data_15_V : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |        grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203       |    23   |  40.687 |   5749  |   5187  |
|          | call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              add_ln326_fu_664                             |    0    |    0    |    0    |    39   |
|    add   |                              add_ln328_fu_676                             |    0    |    0    |    0    |    39   |
|          |                              add_ln321_fu_714                             |    0    |    0    |    0    |    39   |
|          |                              add_ln323_fu_726                             |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             icmp_ln289_fu_584                             |    0    |    0    |    0    |    18   |
|          |                            icmp_ln289_1_fu_594                            |    0    |    0    |    0    |    18   |
|   icmp   |                            icmp_ln289_7_fu_614                            |    0    |    0    |    0    |    18   |
|          |                            icmp_ln289_8_fu_634                            |    0    |    0    |    0    |    18   |
|          |                             icmp_ln313_fu_658                             |    0    |    0    |    0    |    18   |
|          |                             icmp_ln317_fu_708                             |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                            select_ln328_fu_682                            |    0    |    0    |    0    |    32   |
|          |                            select_ln323_fu_732                            |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              and_ln289_fu_640                             |    0    |    0    |    0    |    2    |
|    and   |                             and_ln289_1_fu_646                            |    0    |    0    |    0    |    2    |
|          |                             and_ln289_2_fu_652                            |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                    in_elem_data_2_V_read_6_read_fu_122                    |    0    |    0    |    0    |    0    |
|   read   |                    in_elem_data_1_V_read_6_read_fu_128                    |    0    |    0    |    0    |    0    |
|          |                    in_elem_data_0_V_read_6_read_fu_134                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                          write_ln309_write_fu_140                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       kernel_data_V_2_20_ret_fu_364                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_19_ret_fu_368                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_18_ret_fu_372                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_11_ret_fu_376                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_10_ret_fu_380                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_9_ret_fu_384                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_2_ret_fu_388                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_1_ret_fu_392                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_0_ret_fu_396                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_3_ret_fu_400                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_4_ret_fu_410                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_5_ret_fu_420                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_6_ret_fu_430                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_7_ret_fu_440                       |    0    |    0    |    0    |    0    |
|          |                        kernel_data_V_2_8_ret_fu_450                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_12_ret_fu_460                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_13_ret_fu_470                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_14_ret_fu_480                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_15_ret_fu_490                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_16_ret_fu_500                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_17_ret_fu_510                       |    0    |    0    |    0    |    0    |
|extractvalue|                       kernel_data_V_2_21_ret_fu_520                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_22_ret_fu_530                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_23_ret_fu_540                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_24_ret_fu_550                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_25_ret_fu_560                       |    0    |    0    |    0    |    0    |
|          |                       kernel_data_V_2_26_ret_fu_570                       |    0    |    0    |    0    |    0    |
|          |                            tmp_data_0_V_fu_752                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_1_V_fu_756                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_2_V_fu_760                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_3_V_fu_764                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_4_V_fu_768                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_5_V_fu_772                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_6_V_fu_776                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_7_V_fu_780                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_8_V_fu_784                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_9_V_fu_788                            |    0    |    0    |    0    |    0    |
|          |                            tmp_data_10_V_fu_792                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_11_V_fu_796                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_12_V_fu_800                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_13_V_fu_804                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_14_V_fu_808                           |    0    |    0    |    0    |    0    |
|          |                            tmp_data_15_V_fu_812                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                 tmp_fu_604                                |    0    |    0    |    0    |    0    |
|          |                               tmp_748_fu_624                              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                           |    23   |  40.687 |   5749  |   5521  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      and_ln289_2_reg_951     |    1   |
|      icmp_ln313_reg_955      |    1   |
|      icmp_ln317_reg_959      |    1   |
| kernel_data_V_2_0_ret_reg_856|   16   |
|kernel_data_V_2_10_ret_reg_836|   16   |
|kernel_data_V_2_11_ret_reg_831|   16   |
|kernel_data_V_2_12_ret_reg_891|   16   |
|kernel_data_V_2_13_ret_reg_896|   16   |
|kernel_data_V_2_14_ret_reg_901|   16   |
|kernel_data_V_2_15_ret_reg_906|   16   |
|kernel_data_V_2_16_ret_reg_911|   16   |
|kernel_data_V_2_17_ret_reg_916|   16   |
|kernel_data_V_2_18_ret_reg_826|   16   |
|kernel_data_V_2_19_ret_reg_821|   16   |
| kernel_data_V_2_1_ret_reg_851|   16   |
|kernel_data_V_2_20_ret_reg_816|   16   |
|kernel_data_V_2_21_ret_reg_921|   16   |
|kernel_data_V_2_22_ret_reg_926|   16   |
|kernel_data_V_2_23_ret_reg_931|   16   |
|kernel_data_V_2_24_ret_reg_936|   16   |
|kernel_data_V_2_25_ret_reg_941|   16   |
|kernel_data_V_2_26_ret_reg_946|   16   |
| kernel_data_V_2_2_ret_reg_846|   16   |
| kernel_data_V_2_3_ret_reg_861|   16   |
| kernel_data_V_2_4_ret_reg_866|   16   |
| kernel_data_V_2_5_ret_reg_871|   16   |
| kernel_data_V_2_6_ret_reg_876|   16   |
| kernel_data_V_2_7_ret_reg_881|   16   |
| kernel_data_V_2_8_ret_reg_886|   16   |
| kernel_data_V_2_9_ret_reg_841|   16   |
|     select_ln323_reg_963     |   32   |
|      storemerge_reg_192      |   32   |
|     tmp_data_0_V_reg_968     |   16   |
|    tmp_data_10_V_reg_1018    |   16   |
|    tmp_data_11_V_reg_1023    |   16   |
|    tmp_data_12_V_reg_1028    |   16   |
|    tmp_data_13_V_reg_1033    |   16   |
|    tmp_data_14_V_reg_1038    |   16   |
|    tmp_data_15_V_reg_1043    |   16   |
|     tmp_data_1_V_reg_973     |   16   |
|     tmp_data_2_V_reg_978     |   16   |
|     tmp_data_3_V_reg_983     |   16   |
|     tmp_data_4_V_reg_988     |   16   |
|     tmp_data_5_V_reg_993     |   16   |
|     tmp_data_6_V_reg_998     |   16   |
|     tmp_data_7_V_reg_1003    |   16   |
|     tmp_data_8_V_reg_1008    |   16   |
|     tmp_data_9_V_reg_1013    |   16   |
+------------------------------+--------+
|             Total            |   755  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |   40   |  5749  |  5521  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   755  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |   40   |  6504  |  5521  |
+-----------+--------+--------+--------+--------+
