set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow -7 1.2V 100 Model"} {testeWifi_7_1200mv_100c_slow.vho testeWifi_7_1200mv_100c_vhd_slow.sdo}}
	{{"Slow -7 1.2V -40 Model"} {testeWifi_7_1200mv_-40c_slow.vho testeWifi_7_1200mv_-40c_vhd_slow.sdo}}
	{{"Fast -M 1.2V -40 Model"} {testeWifi_min_1200mv_-40c_fast.vho testeWifi_min_1200mv_-40c_vhd_fast.sdo}}
}
