{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 19:29:10 2018 " "Info: Processing started: Mon May 21 19:29:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off op -c op --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off op -c op --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "IR2 STOR2 14.476 ns Longest " "Info: Longest tpd from source pin \"IR2\" to destination pin \"STOR2\" is 14.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns IR2 1 PIN PIN_80 20 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 20; PIN Node = 'IR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR2 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 336 32 200 352 "IR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.784 ns) + CELL(0.545 ns) 7.242 ns inst33~18 2 COMB LCCOMB_X25_Y7_N14 5 " "Info: 2: + IC(5.784 ns) + CELL(0.545 ns) = 7.242 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 5; COMB Node = 'inst33~18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.329 ns" { IR2 inst33~18 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -336 568 632 -224 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.507 ns) 8.688 ns inst24 3 COMB LCCOMB_X26_Y6_N18 1 " "Info: 3: + IC(0.939 ns) + CELL(0.507 ns) = 8.688 ns; Loc. = LCCOMB_X26_Y6_N18; Fanout = 1; COMB Node = 'inst24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { inst33~18 inst24 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1136 568 632 1248 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(2.900 ns) 14.476 ns STOR2 4 PIN PIN_41 0 " "Info: 4: + IC(2.888 ns) + CELL(2.900 ns) = 14.476 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'STOR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.788 ns" { inst24 STOR2 } "NODE_NAME" } } { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 480 880 1056 496 "STOR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.865 ns ( 33.61 % ) " "Info: Total cell delay = 4.865 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.611 ns ( 66.39 % ) " "Info: Total interconnect delay = 9.611 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.476 ns" { IR2 inst33~18 inst24 STOR2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.476 ns" { IR2 {} IR2~combout {} inst33~18 {} inst24 {} STOR2 {} } { 0.000ns 0.000ns 5.784ns 0.939ns 2.888ns } { 0.000ns 0.913ns 0.545ns 0.507ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 19:29:11 2018 " "Info: Processing ended: Mon May 21 19:29:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
