<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/tangnano20k/impl/gwsynthesis/test_board.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/jordi/FPGAs/FPGA-Tang20k/GOWIN_HDL/test_placa/tangnano20k/src/tld_test_board_tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun  3 13:29:02 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2223</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1133</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>SYS_CLK_ibuf/I </td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>70.000</td>
<td>14.286
<td>0.000</td>
<td>35.000</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>relojes_14_7/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>70.000</td>
<td>14.286
<td>0.000</td>
<td>35.000</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>relojes_14_7/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>140.000</td>
<td>7.143
<td>0.000</td>
<td>70.000</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>relojes_14_7/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>210.000</td>
<td>4.762
<td>0.000</td>
<td>105.000</td>
<td>SYS_CLK_ibuf/I</td>
<td>SYS_CLK</td>
<td>relojes_14_7/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>14.286(MHz)</td>
<td>207.709(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>7.143(MHz)</td>
<td>141.398(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of SYS_CLK!</h4>
<h4>No timing paths to get frequency of relojes_14_7/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of relojes_14_7/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>relojes_14_7/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>63.946</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/DI[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>6.000</td>
</tr>
<tr>
<td>2</td>
<td>64.007</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/DI[0]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.939</td>
</tr>
<tr>
<td>3</td>
<td>64.023</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/DI[6]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.923</td>
</tr>
<tr>
<td>4</td>
<td>64.023</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/DI[2]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.923</td>
</tr>
<tr>
<td>5</td>
<td>64.185</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/DI[4]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.761</td>
</tr>
<tr>
<td>6</td>
<td>64.189</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/DI[7]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.757</td>
</tr>
<tr>
<td>7</td>
<td>64.189</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/DI[5]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.757</td>
</tr>
<tr>
<td>8</td>
<td>64.250</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/DI[2]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.697</td>
</tr>
<tr>
<td>9</td>
<td>64.266</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/DI[4]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.680</td>
</tr>
<tr>
<td>10</td>
<td>64.416</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/DI[3]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.530</td>
</tr>
<tr>
<td>11</td>
<td>64.435</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/DI[3]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.511</td>
</tr>
<tr>
<td>12</td>
<td>64.512</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/DI[0]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.435</td>
</tr>
<tr>
<td>13</td>
<td>64.584</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/DI[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.363</td>
</tr>
<tr>
<td>14</td>
<td>64.588</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/DI[5]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.358</td>
</tr>
<tr>
<td>15</td>
<td>64.654</td>
<td>mensajes/teletipo/screen/bg/sincronismos/v_4_s1/Q</td>
<td>modo_vga/vsync_vga_s16/D</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.292</td>
</tr>
<tr>
<td>16</td>
<td>64.754</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/DI[6]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>-0.016</td>
<td>5.192</td>
</tr>
<tr>
<td>17</td>
<td>65.425</td>
<td>audio/audiomem_audiomem_0_0_s/DO[0]</td>
<td>audio/dac8bits/SigmaLatch_9_s0/D</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>0.000</td>
<td>4.540</td>
</tr>
<tr>
<td>18</td>
<td>65.478</td>
<td>modo_vga/cntvsync_2_s1/Q</td>
<td>modo_vga/cntvsync_15_s1/D</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>0.000</td>
<td>4.487</td>
</tr>
<tr>
<td>19</td>
<td>65.614</td>
<td>audio/audiomem_audiomem_0_0_s/DO[0]</td>
<td>audio/dac8bits/SigmaLatch_8_s1/D</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>0.000</td>
<td>4.351</td>
</tr>
<tr>
<td>20</td>
<td>65.649</td>
<td>audio/audiomem_audiomem_0_0_s/DO[0]</td>
<td>audio/dac8bits/SigmaLatch_7_s0/D</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>0.000</td>
<td>4.316</td>
</tr>
<tr>
<td>21</td>
<td>65.684</td>
<td>audio/audiomem_audiomem_0_0_s/DO[0]</td>
<td>audio/dac8bits/SigmaLatch_6_s0/D</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>0.000</td>
<td>4.281</td>
</tr>
<tr>
<td>22</td>
<td>65.720</td>
<td>audio/audiomem_audiomem_0_0_s/DO[0]</td>
<td>audio/dac8bits/SigmaLatch_5_s0/D</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>0.000</td>
<td>4.245</td>
</tr>
<tr>
<td>23</td>
<td>65.755</td>
<td>audio/audiomem_audiomem_0_0_s/DO[0]</td>
<td>audio/dac8bits/SigmaLatch_4_s0/D</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>0.000</td>
<td>4.210</td>
</tr>
<tr>
<td>24</td>
<td>65.790</td>
<td>audio/audiomem_audiomem_0_0_s/DO[0]</td>
<td>audio/dac8bits/SigmaLatch_3_s0/D</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>0.000</td>
<td>4.175</td>
</tr>
<tr>
<td>25</td>
<td>65.814</td>
<td>audio/sample_addr_1_s0/Q</td>
<td>audio/sample_addr_1_s0/RESET</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>70.000</td>
<td>0.000</td>
<td>4.151</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.205</td>
<td>mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[2]/Q</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[8]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.281</td>
<td>modo_vga/addrvideo_10_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_0_s/ADA[13]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.450</td>
</tr>
<tr>
<td>3</td>
<td>0.283</td>
<td>modo_vga/addrvideo_6_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_1_s/ADA[9]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.452</td>
</tr>
<tr>
<td>4</td>
<td>0.284</td>
<td>modo_vga/addrvideo_0_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_0_s/ADA[3]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.453</td>
</tr>
<tr>
<td>5</td>
<td>0.333</td>
<td>mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[1]/Q</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[7]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>6</td>
<td>0.336</td>
<td>modo_vga/addrvga_2_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_1_s/ADB[5]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>7</td>
<td>0.336</td>
<td>modo_vga/addrvga_2_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_0_s/ADB[5]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>8</td>
<td>0.337</td>
<td>modo_vga/addrvga_3_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_1_s/ADB[6]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>9</td>
<td>0.339</td>
<td>modo_vga/addrvga_0_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_0_s/ADB[3]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>10</td>
<td>0.344</td>
<td>mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[7]/Q</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[13]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>0.344</td>
<td>mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[6]/Q</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[12]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.344</td>
<td>mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[5]/Q</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[11]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.344</td>
<td>mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[4]/Q</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[10]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>14</td>
<td>0.344</td>
<td>mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[3]/Q</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[9]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.344</td>
<td>mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[0]/Q</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[6]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.347</td>
<td>mensajes/teletipo/dscreen_4_s0/Q</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/DI[4]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>17</td>
<td>0.349</td>
<td>modo_vga/addrvga_9_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_0_s/ADB[12]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>18</td>
<td>0.350</td>
<td>modo_vga/addrvga_6_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_1_s/ADB[9]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>19</td>
<td>0.360</td>
<td>mensajes/teletipo/addr_3_s1/Q</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/ADA[6]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>20</td>
<td>0.363</td>
<td>mensajes/teletipo/dscreen_7_s0/Q</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/DI[7]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>21</td>
<td>0.363</td>
<td>mensajes/teletipo/dscreen_6_s0/Q</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/DI[6]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>22</td>
<td>0.363</td>
<td>mensajes/teletipo/dscreen_5_s7/Q</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/DI[5]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>23</td>
<td>0.363</td>
<td>mensajes/teletipo/dscreen_3_s0/Q</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/DI[3]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>24</td>
<td>0.406</td>
<td>modo_vga/addrvideo_7_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_0_s/ADA[10]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.575</td>
</tr>
<tr>
<td>25</td>
<td>0.409</td>
<td>modo_vga/addrvideo_1_s0/Q</td>
<td>modo_vga/memscan/scan_scan_0_0_s/ADA[4]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.578</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>33.923</td>
<td>34.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>modo_vga/addrvga_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>33.923</td>
<td>34.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>modo_vga/addrvga_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>33.923</td>
<td>34.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>modo_vga/addrvga_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>33.923</td>
<td>34.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>modo_vga/cntvsync_12_s1</td>
</tr>
<tr>
<td>5</td>
<td>33.923</td>
<td>34.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>33.923</td>
<td>34.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>audio/dac8bits/SigmaLatch_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>33.923</td>
<td>34.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>audio/dac8bits/SigmaLatch_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>33.923</td>
<td>34.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>33.923</td>
<td>34.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>audio/audiomem_audiomem_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>33.923</td>
<td>34.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
<td>audio/audiomem_audiomem_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>63.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][B]</td>
<td>mensajes/teletipo/screen/b_to_vga_2_s/I2</td>
</tr>
<tr>
<td>6.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_2_s/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 22.983%; route: 2.361, 39.352%; tC2Q: 2.260, 37.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[3][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_1_s/I2</td>
</tr>
<tr>
<td>6.462</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[3][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_1_s/F</td>
</tr>
<tr>
<td>7.146</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 22.579%; route: 2.338, 39.369%; tC2Q: 2.260, 38.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[2][A]</td>
<td>mensajes/teletipo/screen/g_to_vga_2_s/I2</td>
</tr>
<tr>
<td>6.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/g_to_vga_2_s/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 23.280%; route: 2.284, 38.567%; tC2Q: 2.260, 38.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_3_s/I2</td>
</tr>
<tr>
<td>6.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_3_s/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 23.280%; route: 2.284, 38.567%; tC2Q: 2.260, 38.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.908</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s/I2</td>
</tr>
<tr>
<td>6.279</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C14[1][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s/F</td>
</tr>
<tr>
<td>6.968</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.195, 20.741%; route: 2.306, 40.032%; tC2Q: 2.260, 39.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[1][B]</td>
<td>mensajes/teletipo/screen/g_to_vga_3_s/I2</td>
</tr>
<tr>
<td>6.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[1][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/g_to_vga_3_s/F</td>
</tr>
<tr>
<td>6.964</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 23.952%; route: 2.118, 36.795%; tC2Q: 2.260, 39.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[2][B]</td>
<td>mensajes/teletipo/screen/g_to_vga_1_s/I2</td>
</tr>
<tr>
<td>6.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C14[2][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/g_to_vga_1_s/F</td>
</tr>
<tr>
<td>6.964</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 23.952%; route: 2.118, 36.795%; tC2Q: 2.260, 39.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.702</td>
<td>0.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[0][B]</td>
<td>mensajes/teletipo/screen/r_to_vga_1_s/I2</td>
</tr>
<tr>
<td>6.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C16[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/r_to_vga_1_s/F</td>
</tr>
<tr>
<td>6.903</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 23.541%; route: 2.096, 36.786%; tC2Q: 2.260, 39.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.702</td>
<td>0.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td>mensajes/teletipo/screen/r_to_vga_3_s/I2</td>
</tr>
<tr>
<td>6.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C16[1][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/r_to_vga_3_s/F</td>
</tr>
<tr>
<td>6.887</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 23.608%; route: 2.079, 36.606%; tC2Q: 2.260, 39.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.702</td>
<td>0.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>mensajes/teletipo/screen/r_to_vga_2_s/I2</td>
</tr>
<tr>
<td>6.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/r_to_vga_2_s/F</td>
</tr>
<tr>
<td>6.737</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 24.247%; route: 1.929, 34.888%; tC2Q: 2.260, 40.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.742</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_4_s4/I3</td>
</tr>
<tr>
<td>6.195</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C15[0][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_4_s4/F</td>
</tr>
<tr>
<td>6.718</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.277, 23.170%; route: 1.974, 35.823%; tC2Q: 2.260, 41.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.500</td>
<td>0.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[1][A]</td>
<td>mensajes/teletipo/screen/g_to_vga_4_s0/I3</td>
</tr>
<tr>
<td>5.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C17[1][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/g_to_vga_4_s0/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.277, 23.497%; route: 1.898, 34.918%; tC2Q: 2.260, 41.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.500</td>
<td>0.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][B]</td>
<td>mensajes/teletipo/screen/g_to_vga_5_s/I2</td>
</tr>
<tr>
<td>5.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C17[2][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/g_to_vga_5_s/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.277, 23.813%; route: 1.826, 34.044%; tC2Q: 2.260, 42.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.500</td>
<td>0.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[0][B]</td>
<td>mensajes/teletipo/screen/r_to_vga_4_s0/I3</td>
</tr>
<tr>
<td>5.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/r_to_vga_4_s0/F</td>
</tr>
<tr>
<td>6.564</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.277, 23.834%; route: 1.821, 33.986%; tC2Q: 2.260, 42.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/bg/sincronismos/v_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/vsync_vga_s16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[1][A]</td>
<td>mensajes/teletipo/screen/bg/sincronismos/v_4_s1/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R36C14[1][A]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/bg/sincronismos/v_4_s1/Q</td>
</tr>
<tr>
<td>2.027</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[3][A]</td>
<td>mensajes/teletipo/screen/bg/sincronismos/n159_s2/I1</td>
</tr>
<tr>
<td>2.480</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C13[3][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/bg/sincronismos/n159_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td>mensajes/teletipo/screen/bg/sincronismos/n158_s6/I3</td>
</tr>
<tr>
<td>3.156</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C13[0][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/bg/sincronismos/n158_s6/F</td>
</tr>
<tr>
<td>3.575</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[2][B]</td>
<td>mensajes/teletipo/screen/bg/sincronismos/n196_s3/I0</td>
</tr>
<tr>
<td>4.145</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C14[2][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/bg/sincronismos/n196_s3/F</td>
</tr>
<tr>
<td>4.147</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>mensajes/teletipo/screen/bg/sincronismos/n196_s1/I3</td>
</tr>
<tr>
<td>4.664</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/bg/sincronismos/n196_s1/F</td>
</tr>
<tr>
<td>5.379</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td>modo_vga/vsync_vga_s20/I0</td>
</tr>
<tr>
<td>5.949</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td style=" background: #97FFFF;">modo_vga/vsync_vga_s20/F</td>
</tr>
<tr>
<td>5.950</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td>modo_vga/vsync_vga_s21/I2</td>
</tr>
<tr>
<td>6.499</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td style=" background: #97FFFF;">modo_vga/vsync_vga_s21/F</td>
</tr>
<tr>
<td>6.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td style=" font-weight:bold;">modo_vga/vsync_vga_s16/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td>modo_vga/vsync_vga_s16/CLK</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/vsync_vga_s16</td>
</tr>
<tr>
<td>71.152</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C14[2][A]</td>
<td>modo_vga/vsync_vga_s16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.176, 60.010%; route: 1.884, 35.607%; tC2Q: 0.232, 4.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>64.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.206</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/DO[7]</td>
</tr>
<tr>
<td>4.149</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>mensajes/teletipo/screen/n179_s0/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/n179_s0/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>mensajes/teletipo/screen/b_to_vga_5_s2/I1</td>
</tr>
<tr>
<td>5.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R38C17[2][A]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/b_to_vga_5_s2/F</td>
</tr>
<tr>
<td>5.500</td>
<td>0.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[1][B]</td>
<td>mensajes/teletipo/screen/r_to_vga_5_s/I2</td>
</tr>
<tr>
<td>5.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C17[1][B]</td>
<td style=" background: #97FFFF;">mensajes/teletipo/screen/r_to_vga_5_s/F</td>
</tr>
<tr>
<td>6.398</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKA</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td>71.153</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.277, 24.596%; route: 1.655, 31.875%; tC2Q: 2.260, 43.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio/audiomem_audiomem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio/dac8bits/SigmaLatch_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[1]</td>
<td>audio/audiomem_audiomem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">audio/audiomem_audiomem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.287</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td>audio/dac8bits/SigmaAdder_0_s0/I0</td>
</tr>
<tr>
<td>4.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_0_s0/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C11[0][B]</td>
<td>audio/dac8bits/SigmaAdder_1_s0/CIN</td>
</tr>
<tr>
<td>4.892</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_1_s0/COUT</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][A]</td>
<td>audio/dac8bits/SigmaAdder_2_s0/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_2_s0/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][B]</td>
<td>audio/dac8bits/SigmaAdder_3_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_3_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>audio/dac8bits/SigmaAdder_4_s0/CIN</td>
</tr>
<tr>
<td>4.998</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_4_s0/COUT</td>
</tr>
<tr>
<td>4.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td>audio/dac8bits/SigmaAdder_5_s0/CIN</td>
</tr>
<tr>
<td>5.033</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_5_s0/COUT</td>
</tr>
<tr>
<td>5.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>audio/dac8bits/SigmaAdder_6_s0/CIN</td>
</tr>
<tr>
<td>5.068</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_6_s0/COUT</td>
</tr>
<tr>
<td>5.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>audio/dac8bits/SigmaAdder_7_s0/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_7_s0/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>audio/dac8bits/SigmaAdder_8_s0/CIN</td>
</tr>
<tr>
<td>5.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_8_s0/COUT</td>
</tr>
<tr>
<td>5.763</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" font-weight:bold;">audio/dac8bits/SigmaLatch_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>audio/dac8bits/SigmaLatch_9_s0/CLK</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>audio/dac8bits/SigmaLatch_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 18.756%; route: 1.429, 31.470%; tC2Q: 2.260, 49.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/cntvsync_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/cntvsync_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C13[1][A]</td>
<td>modo_vga/cntvsync_2_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R44C13[1][A]</td>
<td style=" font-weight:bold;">modo_vga/cntvsync_2_s1/Q</td>
</tr>
<tr>
<td>1.643</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C13[3][B]</td>
<td>modo_vga/cntvsync_15_s7/I0</td>
</tr>
<tr>
<td>2.198</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C13[3][B]</td>
<td style=" background: #97FFFF;">modo_vga/cntvsync_15_s7/F</td>
</tr>
<tr>
<td>2.621</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][A]</td>
<td>modo_vga/n273_s2/I2</td>
</tr>
<tr>
<td>3.170</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C13[1][A]</td>
<td style=" background: #97FFFF;">modo_vga/n273_s2/F</td>
</tr>
<tr>
<td>3.174</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13[3][B]</td>
<td>modo_vga/n270_s2/I3</td>
</tr>
<tr>
<td>3.545</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R41C13[3][B]</td>
<td style=" background: #97FFFF;">modo_vga/n270_s2/F</td>
</tr>
<tr>
<td>3.973</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[3][A]</td>
<td>modo_vga/n266_s2/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C13[3][A]</td>
<td style=" background: #97FFFF;">modo_vga/n266_s2/F</td>
</tr>
<tr>
<td>4.610</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[2][B]</td>
<td>modo_vga/n264_s2/I2</td>
</tr>
<tr>
<td>5.159</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C13[2][B]</td>
<td style=" background: #97FFFF;">modo_vga/n264_s2/F</td>
</tr>
<tr>
<td>5.160</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][B]</td>
<td>modo_vga/n264_s1/I2</td>
</tr>
<tr>
<td>5.709</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][B]</td>
<td style=" background: #97FFFF;">modo_vga/n264_s1/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][B]</td>
<td style=" font-weight:bold;">modo_vga/cntvsync_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][B]</td>
<td>modo_vga/cntvsync_15_s1/CLK</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C13[0][B]</td>
<td>modo_vga/cntvsync_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.035, 67.645%; route: 1.220, 27.184%; tC2Q: 0.232, 5.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio/audiomem_audiomem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio/dac8bits/SigmaLatch_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[1]</td>
<td>audio/audiomem_audiomem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">audio/audiomem_audiomem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.287</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td>audio/dac8bits/SigmaAdder_0_s0/I0</td>
</tr>
<tr>
<td>4.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_0_s0/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C11[0][B]</td>
<td>audio/dac8bits/SigmaAdder_1_s0/CIN</td>
</tr>
<tr>
<td>4.892</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_1_s0/COUT</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][A]</td>
<td>audio/dac8bits/SigmaAdder_2_s0/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_2_s0/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][B]</td>
<td>audio/dac8bits/SigmaAdder_3_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_3_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>audio/dac8bits/SigmaAdder_4_s0/CIN</td>
</tr>
<tr>
<td>4.998</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_4_s0/COUT</td>
</tr>
<tr>
<td>4.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td>audio/dac8bits/SigmaAdder_5_s0/CIN</td>
</tr>
<tr>
<td>5.033</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_5_s0/COUT</td>
</tr>
<tr>
<td>5.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>audio/dac8bits/SigmaAdder_6_s0/CIN</td>
</tr>
<tr>
<td>5.068</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_6_s0/COUT</td>
</tr>
<tr>
<td>5.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>audio/dac8bits/SigmaAdder_7_s0/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_7_s0/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[1][A]</td>
<td>audio/dac8bits/SigmaAdder_8_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_8_s0/SUM</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">audio/dac8bits/SigmaLatch_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>audio/dac8bits/SigmaLatch_8_s1/CLK</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>audio/dac8bits/SigmaLatch_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 29.565%; route: 0.805, 18.493%; tC2Q: 2.260, 51.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio/audiomem_audiomem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio/dac8bits/SigmaLatch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[1]</td>
<td>audio/audiomem_audiomem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">audio/audiomem_audiomem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.287</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td>audio/dac8bits/SigmaAdder_0_s0/I0</td>
</tr>
<tr>
<td>4.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_0_s0/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C11[0][B]</td>
<td>audio/dac8bits/SigmaAdder_1_s0/CIN</td>
</tr>
<tr>
<td>4.892</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_1_s0/COUT</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][A]</td>
<td>audio/dac8bits/SigmaAdder_2_s0/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_2_s0/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][B]</td>
<td>audio/dac8bits/SigmaAdder_3_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_3_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>audio/dac8bits/SigmaAdder_4_s0/CIN</td>
</tr>
<tr>
<td>4.998</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_4_s0/COUT</td>
</tr>
<tr>
<td>4.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td>audio/dac8bits/SigmaAdder_5_s0/CIN</td>
</tr>
<tr>
<td>5.033</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_5_s0/COUT</td>
</tr>
<tr>
<td>5.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>audio/dac8bits/SigmaAdder_6_s0/CIN</td>
</tr>
<tr>
<td>5.068</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_6_s0/COUT</td>
</tr>
<tr>
<td>5.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][B]</td>
<td>audio/dac8bits/SigmaAdder_7_s0/CIN</td>
</tr>
<tr>
<td>5.538</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_7_s0/SUM</td>
</tr>
<tr>
<td>5.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" font-weight:bold;">audio/dac8bits/SigmaLatch_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>audio/dac8bits/SigmaLatch_7_s0/CLK</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>audio/dac8bits/SigmaLatch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 28.991%; route: 0.805, 18.644%; tC2Q: 2.260, 52.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio/audiomem_audiomem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio/dac8bits/SigmaLatch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[1]</td>
<td>audio/audiomem_audiomem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">audio/audiomem_audiomem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.287</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td>audio/dac8bits/SigmaAdder_0_s0/I0</td>
</tr>
<tr>
<td>4.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_0_s0/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C11[0][B]</td>
<td>audio/dac8bits/SigmaAdder_1_s0/CIN</td>
</tr>
<tr>
<td>4.892</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_1_s0/COUT</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][A]</td>
<td>audio/dac8bits/SigmaAdder_2_s0/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_2_s0/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][B]</td>
<td>audio/dac8bits/SigmaAdder_3_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_3_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>audio/dac8bits/SigmaAdder_4_s0/CIN</td>
</tr>
<tr>
<td>4.998</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_4_s0/COUT</td>
</tr>
<tr>
<td>4.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td>audio/dac8bits/SigmaAdder_5_s0/CIN</td>
</tr>
<tr>
<td>5.033</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_5_s0/COUT</td>
</tr>
<tr>
<td>5.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C12[0][A]</td>
<td>audio/dac8bits/SigmaAdder_6_s0/CIN</td>
</tr>
<tr>
<td>5.503</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_6_s0/SUM</td>
</tr>
<tr>
<td>5.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">audio/dac8bits/SigmaLatch_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>audio/dac8bits/SigmaLatch_6_s0/CLK</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>audio/dac8bits/SigmaLatch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.216, 28.407%; route: 0.805, 18.797%; tC2Q: 2.260, 52.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio/audiomem_audiomem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio/dac8bits/SigmaLatch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[1]</td>
<td>audio/audiomem_audiomem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">audio/audiomem_audiomem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.287</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td>audio/dac8bits/SigmaAdder_0_s0/I0</td>
</tr>
<tr>
<td>4.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_0_s0/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C11[0][B]</td>
<td>audio/dac8bits/SigmaAdder_1_s0/CIN</td>
</tr>
<tr>
<td>4.892</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_1_s0/COUT</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][A]</td>
<td>audio/dac8bits/SigmaAdder_2_s0/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_2_s0/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][B]</td>
<td>audio/dac8bits/SigmaAdder_3_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_3_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>audio/dac8bits/SigmaAdder_4_s0/CIN</td>
</tr>
<tr>
<td>4.998</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_4_s0/COUT</td>
</tr>
<tr>
<td>4.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td>audio/dac8bits/SigmaAdder_5_s0/CIN</td>
</tr>
<tr>
<td>5.468</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_5_s0/SUM</td>
</tr>
<tr>
<td>5.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">audio/dac8bits/SigmaLatch_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>audio/dac8bits/SigmaLatch_5_s0/CLK</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>audio/dac8bits/SigmaLatch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 27.813%; route: 0.805, 18.953%; tC2Q: 2.260, 53.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio/audiomem_audiomem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio/dac8bits/SigmaLatch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[1]</td>
<td>audio/audiomem_audiomem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">audio/audiomem_audiomem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.287</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td>audio/dac8bits/SigmaAdder_0_s0/I0</td>
</tr>
<tr>
<td>4.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_0_s0/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C11[0][B]</td>
<td>audio/dac8bits/SigmaAdder_1_s0/CIN</td>
</tr>
<tr>
<td>4.892</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_1_s0/COUT</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][A]</td>
<td>audio/dac8bits/SigmaAdder_2_s0/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_2_s0/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][B]</td>
<td>audio/dac8bits/SigmaAdder_3_s0/CIN</td>
</tr>
<tr>
<td>4.963</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_3_s0/COUT</td>
</tr>
<tr>
<td>4.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][A]</td>
<td>audio/dac8bits/SigmaAdder_4_s0/CIN</td>
</tr>
<tr>
<td>5.433</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_4_s0/SUM</td>
</tr>
<tr>
<td>5.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">audio/dac8bits/SigmaLatch_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>audio/dac8bits/SigmaLatch_4_s0/CLK</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>audio/dac8bits/SigmaLatch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.146, 27.210%; route: 0.805, 19.111%; tC2Q: 2.260, 53.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio/audiomem_audiomem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio/dac8bits/SigmaLatch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[1]</td>
<td>audio/audiomem_audiomem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">audio/audiomem_audiomem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.287</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td>audio/dac8bits/SigmaAdder_0_s0/I0</td>
</tr>
<tr>
<td>4.857</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_0_s0/COUT</td>
</tr>
<tr>
<td>4.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C11[0][B]</td>
<td>audio/dac8bits/SigmaAdder_1_s0/CIN</td>
</tr>
<tr>
<td>4.892</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_1_s0/COUT</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][A]</td>
<td>audio/dac8bits/SigmaAdder_2_s0/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_2_s0/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][B]</td>
<td>audio/dac8bits/SigmaAdder_3_s0/CIN</td>
</tr>
<tr>
<td>5.397</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">audio/dac8bits/SigmaAdder_3_s0/SUM</td>
</tr>
<tr>
<td>5.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" font-weight:bold;">audio/dac8bits/SigmaLatch_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>audio/dac8bits/SigmaLatch_3_s0/CLK</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>audio/dac8bits/SigmaLatch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 26.596%; route: 0.805, 19.272%; tC2Q: 2.260, 54.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio/sample_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio/sample_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>audio/sample_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C11[0][B]</td>
<td style=" font-weight:bold;">audio/sample_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>audio/n70_s5/I1</td>
</tr>
<tr>
<td>2.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">audio/n70_s5/F</td>
</tr>
<tr>
<td>2.739</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>audio/n70_s3/I3</td>
</tr>
<tr>
<td>3.309</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">audio/n70_s3/F</td>
</tr>
<tr>
<td>3.312</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>audio/n70_s2/I2</td>
</tr>
<tr>
<td>3.765</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">audio/n70_s2/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][B]</td>
<td>audio/n70_s1/I2</td>
</tr>
<tr>
<td>4.640</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R15C11[3][B]</td>
<td style=" background: #97FFFF;">audio/n70_s1/F</td>
</tr>
<tr>
<td>5.373</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" font-weight:bold;">audio/sample_addr_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>audio/sample_addr_1_s0/CLK</td>
</tr>
<tr>
<td>71.187</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>audio/sample_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>70.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.938, 46.686%; route: 1.981, 47.725%; tC2Q: 0.232, 5.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[2][B]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.348</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C17[2][B]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[2]/Q</td>
</tr>
<tr>
<td>1.470</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvideo_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>modo_vga/addrvideo_10_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R42C15[2][A]</td>
<td style=" font-weight:bold;">modo_vga/addrvideo_10_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>1.316</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvideo_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>modo_vga/addrvideo_6_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C17[0][B]</td>
<td style=" font-weight:bold;">modo_vga/addrvideo_6_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td>1.316</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.321%; tC2Q: 0.202, 44.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvideo_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15[1][A]</td>
<td>modo_vga/addrvideo_0_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R42C15[1][A]</td>
<td style=" font-weight:bold;">modo_vga/addrvideo_0_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>1.316</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 55.441%; tC2Q: 0.202, 44.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C17[2][A]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[1]/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvga_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C16[2][B]</td>
<td>modo_vga/addrvga_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C16[2][B]</td>
<td style=" font-weight:bold;">modo_vga/addrvga_2_s0/Q</td>
</tr>
<tr>
<td>1.617</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.496%; tC2Q: 0.202, 44.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvga_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C16[2][B]</td>
<td>modo_vga/addrvga_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C16[2][B]</td>
<td style=" font-weight:bold;">modo_vga/addrvga_2_s0/Q</td>
</tr>
<tr>
<td>1.617</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.496%; tC2Q: 0.202, 44.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvga_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C17[0][A]</td>
<td>modo_vga/addrvga_3_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R44C17[0][A]</td>
<td style=" font-weight:bold;">modo_vga/addrvga_3_s0/Q</td>
</tr>
<tr>
<td>1.618</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvga_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C16[0][B]</td>
<td>modo_vga/addrvga_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C16[0][B]</td>
<td style=" font-weight:bold;">modo_vga/addrvga_0_s0/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.828%; tC2Q: 0.202, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[1][A]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C17[1][A]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[7]/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[6]/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[5]/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[4]/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[3]/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/gowin_pipe_reg_character[0]/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/charrom_charrom_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s/CLK</td>
</tr>
<tr>
<td>1.265</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>mensajes/teletipo/screen/charrom_charrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/dscreen_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>mensajes/teletipo/dscreen_4_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">mensajes/teletipo/dscreen_4_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.396</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvga_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[2][A]</td>
<td>modo_vga/addrvga_9_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R43C15[2][A]</td>
<td style=" font-weight:bold;">modo_vga/addrvga_9_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvga_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C16[0][A]</td>
<td>modo_vga/addrvga_6_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C16[0][A]</td>
<td style=" font-weight:bold;">modo_vga/addrvga_6_s0/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_1_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.281</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>modo_vga/memscan/scan_scan_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.884%; tC2Q: 0.202, 43.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/addr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[2][B]</td>
<td>mensajes/teletipo/addr_3_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R32C18[2][B]</td>
<td style=" font-weight:bold;">mensajes/teletipo/addr_3_s1/Q</td>
</tr>
<tr>
<td>1.625</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.265</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.753%; tC2Q: 0.202, 42.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/dscreen_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][B]</td>
<td>mensajes/teletipo/dscreen_7_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][B]</td>
<td style=" font-weight:bold;">mensajes/teletipo/dscreen_7_s0/Q</td>
</tr>
<tr>
<td>1.759</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.396</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/dscreen_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td>mensajes/teletipo/dscreen_6_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C19[1][A]</td>
<td style=" font-weight:bold;">mensajes/teletipo/dscreen_6_s0/Q</td>
</tr>
<tr>
<td>1.759</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.396</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/dscreen_5_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>mensajes/teletipo/dscreen_5_s7/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td style=" font-weight:bold;">mensajes/teletipo/dscreen_5_s7/Q</td>
</tr>
<tr>
<td>1.759</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.396</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>mensajes/teletipo/dscreen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[2][A]</td>
<td>mensajes/teletipo/dscreen_3_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C18[2][A]</td>
<td style=" font-weight:bold;">mensajes/teletipo/dscreen_3_s0/Q</td>
</tr>
<tr>
<td>1.759</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.396</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>mensajes/teletipo/screen/buffer_pantalla/screenrom_screenrom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvideo_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[0][B]</td>
<td>modo_vga/addrvideo_7_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R42C16[0][B]</td>
<td style=" font-weight:bold;">modo_vga/addrvideo_7_s0/Q</td>
</tr>
<tr>
<td>1.723</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>1.316</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.373, 64.890%; tC2Q: 0.202, 35.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>modo_vga/addrvideo_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.963</td>
<td>0.963</td>
<td>tCL</td>
<td>RR</td>
<td>402</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.147</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15[0][B]</td>
<td>modo_vga/addrvideo_1_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R42C15[0][B]</td>
<td style=" font-weight:bold;">modo_vga/addrvideo_1_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">modo_vga/memscan/scan_scan_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_L[1]</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
<tr>
<td>1.316</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 65.057%; tC2Q: 0.202, 34.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>33.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>34.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>modo_vga/addrvga_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>35.979</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.240</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>modo_vga/addrvga_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>modo_vga/addrvga_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>33.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>34.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>modo_vga/addrvga_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>35.979</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.240</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>modo_vga/addrvga_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>modo_vga/addrvga_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>33.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>34.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>modo_vga/addrvga_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>35.979</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.240</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>modo_vga/addrvga_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>modo_vga/addrvga_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>33.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>34.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>modo_vga/cntvsync_12_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>35.979</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.240</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>modo_vga/cntvsync_12_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>modo_vga/cntvsync_12_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>33.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>34.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>35.979</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.240</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>33.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>34.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio/dac8bits/SigmaLatch_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>35.979</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.240</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>audio/dac8bits/SigmaLatch_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>audio/dac8bits/SigmaLatch_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>33.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>34.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio/dac8bits/SigmaLatch_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>35.979</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.240</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>audio/dac8bits/SigmaLatch_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>audio/dac8bits/SigmaLatch_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>33.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>34.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>modo_vga/memscan/scan_scan_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>35.979</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.240</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>modo_vga/memscan/scan_scan_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>33.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>34.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio/audiomem_audiomem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>35.979</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.240</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>audio/audiomem_audiomem_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>audio/audiomem_audiomem_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>33.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>34.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>audio/audiomem_audiomem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>35.979</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>36.240</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>audio/audiomem_audiomem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>relojes_14_7/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>70.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>relojes_14_7/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>71.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>audio/audiomem_audiomem_0_0_s/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>402</td>
<td>clk7</td>
<td>63.946</td>
<td>0.261</td>
</tr>
<tr>
<td>117</td>
<td>addrstr[4]</td>
<td>133.764</td>
<td>1.826</td>
</tr>
<tr>
<td>117</td>
<td>addrstr[5]</td>
<td>132.928</td>
<td>1.953</td>
</tr>
<tr>
<td>87</td>
<td>addrstr[6]</td>
<td>133.337</td>
<td>1.000</td>
</tr>
<tr>
<td>74</td>
<td>addrstr[3]</td>
<td>133.647</td>
<td>1.832</td>
</tr>
<tr>
<td>72</td>
<td>clk14</td>
<td>65.186</td>
<td>0.261</td>
</tr>
<tr>
<td>46</td>
<td>stringlist_RAMOUT_1030_G[3]_7</td>
<td>133.489</td>
<td>1.204</td>
</tr>
<tr>
<td>41</td>
<td>addrstr[2]</td>
<td>134.231</td>
<td>1.424</td>
</tr>
<tr>
<td>35</td>
<td>estado[1]</td>
<td>135.032</td>
<td>1.609</td>
</tr>
<tr>
<td>34</td>
<td>estado[4]</td>
<td>135.294</td>
<td>1.171</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C16</td>
<td>83.33%</td>
</tr>
<tr>
<td>R44C16</td>
<td>83.33%</td>
</tr>
<tr>
<td>R15C12</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C11</td>
<td>81.94%</td>
</tr>
<tr>
<td>R29C11</td>
<td>80.56%</td>
</tr>
<tr>
<td>R23C12</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C11</td>
<td>79.17%</td>
</tr>
<tr>
<td>R42C16</td>
<td>77.78%</td>
</tr>
<tr>
<td>R35C20</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
