/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:53:53 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_qpsk.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:00p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_QPSK_H__
#define BCHP_QPSK_H__

/***************************************************************************
 *QPSK - QPSK Receiver Register Set
 ***************************************************************************/
#define BCHP_QPSK_ADCDBIT                        0x01300064 /* ADC Data Format Control */
#define BCHP_QPSK_ADCPCLP                        0x01300060 /* ADC Clip Detection Control */
#define BCHP_QPSK_ADCPCTL                        0x01300058 /* ADC Capture Control */
#define BCHP_QPSK_AFECTL1                        0x0130005c /* AFE Control */
#define BCHP_QPSK_AGCMISC                        0x01300098 /* Misc AGC Control */
#define BCHP_QPSK_AGFCTL                         0x01300054 /* Automatic Fine Gain Control */
#define BCHP_QPSK_AGICTL                         0x01300090 /* IF AGC Control */
#define BCHP_QPSK_AGTCTL                         0x01300094 /* RF AGC Control */
#define BCHP_QPSK_AUXID                          0x01300034 /* Auxiliary ID */
#define BCHP_QPSK_BCKTMR                         0x0130002c /* Timer Control */
#define BCHP_QPSK_BERCTLA                        0x013001e8 /* BERT Control Register 1 */
#define BCHP_QPSK_BERCTLB                        0x013001ec /* BERT Control Register 2 */
#define BCHP_QPSK_BLCPTH                         0x013000ac /* Baud Loop Clip Threshold */
#define BCHP_QPSK_BLPCTL1                        0x013000a0 /* Baud Loop Control 1 */
#define BCHP_QPSK_BLPCTL2                        0x013000a4 /* Baud Loop Control 2 */
#define BCHP_QPSK_BLPCTL3                        0x013000a8 /* Baud Loop Control 3 */
#define BCHP_QPSK_BLSCCP                         0x01300158 /* HP Block Length Scale */
#define BCHP_QPSK_CGCTL1                         0x0130035c /* Clock Generator Control 1 */
#define BCHP_QPSK_CGCTL2                         0x01300360 /* Clock Generator Control 2 */
#define BCHP_QPSK_CGCTRL                         0x01300358 /* Clock Generator Control 0 */
#define BCHP_QPSK_CGDIV0                         0x01300374 /* Clock Divide Control 0 */
#define BCHP_QPSK_CGDIV1                         0x01300378 /* Clock Divide Control 1 */
#define BCHP_QPSK_CGDIV10                        0x0130039c /* Clock Divide Control 10 */
#define BCHP_QPSK_CGDIV11                        0x013003a0 /* Clock Divide Control 11 */
#define BCHP_QPSK_CGDIV2                         0x0130037c /* Clock Divide Control 2 */
#define BCHP_QPSK_CGDIV3                         0x01300380 /* Clock Divide Control 3 */
#define BCHP_QPSK_CGDIV4                         0x01300384 /* Clock Divide Control 4 */
#define BCHP_QPSK_CGDIV5                         0x01300388 /* Clock Divide Control 5 */
#define BCHP_QPSK_CGDIV6                         0x0130038c /* Clock Divide Control 6 */
#define BCHP_QPSK_CGDIV7                         0x01300390 /* Clock Divide Control 7 */
#define BCHP_QPSK_CGDIV8                         0x01300394 /* Clock Divide Control 8 */
#define BCHP_QPSK_CGDIV9                         0x01300398 /* Clock Divide Control 9 */
#define BCHP_QPSK_CGMISC                         0x01300368 /* Clock Generator Misc Control */
#define BCHP_QPSK_CGMISC2                        0x0130036c /* Clock Generator Misc Control 2 */
#define BCHP_QPSK_CGPDWN                         0x01300364 /* Clock Generator Powerdown Control */
#define BCHP_QPSK_CGPLLCTL2                      0x01300340 /* Receiver PLL Control 2 */
#define BCHP_QPSK_CGPLLCTL3                      0x01300344 /* Receiver PLL Control 3 */
#define BCHP_QPSK_CGPLLCTL4                      0x01300348 /* Receiver PLL Control 4 */
#define BCHP_QPSK_CGPLLCTL5                      0x0130034c /* Receiver PLL Control 5 */
#define BCHP_QPSK_CGPLLCTL6                      0x01300350 /* Receiver PLL Control 6 */
#define BCHP_QPSK_CGPLLCTL7                      0x01300354 /* Receiver PLL Control 7 */
#define BCHP_QPSK_CLCTL                          0x013000c0 /* Carrier Loop Reset And Enable Control */
#define BCHP_QPSK_CLFFCTL                        0x013000dc /* CLFFCTL */
#define BCHP_QPSK_CLMISC                         0x013000cc /* Carrier Loop Bypass And Freeze Control */
#define BCHP_QPSK_CLMISC2                        0x013000d0 /* Carrier Loop Miscellaneous Control */
#define BCHP_QPSK_CLOON                          0x013000d8 /* Carrier Loop training/EXT Symbol Control */
#define BCHP_QPSK_CLPDCTL                        0x013000c4 /* Carrier Loop Phase Detectors Control */
#define BCHP_QPSK_CLQCFD                         0x013000c8 /* Carrier Loop Frequency Detectors/Cycle Slip Control */
#define BCHP_QPSK_CLSTS                          0x013000d4 /* Carrier Loop Status Control */
#define BCHP_QPSK_CORMSK                         0x0130015c /* HP Correlator Size Mask */
#define BCHP_QPSK_DCOCTL1                        0x01300068 /* DC Offset Control 1 */
#define BCHP_QPSK_DCOCTL2                        0x0130006c /* DC Offset Control 2 */
#define BCHP_QPSK_DFCTL                          0x0130004c /* Decimation Filter Bank Upsampling Control */
#define BCHP_QPSK_DSCMD                          0x01300238 /* DiSEqC Command Data */
#define BCHP_QPSK_DSCMEMADR                      0x01300240 /* DiSEqC FIR Filter Coefficient Memory Start Address */
#define BCHP_QPSK_DSCMEMDAT                      0x01300244 /* DiSEqC FIR Filter Coefficient Register */
#define BCHP_QPSK_DSFIRCTL                       0x01300248 /* DiSEqC FIR Filter Control Register */
#define BCHP_QPSK_DS_SAR_THRSH                   0x0130024c /* DiSEqC SAR Status Thresh Control */
#define BCHP_QPSK_DS_SAR_DATA_OUT                0x01300250 /* DiSEqC SAR Data Output */
#define BCHP_QPSK_DS_SAR_DC_OFFSET               0x01300254 /* DiSEqC SAR DC Offset Calibration */
#define BCHP_QPSK_DS_SAR_LPF_INT                 0x01300258 /* DiSEqC SAR Low-pass Filter Integrator */
#define BCHP_QPSK_DS_SAR_CONTROL                 0x0130025c /* DiSEqC SAR Control */
#define BCHP_QPSK_DS_MISC_CONTROL                0x01300260 /* DiSEqC Misc. Control */
#define BCHP_QPSK_DS_PARITY                      0x01300264 /* DiSEqC Misc. Control */
#define BCHP_QPSK_DSCTL1                         0x01300200 /* DiSEqC Control 1 */
#define BCHP_QPSK_DSCTL10                        0x01300224 /* DiSEqC Control 10 */
#define BCHP_QPSK_DSCTL11                        0x01300228 /* DiSEqC Control 11 */
#define BCHP_QPSK_DSCTL12                        0x0130022c /* DiSEqC Control 12 */
#define BCHP_QPSK_DSCTL13                        0x01300230 /* DiSEqC Control 13 */
#define BCHP_QPSK_DSCTL14                        0x01300234 /* DiSEqC Control 14 */
#define BCHP_QPSK_DSCTL2                         0x01300204 /* DiSEqC Control 2 */
#define BCHP_QPSK_DSCTL3                         0x01300208 /* DiSEqC Control 3 */
#define BCHP_QPSK_DSCTL4                         0x0130020c /* DiSEqC Control 4 */
#define BCHP_QPSK_DSCTL5                         0x01300210 /* DiSEqC Control 5 */
#define BCHP_QPSK_DSCTL6                         0x01300214 /* DiSEqC Control 6 */
#define BCHP_QPSK_DSCTL7                         0x01300218 /* DiSEqC Control 7 */
#define BCHP_QPSK_DSCTL8                         0x0130021c /* DiSEqC Control 8 */
#define BCHP_QPSK_DSCTL9                         0x01300220 /* DiSEqC Control 9 */
#define BCHP_QPSK_DSRPLY                         0x0130023c /* DiSEqC Receive Data */
#define BCHP_QPSK_DSTGCTL                        0x01300040 /* Destagger Control */
#define BCHP_QPSK_EQBLND                         0x013000e4 /* Equalizer Blind Adaptation Control Register */
#define BCHP_QPSK_EQCFAD                         0x013000fc /* Equalizer FFE Coefficients Control Register */
#define BCHP_QPSK_EQFFE1                         0x013000e8 /* Equalizer FFE Control Register 1 */
#define BCHP_QPSK_EQFFE2                         0x013000ec /* Equalizer FFE Control Register 2 */
#define BCHP_QPSK_EQFFE3                         0x013000f0 /* Equalizer FFE Control Register 3 */
#define BCHP_QPSK_EQFRZ1                         0x01300100 /* Equalizer FFE Freeze Control Register 1 */
#define BCHP_QPSK_EQFRZ2                         0x01300104 /* Equalizer FFE Freeze Control Register 2 */
#define BCHP_QPSK_EQFRZ3                         0x01300108 /* Equalizer FFE Freeze Control Register 3 */
#define BCHP_QPSK_EQMISC                         0x013000f8 /* Equalizer FFE Misc Control Register */
#define BCHP_QPSK_EQMODE                         0x013000e0 /* Equalizer QAM Mode Control Register */
#define BCHP_QPSK_EQMU                           0x013000f4 /* Equlizer FFE Mu Setting Regsiter */
#define BCHP_QPSK_EXTIFDIR                       0x01300028 /* External Interface I/O Direction Control */
#define BCHP_QPSK_FECTL                          0x0130017c /* Reed-Solomon Control Register */
#define BCHP_QPSK_PLHDRCFG                       0x01300170 /* PL Header Configuration Register */
#define BCHP_QPSK_FILTCTL                        0x01300048 /* Decimating Halfband Filter Control */
#define BCHP_QPSK_FIRQSTS1                       0x01300298 /* Filtered Interrupt Status 1 */
#define BCHP_QPSK_FIRQSTS2                       0x0130029c /* Filtered Interrupt Status 2 */
#define BCHP_QPSK_FIRQSTS3                       0x013002a0 /* Filtered Interrupt Status 3 */
#define BCHP_QPSK_FIRQSTS4                       0x013002a4 /* Filtered Interrupt Status 4 */
#define BCHP_QPSK_FIRQSTS5                       0x013002a8 /* Filtered Interrupt Status 5 */
#define BCHP_QPSK_FMAX                           0x01300150 /* HP Recursive Frequency Estimates Count */
#define BCHP_QPSK_FMMAX                          0x0130016c /* DAFE FMAX */
#define BCHP_QPSK_DCOLKCTL                       0x01300078 /* DCO Leak Control */
#define BCHP_QPSK_GENCTRL1                       0x013002b4 /* Reserved */
#define BCHP_QPSK_GENCTRL2                       0x013002b8 /* Reserved */
#define BCHP_QPSK_GLBCTL                         0x01300020 /* Global block reset and interrupt control */
#define BCHP_QPSK_PILOTCTL                       0x0130011c /* Pilot Control */
#define BCHP_QPSK_HPCTRL1                        0x01300120 /* HP Control 1 */
#define BCHP_QPSK_HPCTRL2                        0x01300124 /* HP Control 2 */
#define BCHP_QPSK_HPCTRL3                        0x01300128 /* HP Control 3 */
#define BCHP_QPSK_HPCTRL4                        0x0130012c /* HP Control 4 */
#define BCHP_QPSK_HPCTRL5                        0x01300130 /* HP Control 5 */
#define BCHP_QPSK_HPCTRL6                        0x01300134 /* HP Control 6 */
#define BCHP_QPSK_HPCTRL7                        0x01300138 /* HP Control 7 */
#define BCHP_QPSK_HPCTRL8                        0x0130013c /* HP Control 8 */
#define BCHP_QPSK_HPLLCTL                        0x01300370 /* Clock Generator Misc Control 3 */
#define BCHP_QPSK_HPMODE                         0x01300168 /* HP Operating Mode */
#define BCHP_QPSK_HPPDWN                         0x01300140 /* HP Powerdown Mask */
#define BCHP_QPSK_HSTATEBP                       0x01300160 /* HP State Interrupt */
#define BCHP_QPSK_IFMAX                          0x0130014c /* HP Maximum Number of IF Steps */
#define BCHP_QPSK_IICCNT                         0x013001f8 /* MI2C Byte Count */
#define BCHP_QPSK_IICHPA                         0x013001fc /* MI2C Chip Address */
#define BCHP_QPSK_IICTL1                         0x013001f0 /* MI2C Control Register 1 */
#define BCHP_QPSK_IICTL2                         0x013001f4 /* MI2C Control Register 2 */
#define BCHP_QPSK_IQAMP                          0x01300070 /* I/Q Imbalance Amplitude Control */
#define BCHP_QPSK_IQPHS                          0x01300074 /* I/Q Imbalance Phase Control */
#define BCHP_QPSK_IRQMSK1                        0x01300270 /* Interrupt Status Mask 1 */
#define BCHP_QPSK_IRQMSK2                        0x01300274 /* Interrupt Status Mask 2 */
#define BCHP_QPSK_IRQMSK3                        0x01300278 /* Interrupt Status Mask 3 */
#define BCHP_QPSK_IRQMSK4                        0x0130027c /* Interrupt Status Mask 4 */
#define BCHP_QPSK_IRQMSK5                        0x01300280 /* Interrupt Status Mask 5 */
#define BCHP_QPSK_IRQSTS1                        0x01300284 /* Interrupt Status 1 */
#define BCHP_QPSK_IRQSTS2                        0x01300288 /* Interrupt Status 2 */
#define BCHP_QPSK_IRQSTS3                        0x0130028c /* Interrupt Status 3 */
#define BCHP_QPSK_IRQSTS4                        0x01300290 /* Interrupt Status 4 */
#define BCHP_QPSK_IRQSTS5                        0x01300294 /* Interrupt Status 5 */
#define BCHP_QPSK_MCTRL                          0x013002ac /* RBUS Host Control Register */
#define BCHP_QPSK_MISCTL                         0x01300024 /* Miscellaneous control */
#define BCHP_QPSK_MIXCTL                         0x01300044 /* Frontend Mixer Control */
#define BCHP_QPSK_NDFCTL                         0x01300050 /* Non-Decimating Filter Control */
#define BCHP_QPSK_NVCTL                          0x0130007c /* Nyquist and VID Filter Control */
#define BCHP_QPSK_OIFCTL                         0x01300184 /* Output Interface Control 1 */
#define BCHP_QPSK_OIFCTL2                        0x01300188 /* Output Interface Control 2 */
#define BCHP_QPSK_OIFCTL3                        0x0130018c /* Output Interface Control 3 */
#define BCHP_QPSK_OIFCTL4                        0x01300190 /* Output Interface Control 4 */
#define BCHP_QPSK_OIFCTL5                        0x01300194 /* Output Interface Control 5 */
#define BCHP_QPSK_OPLL_NDIV_INT                  0x013001ac /* Output Interface PLL Feedback Divider Integer Control */
#define BCHP_QPSK_OPLL_NDIV_FRAC                 0x013001b0 /* Output Interface PLL Feedback Divider Fractional Control */
#define BCHP_QPSK_OPLL_MPDIV                     0x013001b4 /* Output Interface PLL Divider Control */
#define BCHP_QPSK_OPLL_CTRL1                     0x013001b8 /* Output Interface PLL Control 1 */
#define BCHP_QPSK_OPLL_CTRL0                     0x013001bc /* Output Interface PLL Control 0 */
#define BCHP_QPSK_OPLL_MODE                      0x013001c0 /* Output Interface PLL Mode Control */
#define BCHP_QPSK_OPLL_PWRDN                     0x013001c4 /* Output Interface PLL Power Down Control */
#define BCHP_QPSK_OPLL_RST                       0x013001c8 /* Output Interface PLL Reset Control */
#define BCHP_QPSK_OSUBD                          0x013001cc /* Output Interface PLL Sub-divider control */
#define BCHP_QPSK_OCOEF                          0x013001d0 /* Output Interface Loop Filter Coefficient */
#define BCHP_QPSK_OFI                            0x013001d4 /* Output Interface Loop Filter Integrator */
#define BCHP_QPSK_OFFO                           0x013001d8 /* Output Interface Loop Filter Output */
#define BCHP_QPSK_ONFN                           0x01300154 /* HP One of N */
#define BCHP_QPSK_PFCTL                          0x013000b0 /* Baud Loop Pre-filter Control */
#define BCHP_QPSK_PLDCTL                         0x01300118 /* PLDCTL */
#define BCHP_QPSK_PSCTL                          0x01300180 /* Parallel/Serial Output Control */
#define BCHP_QPSK_PUPCFG                         0x01300038 /* Power-up configuration register 1 */
#define BCHP_QPSK_PUPCFGB                        0x0130003c /* Power-up configuration register 2 */
#define BCHP_QPSK_REVID                          0x01300030 /* Revision ID */
#define BCHP_QPSK_SNRCTL                         0x013001e0 /* SNR Control Register */
#define BCHP_QPSK_TFAVG                          0x01300144 /* HP Frequency-Offset Average */
#define BCHP_QPSK_TRNLEN                         0x01300164 /* HP Training Length */
#define BCHP_QPSK_VLCTL1                         0x0130010c /* Viterbi Loading Control Register 1 */
#define BCHP_QPSK_VLCTL2                         0x01300110 /* Viterbi Loading Control Register 2 */
#define BCHP_QPSK_VLCTL3                         0x01300114 /* Viterbi Loading Control Register 3 */
#define BCHP_QPSK_VTCTL1                         0x01300174 /* Viterbi Decoder Configuration Register 1 */
#define BCHP_QPSK_VTCTL2                         0x01300178 /* Viterbi Decoder Configuration Register 2 */
#define BCHP_QPSK_WSMAX                          0x01300148 /* HP Recursive Carrier Frequency-Offset Wait State */
#define BCHP_QPSK_HI_HOLE                        0x013002ec /* Host Interface Address Hole (for test only - not a real register) */
#define BCHP_QPSK_HI_SPARE                       0x013002fc /* Not used */
#define BCHP_QPSK_HI_TST                         0x013002f0 /* Host Interface Test Control Register */
#define BCHP_QPSK_ICB_CTL                        0x013002e0 /* Host Interface ICB Control Register */
#define BCHP_QPSK_MI2CSA                         0x01300430 /* MI2C Status */
#define BCHP_QPSK_BEST                           0x013006d4 /* BERT status register */
#define BCHP_QPSK_BLP                            0x013005e0 /* Block length selected by the header processor to attain lock */
#define BCHP_QPSK_BNCO                           0x013004b4 /* Baud Loop NCO Contents */
#define BCHP_QPSK_BRFO                           0x013004b0 /* Baud Loop Filter Output */
#define BCHP_QPSK_CGSTA                          0x01300400 /* Clock Generator Status 0 */
#define BCHP_QPSK_CGSTA1                         0x01300404 /* Clock Generator Status 1 */
#define BCHP_QPSK_CGSTA2                         0x01300408 /* Clock Generator Status 2 */
#define BCHP_QPSK_DST1                           0x01300728 /* diseqc status 1 */
#define BCHP_QPSK_DST2                           0x0130072c /* diseqc status 2 */
#define BCHP_QPSK_PLHDRSCR1                      0x01300730 /* PL Header Scrambling Sequence 1 */
#define BCHP_QPSK_PLHDRSCR2                      0x01300734 /* PL Header Scrambling Sequence 2 */
#define BCHP_QPSK_PLHDRSCR3                      0x01300738 /* PL Header Scrambling Sequence 3 */
#define BCHP_QPSK_EQSFT                          0x01300550 /* EQ Soft Decisions */
#define BCHP_QPSK_FLFO                           0x013004e4 /* Front carrier loop filter output */
#define BCHP_QPSK_FRF1                           0x013005d4 /* Carrier frequency offset component due to stepping the IF */
#define BCHP_QPSK_FRF2                           0x013005d8 /* Carrier frequency offset component due to the last recursive computation */
#define BCHP_QPSK_FRF3                           0x013005dc /* Carrier frequency offset value excluding the IF component */
#define BCHP_QPSK_FRSV                           0x01300630 /* RS Digicipher II packet header reserved words */
#define BCHP_QPSK_OSIGPN                         0x013001a8 /* Output Interface signature analyzer */
#define BCHP_QPSK_MIICRX1                        0x01300428 /* MI2C RX Data Register 1 */
#define BCHP_QPSK_MIICRX2                        0x0130042c /* MI2C RX Data Register 2 */
#define BCHP_QPSK_STAT                           0x013005e4 /* 24-bit status from the header processor */
#define BCHP_QPSK_TPOUT                          0x01300764 /* Testport client mux */
#define BCHP_QPSK_TSFT                           0x0130054c /* VLC Advanced FEC Soft Decisions */
#define BCHP_QPSK_VCNT                           0x0130060c /* Viterbi decoder integration counter value */
#define BCHP_QPSK_VRCV                           0x0130061c /* Viterbi re-encoding register count value */
#define BCHP_QPSK_VREC                           0x01300618 /* Viterbi re-encoding register error value */
#define BCHP_QPSK_VST                            0x01300614 /* Viterbi decoder internal status monitor */
#define BCHP_QPSK_VSTC                           0x01300610 /* Viterbi decoder state change counter values */
#define BCHP_QPSK_MBOX_CSR_P                     0x013002e4 /* Host Interface Processor MBOX Config. and Status Register */
#define BCHP_QPSK_MBOX_CSR_S                     0x013002f4 /* Host Interface Serial IF MBOX Config. and Status Register */
#define BCHP_QPSK_MBOX_DATA_P                    0x013002e8 /* Host Interface Processor MBOX Data Register */
#define BCHP_QPSK_MBOX_DATA_S                    0x013002f8 /* Host Interface Serial IF 	 MBOX Data Register */
#define BCHP_QPSK_HD16QAM                        0x01300530 /* 16QAM hard decision levels */
#define BCHP_QPSK_HD8PSK1                        0x01300524 /* 8psk hard decision level 1 and cos(22.5deg) values */
#define BCHP_QPSK_HD8PSK2                        0x01300528 /* 8psk hard decision level 2 and sin(22.5deg) values */
#define BCHP_QPSK_ABW                            0x01300484 /* IF and RF AGC loop bandwidths */
#define BCHP_QPSK_ADC                            0x01300440 /* ADC Clip Thresholds */
#define BCHP_QPSK_ADCTL                          0x013006e0 /* RX A/D Control. */
#define BCHP_QPSK_AEST                           0x01300450 /* IQ Imbalance Amplitude Integrator Value */
#define BCHP_QPSK_AFECTL                         0x01300464 /* AFE Control MSBs */
#define BCHP_QPSK_AFECTL2                        0x01300468 /* AFE Control LSBs */
#define BCHP_QPSK_AGF                            0x0130045c /* AGF Gain and Threshold Control */
#define BCHP_QPSK_AII                            0x01300488 /* IF AGC integrator */
#define BCHP_QPSK_AGI                            0x0130048c /* IF AGC gain threshold */
#define BCHP_QPSK_AIT                            0x01300490 /* RF AGC integrator */
#define BCHP_QPSK_AGT                            0x01300494 /* RF AGC gain threshold */
#define BCHP_QPSK_AGCLI                          0x01300498 /* IF AGC delta-sigma fixed gain value and input select. */
#define BCHP_QPSK_DSGIN                          0x01300474 /* DSGIN Register */
#define BCHP_QPSK_IAGCTH                         0x01300470 /* Internal tuner AGC threshold */
#define BCHP_QPSK_AIF                            0x01300460 /* AGF Integrator Value */
#define BCHP_QPSK_ATHR                           0x01300480 /* IF AGC loop threshold */
#define BCHP_QPSK_BEIT                           0x013006c0 /* BERT integration period and threshold */
#define BCHP_QPSK_BEM1                           0x013006c8 /* BERT 16-QAM or 8-PSK symbol mapping values */
#define BCHP_QPSK_BEM2                           0x013006cc /* BERT 16-QAM symbol mapping values */
#define BCHP_QPSK_BEM3                           0x013006d0 /* BERT QPSK symbol mapping values */
#define BCHP_QPSK_BERC                           0x013006c4 /* BERT error counter value */
#define BCHP_QPSK_BERTMR                         0x01300774 /* BERT Timer Start Count */
#define BCHP_QPSK_GENTMR1                        0x01300518 /* General Timer 1 Start Count */
#define BCHP_QPSK_GENTMR2                        0x0130051c /* General Timer 2 Start Count */
#define BCHP_QPSK_XTLTMR                         0x01300434 /* Crystal Timer Start Count */
#define BCHP_QPSK_BFOS                           0x013004ac /* Baud Loop Frequency Offset */
#define BCHP_QPSK_BLEN                           0x01300580 /* Block length in symbols (Auto Increment) */
#define BCHP_QPSK_BRI                            0x013004a8 /* Baud Loop Integrator Value */
#define BCHP_QPSK_BRIC                           0x013004a4 /* Baud Loop Integrator Coefficient */
#define BCHP_QPSK_BRLC                           0x013004a0 /* Baud Loop Linear Coefficient */
#define BCHP_QPSK_BTMR                           0x01300770 /* Baud Clock Timer Start Count */
#define BCHP_QPSK_CICC                           0x01300718 /* CIC length */
#define BCHP_QPSK_CLCT                           0x01300510 /* Carrier loop lock control */
#define BCHP_QPSK_CLHT                           0x01300504 /* Carrier loop lock high threshold value */
#define BCHP_QPSK_CLLA                           0x0130050c /* Carrier loop lock accumulator value */
#define BCHP_QPSK_CLLT                           0x01300508 /* Carrier loop lock low threshold value */
#define BCHP_QPSK_CMA                            0x01300534 /* CMA modulus values */
#define BCHP_QPSK_CMATH                          0x01300538 /* CMA Threshold */
#define BCHP_QPSK_CRBFD                          0x01300500 /* Carrier loop QAM/8PSK phase detector threshold */
#define BCHP_QPSK_DCDSX                          0x0130044c /* DCO Extra Delta-Sigma Control Word */
#define BCHP_QPSK_DCO                            0x01300448 /* DCO Integrator Values */
#define BCHP_QPSK_DDIO                           0x01300708 /* diseqc general purpose I/O control */
#define BCHP_QPSK_DELIF                          0x01300574 /* IF step size */
#define BCHP_QPSK_DPTH                           0x01300568 /* Differential peak magnitude threshold */
#define BCHP_QPSK_DSCT                           0x01300700 /* misc diseqc controls */
#define BCHP_QPSK_DTCT                           0x01300704 /* voltage count and the TX frequency control word */
#define BCHP_QPSK_F0B                            0x01300520 /* FFE Coefficient Read/Write */
#define BCHP_QPSK_FCIC                           0x0130071c /* CIC1 threshold and majority vote control */
#define BCHP_QPSK_FERC                           0x013001a0 /* Output interface mpeg frame error counter */
#define BCHP_QPSK_FRC                            0x013001a4 /* Output interface mpeg frame counter */
#define BCHP_QPSK_FERR                           0x0130062c /* RS correctable and uncorrectable blocks */
#define BCHP_QPSK_FFCNT                          0x01300418 /* Fine Frequency Count */
#define BCHP_QPSK_FFLPA                          0x01300514 /* Fine frequency adjustment phase accumulator */
#define BCHP_QPSK_FFNORM                         0x0130041c /* Fine Frequency Normalization */
#define BCHP_QPSK_FLI                            0x013004d4 /* Front carrier loop integrator value */
#define BCHP_QPSK_FLIC                           0x013004c8 /* Set 1 front carrier loop integrator coefficient and scaling values */
#define BCHP_QPSK_FLIC1                          0x013004cc /* Set 2 front carrier loop integrator coefficient and scaling values */
#define BCHP_QPSK_FLIF                           0x013004d8 /* Front carrier loop IF frequency control word */
#define BCHP_QPSK_FLLC                           0x013004c0 /* Set 1 front carrier loop linear coefficient and scaling values */
#define BCHP_QPSK_FLLC1                          0x013004c4 /* Set 2 front carrier loop linear coefficient and scaling values */
#define BCHP_QPSK_FLPA                           0x013004dc /* Front carrier loop phase accumulator value */
#define BCHP_QPSK_FLSW                           0x013004d0 /* Front carrier loop sweep rate */
#define BCHP_QPSK_FLTD                           0x013004e0 /* Front carrier loop frequency detector threshold */
#define BCHP_QPSK_FMOD                           0x01300628 /* RS Mode */
#define BCHP_QPSK_FNRM                           0x0130057c /* Frequency offset inversion control and frequency offset scaling factor */
#define BCHP_QPSK_FRF                            0x01300584 /* Carrier frequency offset */
#define BCHP_QPSK_FRS                            0x01300624 /* RS sync retention total and bad blocks and sync inverse max */
#define BCHP_QPSK_FSYN                           0x01300620 /* RS sync acquisition/retention total and bad headers */
#define BCHP_QPSK_H8PSK                          0x01300564 /* H8PSK */
#define BCHP_QPSK_HPBP                           0x01300598 /* Internal break-point of Block Length Counter */
#define BCHP_QPSK_HPCC0                          0x01300778 /* HPCC0 */
#define BCHP_QPSK_HPCC1                          0x0130077c /* HPCC1 */
#define BCHP_QPSK_HPCC2                          0x01300780 /* HPCC2 */
#define BCHP_QPSK_HPCC3                          0x01300784 /* HPCC3 */
#define BCHP_QPSK_HPCC4                          0x01300788 /* HPCC4 */
#define BCHP_QPSK_HPCC5                          0x0130078c /* HPCC5 */
#define BCHP_QPSK_HPCC6                          0x01300790 /* HPCC6 */
#define BCHP_QPSK_HPCC7                          0x01300794 /* HPCC7 */
#define BCHP_QPSK_HPDC0                          0x01300798 /* HPDC0 */
#define BCHP_QPSK_HPDC1                          0x0130079c /* HPDC1 */
#define BCHP_QPSK_HPDC2                          0x013007a0 /* HPDC2 */
#define BCHP_QPSK_HPDC3                          0x013007a4 /* HPDC3 */
#define BCHP_QPSK_HPDC4                          0x013007a8 /* HPDC4 */
#define BCHP_QPSK_HPDC5                          0x013007ac /* HPDC5 */
#define BCHP_QPSK_HPDC6                          0x013007b0 /* HPDC6 */
#define BCHP_QPSK_HPDC7                          0x013007b4 /* HPDC7 */
#define BCHP_QPSK_IRQ                            0x01300594 /* Interrupt enable vector */
#define BCHP_QPSK_IRQMSK                         0x0130076c /* Interrupt Mask */
#define BCHP_QPSK_IRQRST                         0x01300768 /* Interrupt Status */
#define BCHP_QPSK_MGTH                           0x01300570 /* Magnitude difference threshold between consecutive differential peaks */
#define BCHP_QPSK_MIICTX1                        0x01300420 /* MI2C TX Data Register 1 */
#define BCHP_QPSK_MIICTX2                        0x01300424 /* MI2C TX Data Register 2 */
#define BCHP_QPSK_MISC1                          0x0130058c /* TCMAX and TLMAX */
#define BCHP_QPSK_MISC2                          0x01300590 /* Equalizer insertion delay to line up 1 of N EARLY. Periodic one-of-n reset. */
#define BCHP_QPSK_MSMAX                          0x013005a0 /* MSMMAX, MSNMAX */
#define BCHP_QPSK_OFD                            0x0130053c /* EQ off-baud sample delay */
#define BCHP_QPSK_OFNSEQ                         0x01300588 /* 1 of N Sequence */
#define BCHP_QPSK_OPLL                           0x01300198 /* Output interface NCO clock rate numerator */
#define BCHP_QPSK_OPLL2                          0x0130019c /* Output interface NCO clock rate delta */
#define BCHP_QPSK_OVRDSEL                        0x013007b8 /* HP Micro Override Selects */
#define BCHP_QPSK_SIMAX                          0x013007bc /* Spectral Inversion M/N values */
#define BCHP_QPSK_SITHRSH                        0x013007c0 /* Spectral Inversion Thresholds */
#define BCHP_QPSK_FFOFF                          0x0130073c /* Fine Frequency Offset */
#define BCHP_QPSK_SISTEP                         0x013007c4 /* Spectral Inversion IF Step Size */
#define BCHP_QPSK_FFCOEF0                        0x013007c8 /* Fine Frequency Coefficients 0-3 */
#define BCHP_QPSK_FFCOEF1                        0x013007cc /* Fine Frequency Coefficients 4-7 */
#define BCHP_QPSK_FFCOEF2                        0x013007d0 /* Fine Frequency Coefficients 8-11 */
#define BCHP_QPSK_FFCOEF3                        0x013007d4 /* Fine Frequency Coefficients 12-15 */
#define BCHP_QPSK_FFCOEF4                        0x013007d8 /* Fine Frequency Coefficients 16-19 */
#define BCHP_QPSK_FFCOEF5                        0x013007dc /* Fine Frequency Coefficients 20-23 */
#define BCHP_QPSK_FFCOEF6                        0x013007e0 /* Fine Frequency Coefficients 24-27 */
#define BCHP_QPSK_PEST                           0x01300454 /* IQ Imbalance Phase Integrator Value */
#define BCHP_QPSK_PHDIV1                         0x01300410 /* Phase offset divider 1 and 2 */
#define BCHP_QPSK_PHDIV2                         0x01300414 /* Phase offset divider 3 */
#define BCHP_QPSK_PLC                            0x013004ec /* 1st set of back carrier loop linear and integrator coefficients and scaling values */
#define BCHP_QPSK_PLC1                           0x013004f0 /* 2nd set of back carrier loop linear and integrator coefficients and scaling values */
#define BCHP_QPSK_PLCTL                          0x0130040c /* Pilot Control */
#define BCHP_QPSK_PLI                            0x013004f8 /* Back carrier loop integrator value */
#define BCHP_QPSK_PLPA                           0x013004fc /* Back carrier loop phase accumulator value */
#define BCHP_QPSK_PLSW                           0x013004f4 /* Back carrier loop sweep rate */
#define BCHP_QPSK_PLTD                           0x013004e8 /* Back carrier loop frequency detector threshold */
#define BCHP_QPSK_PSMAX                          0x0130059c /* PSMMAX, PSNMAX */
#define BCHP_QPSK_HDRD                           0x013007e4 /* HP Header Symbol I,Q */
#define BCHP_QPSK_HDRA                           0x013007e8 /* HP Header Symbol Memory Address */
#define BCHP_QPSK_FRF4                           0x013007ec /* Carrier frequency offset value calculated by DAFE during receiver locked state */
#define BCHP_QPSK_PVMAX                          0x013005a4 /* PVMMAX, PVNMAX */
#define BCHP_QPSK_Q15T                           0x013006e4 /* Quiet 15ms and auto control word timing */
#define BCHP_QPSK_QPSK                           0x0130052c /* QPSK hard decision level */
#define BCHP_QPSK_RBDT                           0x013006f4 /* RX low duty min and bit timing */
#define BCHP_QPSK_RERT                           0x013006fc /* RX end reply timing and voltage top/bottom levels */
#define BCHP_QPSK_RLMAX                          0x013005b0 /* RLMMAX, RLNMAX */
#define BCHP_QPSK_RTDC1                          0x0130070c /* RX clip thresholds and testport control */
#define BCHP_QPSK_RTDC2                          0x01300710 /* RX noise integration control */
#define BCHP_QPSK_RXBT                           0x013006ec /* RX bit max/min timing */
#define BCHP_QPSK_RXRT                           0x013006f0 /* RX max cycle and reply timing */
#define BCHP_QPSK_SCIC                           0x01300720 /* CIC2 threshold and majority vote control */
#define BCHP_QPSK_SFTDLY                         0x01300560 /* SFTDLY */
#define BCHP_QPSK_SLEW                           0x013006f8 /* Slew rate control and TOA to TOD timing */
#define BCHP_QPSK_SNRE                           0x013006b0 /* SNR Estimate. */
#define BCHP_QPSK_SNRHT                          0x013006a8 /* SNR Estimator high threshold. */
#define BCHP_QPSK_SNRLT                          0x013006ac /* SNR Estimator low threshold. */
#define BCHP_QPSK_TCMAX                          0x013005a8 /* TCMMAX, TCNMAX */
#define BCHP_QPSK_TCTL                           0x01300714 /* TOA/TOD control */
#define BCHP_QPSK_TLMAX                          0x013005ac /* TLMMAX, TLNMAX */
#define BCHP_QPSK_TMTH                           0x0130056c /* Time offset threshold between two consecutive differential peaks */
#define BCHP_QPSK_TNRM                           0x01300578 /* Timing offset inversion control and timing offset scaling value */
#define BCHP_QPSK_TPCTL1                         0x01300754 /* Testport control register 1 */
#define BCHP_QPSK_TPCTL2                         0x01300758 /* Testport control register 2 */
#define BCHP_QPSK_TPCTL3                         0x0130075c /* Testport control register 3 */
#define BCHP_QPSK_TPDIR                          0x01300740 /* Testport I/O direction register */
#define BCHP_QPSK_TPDS                           0x01300750 /* Testport data select register */
#define BCHP_QPSK_TPODS3                         0x0130074c /* Testport output data select register 3 */
#define BCHP_QPSK_TPWC                           0x013006e8 /* Tone absent timing, TX PWK period and one/zero on counts */
#define BCHP_QPSK_TSTM                           0x01300724 /* TOA/TOD or testport status */
#define BCHP_QPSK_V0                             0x013005e8 /* Viterbi decoder sync error threshold 0 (DVB/DIRECTV rate 1/2, DC rate 5/11) */
#define BCHP_QPSK_V1                             0x013005ec /* Viterbi decoder sync error threshold 1 (DVB/DIRECTV rate 2/3, DC rate 1/2) */
#define BCHP_QPSK_V2                             0x013005f0 /* Viterbi decoder sync error threshold 2 (DVB/DIRECTV rate 3/4, DC rate 3/5) */
#define BCHP_QPSK_V3                             0x013005f4 /* Viterbi decoder sync error threshold 3 (DVB/DIRECTV rate 5/6, DC rate 2/3) */
#define BCHP_QPSK_V4                             0x013005f8 /* Viterbi decoder sync error threshold 4 (DVB/DIRECTV rate 6/7, DC rate 3/4) */
#define BCHP_QPSK_V5                             0x013005fc /* Viterbi decoder sync error threshold 5 (DVB/DIRECTV rate 7/8, DC rate 4/5) */
#define BCHP_QPSK_V6                             0x01300600 /* Viterbi decoder sync error threshold 6 (DVB/DIRECTV unused, DC rate 5/6) */
#define BCHP_QPSK_V7                             0x01300604 /* Viterbi decoder sync error threshold 7 (DVB/DIRECTV unused, DC rate 7/8) */
#define BCHP_QPSK_VCOS                           0x01300548 /* VLC 8PSK and QPSK levels */
#define BCHP_QPSK_VINT                           0x01300608 /* Viterbi decoder sync integration period */
#define BCHP_QPSK_VLCI                           0x01300540 /* VLC I-rail Gain */
#define BCHP_QPSK_VLCQ                           0x01300544 /* VLC Q-rail Gain */
#define BCHP_QPSK_XSEED                          0x01300554 /* Physical Layer Descrambler Seed */
#define BCHP_QPSK_XTAP1                          0x01300558 /* Physical Layer Descrambler x1 */
#define BCHP_QPSK_XTAP2                          0x0130055c /* Physical Layer Descrambler x2 */
#define BCHP_QPSK_FNRMR                          0x013006dc /* Alternate frequency offset scaling factor */
#define BCHP_QPSK_LUPD                           0x013004b8 /* Carrier loop PD loop-up-table memory read/write data */
#define BCHP_QPSK_LUPA                           0x013004bc /* Carrier loop PD loop-up-table memory read/write address */
#define BCHP_QPSK_MEMTMR0                        0x013003b0 /* TM registers for sds_receiver */
#define BCHP_QPSK_MEMTMR1                        0x013003b4 /* TM registers for sds_receiver */
#define BCHP_QPSK_SPLL_NDIV_INT                  0x013002c0 /* Sample Clock PLL Feedback Divider Integer Control */
#define BCHP_QPSK_SPLL_NDIV_FRAC                 0x013002c4 /* Sample Clock PLL Feedback Divider Fractional Control */
#define BCHP_QPSK_SPLL_MPDIV                     0x013002c8 /* Sample Clock PLL Divider Control */
#define BCHP_QPSK_SPLL_CTRL1                     0x013002cc /* Sample Clock PLL Control 1 */
#define BCHP_QPSK_SPLL_CTRL0                     0x013002d0 /* Sample Clock PLL Control 0 */
#define BCHP_QPSK_SPLL_MODE                      0x013002d4 /* Sample Clock PLL Mode Control */
#define BCHP_QPSK_SPLL_PWRDN                     0x013002d8 /* Sample Clock PLL Power Down Control */
#define BCHP_QPSK_SPLL_RST                       0x013002dc /* Sample Clock PLL Reset Control */
#define BCHP_QPSK_DFT_CTRL0                      0x01300300 /* DFT Control 0 */
#define BCHP_QPSK_DFT_CTRL1                      0x01300304 /* DFT Control 1 */
#define BCHP_QPSK_DFT_RANGE_START                0x01300308 /* DFT Starting Bin */
#define BCHP_QPSK_DFT_RANGE_END                  0x0130030c /* DFT Ending Bin */
#define BCHP_QPSK_DFT_DDFS_FCW                   0x01300310 /* DFT DDFS Frequency Control Word */
#define BCHP_QPSK_DFT_PEAK_POW                   0x01300314 /* DFT Peak Power */
#define BCHP_QPSK_DFT_PEAK_BIN                   0x01300318 /* DFT Peak Bin */
#define BCHP_QPSK_DFT_TOTAL_POW                  0x0130031c /* DFT Total Power */
#define BCHP_QPSK_DFT_MEM_RADDR                  0x01300320 /* DFT Bin Memory Read Address */
#define BCHP_QPSK_DFT_MEM_RDATA                  0x01300324 /* DFT Bin Memory Read Data */
#define BCHP_QPSK_NTCH_CTRL                      0x013003c0 /* Notch Filter Control */
#define BCHP_QPSK_NTCH_FCWADJ_SCL                0x013003c4 /* Notch Filter FCW Adjustment Scale */
#define BCHP_QPSK_NTCH_FCW0                      0x013003c8 /* Notch Filter 0 DDFS Frequency Control Word */
#define BCHP_QPSK_NTCH_FCW1                      0x013003cc /* Notch Filter 1 DDFS Frequency Control Word */
#define BCHP_QPSK_NTCH_FCW2                      0x013003d0 /* Notch Filter 2 DDFS Frequency Control Word */
#define BCHP_QPSK_NTCH_FCW3                      0x013003d4 /* Notch Filter DDFS Combined Frequency Control Word */
#define BCHP_QPSK_NTCH_DCO0_INT                  0x013003d8 /* Notch Filter 0 BB DC Canceller Loop Integrator */
#define BCHP_QPSK_NTCH_DCO1_INT                  0x013003dc /* Notch Filter 1 BB DC Canceller Loop Integrator */
#define BCHP_QPSK_NTCH_DCO2_INT                  0x013003e0 /* Notch Filter 2 BB DC Canceller Loop Integrator */
#define BCHP_QPSK_BRSW                           0x0130049c /* Baud Loop Sweep Configuration */
#define BCHP_QPSK_SDSLEN                         0x013007f0 /* Soft Decision Signature Analyzer Symbol Length */
#define BCHP_QPSK_SDSIG                          0x013007f4 /* Soft Decision Signature Analyzer Output */
#define BCHP_QPSK_CLFBCTL                        0x013000b4 /* Forward Backward Loop Control */
#define BCHP_QPSK_CLFBCTL2                       0x013000b8 /* Forward Backward Loop Bypass Control */
#define BCHP_QPSK_FBLC                           0x013006b4 /* Forward Backward Loop Filter Coefficient */
#define BCHP_QPSK_FBLI                           0x013006b8 /* Forward Backward Loop Filter Integrator */
#define BCHP_QPSK_FBPA                           0x013006bc /* Forward Backward Loop Phase Accumulator */

#endif /* #ifndef BCHP_QPSK_H__ */

/* End of File */
