
module fetch_test
	#(
		parameter Q = 32,
		parameter M = 128
	)
	
	(
		input clk,
		input reset_n,
		input [Q-1:0] x,
		output reg [Q-1:0] y
	);
	
reg [7:0] i,i_prev;
	
reg [Q-1:0] x_reg;

reg [Q-1:0] mem [M-1:0];

always @ (posedge clk or negedge reset_n)
begin

	if(!reset_n)
	begin	
	
		x_reg <= 0;
		y <= 0;
		i <= 0;
		i_prev <= 0;
		
	end
	else
	begin

		x_reg <= x;		
		
		mem[i] <= x_reg;
		
		i <= (i == M-1)? 0: i+1;
		i_prev <= i;		

		y <= mem[i_prev];
	
	end
end

endmodule
