LPASS_CDC_CLK_MCLK_CTL,VAR_0
LPASS_CDC_CLK_PDM_CTL,VAR_1
LPASS_CDC_CLK_PDM_CTL_PDM_CLK_SEL_FB,VAR_2
LPASS_CDC_CLK_PDM_CTL_PDM_CLK_SEL_MASK,VAR_3
LPASS_CDC_TOP_CTL,VAR_4
MCLK_CTL_MCLK_EN_ENABLE,VAR_5
MCLK_CTL_MCLK_EN_MASK,VAR_6
TOP_CTL_DIG_MCLK_FREQ_F_12_288MHZ,VAR_7
TOP_CTL_DIG_MCLK_FREQ_F_9_6MHZ,VAR_8
TOP_CTL_DIG_MCLK_FREQ_MASK,VAR_9
clk_get_rate,FUNC_0
dev_err,FUNC_1
snd_soc_component_get_drvdata,FUNC_2
snd_soc_component_update_bits,FUNC_3
msm8916_wcd_digital_startup,FUNC_4
substream,VAR_10
dai,VAR_11
component,VAR_12
msm8916_wcd,VAR_13
mclk_rate,VAR_14
