#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Dec 21 11:33:01 2021
# Process ID: 3306
# Current directory: /home/student/DO-2122
# Command line: vivado
# Log file: /home/student/DO-2122/vivado.log
# Journal file: /home/student/DO-2122/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Labo_5 /home/student/DO-2122/Labo_5 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
import_files -norecurse /home/student/DO-2122/LDD/LDD1/L5_Processor_IO/sources/driver_pwm_rgb_single.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /home/student/DO-2122/LDD/LDD1/L5_Processor_IO/sources/driver_pwm_rgb_single_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source driver_pwm_rgb_single_tb.tcl
close_sim
