I represent a system-defined instruction that turns over control to some debugging environment.
  
This instruction is not specified in much detail in the RISC-V ISA.
  
When I am executed in a Squeak simulated CPU, I will simply halt and open a debugger.
