myip_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e3bc/hdl/myip_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
myip_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e3bc/hdl/myip_v1_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_myip_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_UIF_AXI_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_UIF_AXI_0_0/sim/design_1_UIF_AXI_0_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_fifo_generator_0_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_0_3/sim/design_1_fifo_generator_0_3.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_fifo_generator_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_1_0/sim/design_1_fifo_generator_1_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_UIF_SerialSlave_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_UIF_SerialSlave_0_2/sim/design_1_UIF_SerialSlave_0_2.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_UIF_SerialMasterCont_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_UIF_SerialMasterCont_0_0/sim/design_1_UIF_SerialMasterCont_0_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_DSP_registers_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_DSP_registers_0_0/sim/design_1_DSP_registers_0_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_xfft_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_FFTInputBitsConverter_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_FFTInputBitsConverter_0_0/sim/design_1_FFTInputBitsConverter_0_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_FFTOutputBitsConvert_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_FFTOutputBitsConvert_0_0/sim/design_1_FFTOutputBitsConvert_0_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0_1/sim/design_1_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_blk_mem_gen_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_2_1/sim/design_1_blk_mem_gen_0_2.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0_1/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_axi_bram_ctrl_0_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_3/sim/design_1_axi_bram_ctrl_0_3.vhd,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_axi_bram_ctrl_source_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_source_0/sim/design_1_axi_bram_ctrl_source_0.vhd,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_prescaler_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_prescaler_0_0/sim/design_1_prescaler_0_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_1_1/sim/design_1_processing_system7_0_1.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_auto_pc_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
design_1_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v,incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
