# 32-bit IEEE Floating Point Adder (FPAdder)

Verilog implementation of a 32-bit IEEE 754 compliant floating-point adder named FPAdder. This project supports addition of single-precision floating-point numbers.

## Features
- IEEE 754 compliance
- Single-precision (32-bit)
- Normalization and rounding
- Overflow and underflow detection

## Files
- `fpadder.v`: Main module
- `tb_fpadder.v`: Testbench

Efficient design for arithmetic applications.
