/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/sem_v4_1_11
/opt/MentorGraphics/modeltech/bin/vmap sem_v4_1_11 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/sem_v4_1_11
/opt/MentorGraphics/modeltech/bin/vlog  -64 +incdir+/home/dmonk/.cxl.ip/incl -work sem_v4_1_11 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/sem_v4_1_11/.cxl.verilog.sem_v4_1_11.sem_v4_1_11.lin64.cmf
