(pcb "/home/owen/Code/PlatformIO/FujiSim_Test1/KiCad7/FujiNet_Z80Bus_ReferenceDesign/Logic core/Logic core.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  162025 -118975  61700 -118975  61700 -49050  162025 -49050
            162025 -118975)
    )
    (via "Via[0-1]_1000:400_um")
    (rule
      (width 1000)
      (clearance 500.1)
      (clearance 500.1 (type default_smd))
      (clearance 125 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_2x25_P2.54mm_Vertical
      (place J1 78520.000000 -113540.000000 front 90.000000 (PN "Logic core connector"))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place IC11 114285.000000 -54760.000000 front 0.000000 (PN 74HC08N))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 158225.000000 -78105.000000 front 90.000000 (PN "4609M-101-103LF"))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place IC7 65380.000000 -80460.000000 front 0.000000 (PN 74HC32N))
      (place IC8 66000.000000 -54460.000000 front 0.000000 (PN 74HC32N))
      (place IC9 98190.000000 -54760.000000 front 0.000000 (PN 74HC32N))
      (place IC3 82095.000000 -54760.000000 front 0.000000 (PN 74HC32N))
      (place IC6 130380.000000 -55460.000000 front 0.000000 (PN 74HC08N))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::2"
      (place IC10 91380.000000 -80460.000000 front 0.000000 (PN 74HC08N))
      (place IC4 78380.000000 -80360.000000 front 0.000000 (PN 7474N))
      (place IC5 104380.000000 -80460.000000 front 0.000000 (PN 74HC32N))
      (place IC2 130380.000000 -80460.000000 front 0.000000 (PN 74HC32N))
      (place IC1 117380.000000 -80460.000000 front 0.000000 (PN 7404N))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place RIO_CONTROL1 144380.000000 -55460.000000 front 0.000000 (PN 74244N))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 149000.000000 -86920.000000 front -90.000000 (PN 22K))
      (place R2 149000.000000 -111080.000000 front 90.000000 (PN 22K))
    )
    (component "Diode_THT:D_T-1_P5.08mm_Horizontal"
      (place D4 158150.000000 -82400.000000 front -90.000000 (PN 1N4148))
      (place D1 76000.000000 -101460.000000 front -90.000000 (PN 1N4148))
      (place D3 64650.000000 -106275.000000 front 90.000000 (PN 1N4148))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (place C2 156000.000000 -91597.349000 front -90.000000 (PN 10UF))
      (place C1 156000.000000 -114402.651000 front 90.000000 (PN 10UF))
    )
    (component "Diode_THT:D_T-1_P5.08mm_Horizontal::1"
      (place D2 70325.000000 -106275.000000 front 90.000000 (PN 1N4148))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_2x25_P2.54mm_Vertical
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  3810 1270  3810 -62230))
      (outline (path signal 100  3810 -62230  -1270 -62230))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  -1270 -62230  -1270 0))
      (outline (path signal 50  -1800 -62750  4350 -62750))
      (outline (path signal 50  4350 -62750  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -62750))
      (outline (path signal 120  -1330 -1270  -1330 -62290))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -62290  3870 -62290))
      (outline (path signal 120  3870 1330  3870 -62290))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 1330  3870 1330))
      (pin Oval[A]Pad_1700x1700_um 50 2540 -60960)
      (pin Oval[A]Pad_1700x1700_um 49 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 48 2540 -58420)
      (pin Oval[A]Pad_1700x1700_um 47 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 46 2540 -55880)
      (pin Oval[A]Pad_1700x1700_um 45 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 44 2540 -53340)
      (pin Oval[A]Pad_1700x1700_um 43 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 42 2540 -50800)
      (pin Oval[A]Pad_1700x1700_um 41 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::2"
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  10160 0  8230 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "Diode_THT:D_T-1_P5.08mm_Horizontal"
      (outline (path signal 120  820 1420  4260 1420))
      (outline (path signal 120  820 1240  820 1420))
      (outline (path signal 120  820 -1240  820 -1420))
      (outline (path signal 120  820 -1420  4260 -1420))
      (outline (path signal 120  1300 1420  1300 -1420))
      (outline (path signal 120  1420 1420  1420 -1420))
      (outline (path signal 120  1540 1420  1540 -1420))
      (outline (path signal 120  4260 1420  4260 1240))
      (outline (path signal 120  4260 -1420  4260 -1240))
      (outline (path signal 50  -1250 1550  -1250 -1550))
      (outline (path signal 50  -1250 -1550  6330 -1550))
      (outline (path signal 50  6330 1550  -1250 1550))
      (outline (path signal 50  6330 -1550  6330 1550))
      (outline (path signal 100  0 0  940 0))
      (outline (path signal 100  940 1300  940 -1300))
      (outline (path signal 100  940 -1300  4140 -1300))
      (outline (path signal 100  1320 1300  1320 -1300))
      (outline (path signal 100  1420 1300  1420 -1300))
      (outline (path signal 100  1520 1300  1520 -1300))
      (outline (path signal 100  4140 1300  940 1300))
      (outline (path signal 100  4140 -1300  4140 1300))
      (outline (path signal 100  5080 0  4140 0))
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
      (pin Oval[A]Pad_2000x2000_um 2 5080 0)
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (outline (path signal 120  -1909.7 2315  -1109.7 2315))
      (outline (path signal 120  -1509.7 2715  -1509.7 1915))
      (outline (path signal 120  2500 4080  2500 -4080))
      (outline (path signal 120  2540 4080  2540 -4080))
      (outline (path signal 120  2580 4080  2580 -4080))
      (outline (path signal 120  2620 4079  2620 -4079))
      (outline (path signal 120  2660 4077  2660 -4077))
      (outline (path signal 120  2700 4076  2700 -4076))
      (outline (path signal 120  2740 4074  2740 -4074))
      (outline (path signal 120  2780 4071  2780 -4071))
      (outline (path signal 120  2820 4068  2820 -4068))
      (outline (path signal 120  2860 4065  2860 -4065))
      (outline (path signal 120  2900 4061  2900 -4061))
      (outline (path signal 120  2940 4057  2940 -4057))
      (outline (path signal 120  2980 4052  2980 -4052))
      (outline (path signal 120  3020 4048  3020 -4048))
      (outline (path signal 120  3060 4042  3060 -4042))
      (outline (path signal 120  3100 4037  3100 -4037))
      (outline (path signal 120  3140 4030  3140 -4030))
      (outline (path signal 120  3180 4024  3180 -4024))
      (outline (path signal 120  3221 4017  3221 -4017))
      (outline (path signal 120  3261 4010  3261 -4010))
      (outline (path signal 120  3301 4002  3301 -4002))
      (outline (path signal 120  3341 3994  3341 -3994))
      (outline (path signal 120  3381 3985  3381 -3985))
      (outline (path signal 120  3421 3976  3421 -3976))
      (outline (path signal 120  3461 3967  3461 -3967))
      (outline (path signal 120  3501 3957  3501 -3957))
      (outline (path signal 120  3541 3947  3541 -3947))
      (outline (path signal 120  3581 3936  3581 -3936))
      (outline (path signal 120  3621 3925  3621 -3925))
      (outline (path signal 120  3661 3914  3661 -3914))
      (outline (path signal 120  3701 3902  3701 -3902))
      (outline (path signal 120  3741 3889  3741 -3889))
      (outline (path signal 120  3781 3877  3781 -3877))
      (outline (path signal 120  3821 3863  3821 -3863))
      (outline (path signal 120  3861 3850  3861 -3850))
      (outline (path signal 120  3901 3835  3901 -3835))
      (outline (path signal 120  3941 3821  3941 -3821))
      (outline (path signal 120  3981 3805  3981 1040))
      (outline (path signal 120  3981 -1040  3981 -3805))
      (outline (path signal 120  4021 3790  4021 1040))
      (outline (path signal 120  4021 -1040  4021 -3790))
      (outline (path signal 120  4061 3774  4061 1040))
      (outline (path signal 120  4061 -1040  4061 -3774))
      (outline (path signal 120  4101 3757  4101 1040))
      (outline (path signal 120  4101 -1040  4101 -3757))
      (outline (path signal 120  4141 3740  4141 1040))
      (outline (path signal 120  4141 -1040  4141 -3740))
      (outline (path signal 120  4181 3722  4181 1040))
      (outline (path signal 120  4181 -1040  4181 -3722))
      (outline (path signal 120  4221 3704  4221 1040))
      (outline (path signal 120  4221 -1040  4221 -3704))
      (outline (path signal 120  4261 3686  4261 1040))
      (outline (path signal 120  4261 -1040  4261 -3686))
      (outline (path signal 120  4301 3666  4301 1040))
      (outline (path signal 120  4301 -1040  4301 -3666))
      (outline (path signal 120  4341 3647  4341 1040))
      (outline (path signal 120  4341 -1040  4341 -3647))
      (outline (path signal 120  4381 3627  4381 1040))
      (outline (path signal 120  4381 -1040  4381 -3627))
      (outline (path signal 120  4421 3606  4421 1040))
      (outline (path signal 120  4421 -1040  4421 -3606))
      (outline (path signal 120  4461 3584  4461 1040))
      (outline (path signal 120  4461 -1040  4461 -3584))
      (outline (path signal 120  4501 3562  4501 1040))
      (outline (path signal 120  4501 -1040  4501 -3562))
      (outline (path signal 120  4541 3540  4541 1040))
      (outline (path signal 120  4541 -1040  4541 -3540))
      (outline (path signal 120  4581 3517  4581 1040))
      (outline (path signal 120  4581 -1040  4581 -3517))
      (outline (path signal 120  4621 3493  4621 1040))
      (outline (path signal 120  4621 -1040  4621 -3493))
      (outline (path signal 120  4661 3469  4661 1040))
      (outline (path signal 120  4661 -1040  4661 -3469))
      (outline (path signal 120  4701 3444  4701 1040))
      (outline (path signal 120  4701 -1040  4701 -3444))
      (outline (path signal 120  4741 3418  4741 1040))
      (outline (path signal 120  4741 -1040  4741 -3418))
      (outline (path signal 120  4781 3392  4781 1040))
      (outline (path signal 120  4781 -1040  4781 -3392))
      (outline (path signal 120  4821 3365  4821 1040))
      (outline (path signal 120  4821 -1040  4821 -3365))
      (outline (path signal 120  4861 3338  4861 1040))
      (outline (path signal 120  4861 -1040  4861 -3338))
      (outline (path signal 120  4901 3309  4901 1040))
      (outline (path signal 120  4901 -1040  4901 -3309))
      (outline (path signal 120  4941 3280  4941 1040))
      (outline (path signal 120  4941 -1040  4941 -3280))
      (outline (path signal 120  4981 3250  4981 1040))
      (outline (path signal 120  4981 -1040  4981 -3250))
      (outline (path signal 120  5021 3220  5021 1040))
      (outline (path signal 120  5021 -1040  5021 -3220))
      (outline (path signal 120  5061 3189  5061 1040))
      (outline (path signal 120  5061 -1040  5061 -3189))
      (outline (path signal 120  5101 3156  5101 1040))
      (outline (path signal 120  5101 -1040  5101 -3156))
      (outline (path signal 120  5141 3124  5141 1040))
      (outline (path signal 120  5141 -1040  5141 -3124))
      (outline (path signal 120  5181 3090  5181 1040))
      (outline (path signal 120  5181 -1040  5181 -3090))
      (outline (path signal 120  5221 3055  5221 1040))
      (outline (path signal 120  5221 -1040  5221 -3055))
      (outline (path signal 120  5261 3019  5261 1040))
      (outline (path signal 120  5261 -1040  5261 -3019))
      (outline (path signal 120  5301 2983  5301 1040))
      (outline (path signal 120  5301 -1040  5301 -2983))
      (outline (path signal 120  5341 2945  5341 1040))
      (outline (path signal 120  5341 -1040  5341 -2945))
      (outline (path signal 120  5381 2907  5381 1040))
      (outline (path signal 120  5381 -1040  5381 -2907))
      (outline (path signal 120  5421 2867  5421 1040))
      (outline (path signal 120  5421 -1040  5421 -2867))
      (outline (path signal 120  5461 2826  5461 1040))
      (outline (path signal 120  5461 -1040  5461 -2826))
      (outline (path signal 120  5501 2784  5501 1040))
      (outline (path signal 120  5501 -1040  5501 -2784))
      (outline (path signal 120  5541 2741  5541 1040))
      (outline (path signal 120  5541 -1040  5541 -2741))
      (outline (path signal 120  5581 2697  5581 1040))
      (outline (path signal 120  5581 -1040  5581 -2697))
      (outline (path signal 120  5621 2651  5621 1040))
      (outline (path signal 120  5621 -1040  5621 -2651))
      (outline (path signal 120  5661 2604  5661 1040))
      (outline (path signal 120  5661 -1040  5661 -2604))
      (outline (path signal 120  5701 2556  5701 1040))
      (outline (path signal 120  5701 -1040  5701 -2556))
      (outline (path signal 120  5741 2505  5741 1040))
      (outline (path signal 120  5741 -1040  5741 -2505))
      (outline (path signal 120  5781 2454  5781 1040))
      (outline (path signal 120  5781 -1040  5781 -2454))
      (outline (path signal 120  5821 2400  5821 1040))
      (outline (path signal 120  5821 -1040  5821 -2400))
      (outline (path signal 120  5861 2345  5861 1040))
      (outline (path signal 120  5861 -1040  5861 -2345))
      (outline (path signal 120  5901 2287  5901 1040))
      (outline (path signal 120  5901 -1040  5901 -2287))
      (outline (path signal 120  5941 2228  5941 1040))
      (outline (path signal 120  5941 -1040  5941 -2228))
      (outline (path signal 120  5981 2166  5981 1040))
      (outline (path signal 120  5981 -1040  5981 -2166))
      (outline (path signal 120  6021 2102  6021 1040))
      (outline (path signal 120  6021 -1040  6021 -2102))
      (outline (path signal 120  6061 2034  6061 -2034))
      (outline (path signal 120  6101 1964  6101 -1964))
      (outline (path signal 120  6141 1890  6141 -1890))
      (outline (path signal 120  6181 1813  6181 -1813))
      (outline (path signal 120  6221 1731  6221 -1731))
      (outline (path signal 120  6261 1645  6261 -1645))
      (outline (path signal 120  6301 1552  6301 -1552))
      (outline (path signal 120  6341 1453  6341 -1453))
      (outline (path signal 120  6381 1346  6381 -1346))
      (outline (path signal 120  6421 1229  6421 -1229))
      (outline (path signal 120  6461 1098  6461 -1098))
      (outline (path signal 120  6501 948  6501 -948))
      (outline (path signal 120  6541 768  6541 -768))
      (outline (path signal 120  6581 533  6581 -533))
      (outline (path signal 120  6620 0  6600.77 -397.637  6543.24 -791.562  6447.97 -1178.1
            6315.84 -1553.63  6148.08 -1914.66  5946.26 -2257.81  5712.26 -2579.88
            5448.27 -2877.87  5156.75 -3148.98  4840.43 -3390.69  4502.25 -3600.75
            4145.38 -3777.18  3773.15 -3918.35  3389.03 -4022.94  2996.61 -4089.96
            2599.55 -4118.8  2201.57 -4109.18  1806.37 -4061.19  1417.65 -3975.29
            1039.03 -3852.27  674.051 -3693.28  326.122 -3499.81  -1.51 -3273.66
            -305.785 -3016.95  -583.864 -2732.07  -833.15 -2421.68  -1051.32 -2088.68
            -1236.32 -1736.17  -1386.44 -1367.46  -1500.28 -985.981  -1576.77 -595.295
            -1615.19 -199.051  -1615.19 199.051  -1576.77 595.295  -1500.28 985.981
            -1386.44 1367.46  -1236.32 1736.17  -1051.32 2088.68  -833.15 2421.68
            -583.864 2732.07  -305.785 3016.95  -1.51 3273.66  326.122 3499.81
            674.051 3693.28  1039.03 3852.27  1417.65 3975.29  1806.37 4061.19
            2201.57 4109.18  2599.55 4118.8  2996.61 4089.96  3389.03 4022.94
            3773.15 3918.35  4145.38 3777.18  4502.25 3600.75  4840.43 3390.69
            5156.75 3148.98  5448.27 2877.87  5712.26 2579.88  5946.26 2257.81
            6148.08 1914.66  6315.84 1553.63  6447.97 1178.1  6543.24 791.562
            6600.77 397.637  6620 0))
      (outline (path signal 50  6750 0  6730.76 -403.988  6673.2 -804.318  6577.85 -1197.36
            6445.56 -1579.57  6277.55 -1947.46  6075.33 -2297.72  5840.73 -2627.18
            5575.87 -2932.84  5283.16 -3211.94  4965.24 -3461.95  4625 -3680.61
            4265.51 -3865.94  3890.04 -4016.25  3501.97 -4130.2  3104.84 -4206.74
            2702.22 -4245.19  2297.78 -4245.19  1895.16 -4206.74  1498.03 -4130.2
            1109.96 -4016.25  734.486 -3865.94  375 -3680.61  34.758 -3461.95
            -283.158 -3211.94  -575.87 -2932.84  -840.726 -2627.18  -1075.33 -2297.72
            -1277.55 -1947.46  -1445.56 -1579.57  -1577.85 -1197.36  -1673.2 -804.318
            -1730.76 -403.988  -1750 0  -1730.76 403.988  -1673.2 804.318
            -1577.85 1197.36  -1445.56 1579.57  -1277.55 1947.46  -1075.33 2297.72
            -840.726 2627.18  -575.87 2932.84  -283.158 3211.94  34.758 3461.95
            375 3680.61  734.486 3865.94  1109.96 4016.25  1498.03 4130.2
            1895.16 4206.74  2297.78 4245.19  2702.22 4245.19  3104.84 4206.74
            3501.97 4130.2  3890.04 4016.25  4265.51 3865.94  4625 3680.61
            4965.24 3461.95  5283.16 3211.94  5575.87 2932.84  5840.73 2627.18
            6075.33 2297.72  6277.55 1947.46  6445.56 1579.57  6577.85 1197.36
            6673.2 804.318  6730.76 403.988  6750 0))
      (outline (path signal 100  -926.759 1747.5  -126.759 1747.5))
      (outline (path signal 100  -526.759 2147.5  -526.759 1347.5))
      (outline (path signal 100  6500 0  6480.74 -392.069  6423.14 -780.361  6327.76 -1161.14
            6195.52 -1530.73  6027.69 -1885.59  5825.88 -2222.28  5592.04 -2537.57
            5328.43 -2828.43  5037.57 -3092.04  4722.28 -3325.88  4385.59 -3527.68
            4030.73 -3695.52  3661.14 -3827.76  3280.36 -3923.14  2892.07 -3980.74
            2500 -4000  2107.93 -3980.74  1719.64 -3923.14  1338.86 -3827.76
            969.266 -3695.52  614.413 -3527.68  277.719 -3325.88  -37.573 -3092.04
            -328.427 -2828.43  -592.042 -2537.57  -825.878 -2222.28  -1027.68 -1885.59
            -1195.52 -1530.73  -1327.76 -1161.14  -1423.14 -780.361  -1480.74 -392.069
            -1500 0  -1480.74 392.069  -1423.14 780.361  -1327.76 1161.14
            -1195.52 1530.73  -1027.68 1885.59  -825.878 2222.28  -592.042 2537.57
            -328.427 2828.43  -37.573 3092.04  277.719 3325.88  614.413 3527.68
            969.266 3695.52  1338.86 3827.76  1719.64 3923.14  2107.93 3980.74
            2500 4000  2892.07 3980.74  3280.36 3923.14  3661.14 3827.76
            4030.73 3695.52  4385.59 3527.68  4722.28 3325.88  5037.57 3092.04
            5328.43 2828.43  5592.04 2537.57  5825.88 2222.28  6027.69 1885.59
            6195.52 1530.73  6327.76 1161.14  6423.14 780.361  6480.74 392.069
            6500 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Diode_THT:D_T-1_P5.08mm_Horizontal::1"
      (outline (path signal 100  5080 0  4140 0))
      (outline (path signal 100  4140 -1300  4140 1300))
      (outline (path signal 100  4140 1300  940 1300))
      (outline (path signal 100  1520 1300  1520 -1300))
      (outline (path signal 100  1420 1300  1420 -1300))
      (outline (path signal 100  1320 1300  1320 -1300))
      (outline (path signal 100  940 -1300  4140 -1300))
      (outline (path signal 100  940 1300  940 -1300))
      (outline (path signal 100  0 0  940 0))
      (outline (path signal 50  6330 -1550  6330 1550))
      (outline (path signal 50  6330 1550  -1250 1550))
      (outline (path signal 50  -1250 -1550  6330 -1550))
      (outline (path signal 50  -1250 1550  -1250 -1550))
      (outline (path signal 120  4260 -1420  4260 -1240))
      (outline (path signal 120  4260 1420  4260 1240))
      (outline (path signal 120  1540 1420  1540 -1420))
      (outline (path signal 120  1420 1420  1420 -1420))
      (outline (path signal 120  1300 1420  1300 -1420))
      (outline (path signal 120  820 -1420  4260 -1420))
      (outline (path signal 120  820 -1240  820 -1420))
      (outline (path signal 120  820 1240  820 1420))
      (outline (path signal 120  820 1420  4260 1420))
      (pin Oval[A]Pad_2000x2000_um 2 5080 0)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2000_um
      (shape (path F.Cu 2000  0 0  0 0))
      (shape (path B.Cu 2000  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_1000:400_um"
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
  )
  (network
    (net /ESP_WAIT_RESET
      (pins J1-34 IC4-13 R1-2 C1-1)
    )
    (net GND
      (pins J1-47 C2-2 IC2-14 C1-2)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 R2-2 IC6-1)
    )
    (net "Net-(D1-K)"
      (pins IC4-8 D1-1)
    )
    (net /Z80_CONTROL.WAIT
      (pins J1-5 D1-2)
    )
    (net /Z80_CONTROL.BUSRQ
      (pins J1-4 D2-1 D3-1)
    )
    (net "/Z80 BUS CONTROL/Z80_ADD_CONNECT"
      (pins IC8-1 D2-2)
    )
    (net "/Z80 BUS CONTROL/Z80_DATA_CONNECT"
      (pins IC7-10 IC8-12 D3-2)
    )
    (net "Net-(D4-K)"
      (pins RN1-1 D4-1)
    )
    (net +5V
      (pins J1-46 R1-1 D4-2 IC2-7 R2-1)
    )
    (net /ESP_HARDLOCK
      (pins J1-29 IC5-2 IC1-1 IC3-9)
    )
    (net /!ESP_HARDLOCK
      (pins J1-30 IC1-2)
    )
    (net /Z80_HARDLOCK_SET
      (pins J1-37 IC1-3)
    )
    (net "Net-(IC1-Pad4)"
      (pins IC5-1 IC1-4)
    )
    (net /Z80_HARDLOCK_RESET
      (pins J1-38 IC1-5)
    )
    (net "Net-(IC1-Pad6)"
      (pins IC1-6 IC6-2)
    )
    (net "unconnected-(IC1G-GND-Pad7)"
      (pins IC1-7)
    )
    (net /WAIT_IO
      (pins J1-36 IC1-9)
    )
    (net "Net-(IC4B-~{S})"
      (pins IC4-10 IC1-8)
    )
    (net "Net-(IC1-Pad10)"
      (pins IC5-9 IC1-10)
    )
    (net "Net-(IC1-Pad11)"
      (pins IC1-11 IC6-6)
    )
    (net /Z80_CONTROL.IORQ
      (pins IC3-10)
    )
    (net /PERM_Z80_IORQ
      (pins J1-33 IC11-12 IC7-1 IC7-5 IC10-4 IC10-1 IC8-13 IC5-4 IC3-11)
    )
    (net /IORQ_FILTER_BIT
      (pins J1-39 IC3-12)
    )
    (net /CLR_Z80_HARDLOCK
      (pins IC4-1 IC6-3)
    )
    (net "unconnected-(IC1G-VCC-Pad14)"
      (pins IC1-14)
    )
    (net "Net-(IC3-Pad13)"
      (pins IC3-8 IC3-13)
    )
    (net /PRE_Z80_HARDLOCK
      (pins IC4-4 IC5-3)
    )
    (net /Z80_HARDLOCK
      (pins J1-31 IC4-5)
    )
    (net /!Z80_HARDLOCK
      (pins J1-32 IC4-6)
    )
    (net "unconnected-(IC4A-D-Pad2)"
      (pins IC4-2)
    )
    (net "unconnected-(IC4A-C-Pad3)"
      (pins IC4-3)
    )
    (net "unconnected-(IC4B-Q-Pad9)"
      (pins IC4-9)
    )
    (net /CACHE_DATASTATUS
      (pins J1-35 IC11-1 IC5-5)
    )
    (net "/CACHE CONTROL/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ"
      (pins IC5-6)
    )
    (net /ESP_IOD_CONFIG
      (pins IC10-12 IC10-5 IC8-4 IC5-8 IC9-1 IC9-5)
    )
    (net "unconnected-(IC4B-C-Pad11)"
      (pins IC4-11)
    )
    (net "unconnected-(IC4B-D-Pad12)"
      (pins IC4-12)
    )
    (net /ESP_CONTROL.BUSRQ
      (pins J1-9 IC5-10)
    )
    (net "/Z80 BUS CONTROL/!CACHE_DATASTATUS"
      (pins IC7-2)
    )
    (net /ESP_CONTROL.MEMRQ
      (pins J1-8 IC8-5 IC6-4)
    )
    (net /ESP_CONTROL.IORQ
      (pins J1-7 IC6-5)
    )
    (net "Net-(IC7-Pad3)"
      (pins IC7-3 IC8-2)
    )
    (net /Z80_CONTROL.RD
      (pins J1-1 IC11-9 IC7-4 RIO_CONTROL1-17 IC9-4)
    )
    (net "Net-(IC7-Pad6)"
      (pins IC7-6 IC8-9)
    )
    (net "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_ADD_OE"
      (pins IC8-3)
    )
    (net "Net-(IC7-Pad8)"
      (pins IC7-8 IC8-10)
    )
    (net "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_ADD_DIR"
      (pins IC8-6)
    )
    (net "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_DATA_DIR"
      (pins IC8-8)
    )
    (net "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_DATA_OE"
      (pins IC8-11)
    )
    (net /ESP_CONTROL.WR
      (pins J1-6 IC7-9)
    )
    (net "/RIO CONTROL/Z80_WR+ESP_IOD_CONFIG"
      (pins RIO_CONTROL1-6 IC9-3)
    )
    (net /Z80_CONTROL.WR
      (pins J1-2 IC11-4 IC9-2 IC9-12)
    )
    (net "Net-(IC10-Pad2)"
      (pins IC10-2 IC9-6)
    )
    (net "/RIO CONTROL/RIO_CONTROL.ROM_RDY"
      (pins IC10-13 RIO_CONTROL1-19 IC9-8)
    )
    (net /ESP_CONTROL.ROMCS
      (pins J1-10 IC9-9)
    )
    (net /Z80_CONTROL.MEMRQ
      (pins J1-3 IC9-10)
    )
    (net "/RIO CONTROL/ROM_WR_PROTECT+Z80_WR"
      (pins RIO_CONTROL1-15 IC9-11)
    )
    (net /ESP_ROM_WR_PROTECT
      (pins J1-26 IC9-13)
    )
    (net "/RIO CONTROL/Z80_RD+ESP_IOD_CONFIG+PERM_Z80_IORQ"
      (pins IC10-3 RIO_CONTROL1-8)
    )
    (net "/RIO CONTROL/RIO_CONTROL.A16"
      (pins IC10-10 IC10-6 RIO_CONTROL1-1)
    )
    (net "/RIO CONTROL/RIO_CONTROL.CE"
      (pins IC10-8)
    )
    (net "Net-(IC10-Pad11)"
      (pins IC10-11 IC10-9)
    )
    (net /LOCAL_CONTROL.IORQ
      (pins J1-13 IC11-2)
    )
    (net "/CACHE CONTROL/CACHE_CONTROL.A16"
      (pins IC11-3)
    )
    (net /LOCAL_CONTROL.WR
      (pins J1-12 IC11-5)
    )
    (net /LOCAL_CONTROL.RD
      (pins J1-11 IC11-10)
    )
    (net "/CACHE CONTROL/CACHE_CONTROL.WE"
      (pins IC11-6)
    )
    (net "/CACHE CONTROL/CACHE_CONTROL.OE"
      (pins IC11-8)
    )
    (net /LOCAL_CONTROL.MEMRQ
      (pins J1-14 IC11-13)
    )
    (net "/Logic core connectors2/Z80_BUS_CONTROL.Z80_ADD_OE"
      (pins J1-15)
    )
    (net "/CACHE CONTROL/CACHE_CONTROL.CS"
      (pins IC11-11)
    )
    (net "/Logic core connectors2/Z80_BUS_CONTROL.Z80_ADD_DIR"
      (pins J1-16)
    )
    (net /ESP_ROMSEL_0
      (pins J1-27 RIO_CONTROL1-13)
    )
    (net /ESP_ROMSEL_1
      (pins J1-28 RIO_CONTROL1-11)
    )
    (net /Z80_A15
      (pins J1-40 RIO_CONTROL1-2)
    )
    (net /Z80_A14
      (pins J1-41 RIO_CONTROL1-4)
    )
    (net "/RIO CONTROL/RIO_CONTROL.OE"
      (pins RN1-2 RIO_CONTROL1-12 RIO_CONTROL1-3)
    )
    (net "/RIO CONTROL/RIO_CONTROL.WE"
      (pins RN1-3 RIO_CONTROL1-14 RIO_CONTROL1-5)
    )
    (net "/RIO CONTROL/RIO_CONTROL.A15"
      (pins RN1-4 RIO_CONTROL1-16 RIO_CONTROL1-7)
    )
    (net "/RIO CONTROL/RIO_CONTROL.A14"
      (pins RN1-5 RIO_CONTROL1-18 RIO_CONTROL1-9)
    )
    (net "unconnected-(RN1-Pad6)"
      (pins RN1-6)
    )
    (net "unconnected-(RN1-Pad7)"
      (pins RN1-7)
    )
    (net "unconnected-(RN1-Pad8)"
      (pins RN1-8)
    )
    (net "unconnected-(RN1-Pad9)"
      (pins RN1-9)
    )
    (net "/Logic core connectors2/Z80_BUS_CONTROL.Z80_DATA_DIR"
      (pins J1-17)
    )
    (net "/Logic core connectors2/Z80_BUS_CONTROL.Z80_DATA_OE"
      (pins J1-18)
    )
    (net "/Logic core connectors2/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ"
      (pins J1-19)
    )
    (net "/Logic core connectors2/CACHE_CONTROL.A16"
      (pins J1-20)
    )
    (net "/Logic core connectors2/CACHE_CONTROL.WE"
      (pins J1-21)
    )
    (net "/Logic core connectors2/CACHE_CONTROL.OE"
      (pins J1-22)
    )
    (net "/Logic core connectors2/CACHE_CONTROL.CS"
      (pins J1-23)
    )
    (net "unconnected-(J1-Pin_24-Pad24)"
      (pins J1-24)
    )
    (net "unconnected-(J1-Pin_25-Pad25)"
      (pins J1-25)
    )
    (net "/Logic core connectors2/RIO_CONTROL.A14"
      (pins J1-42)
    )
    (net "/Logic core connectors2/RIO_CONTROL.A15"
      (pins J1-43)
    )
    (net "/Logic core connectors2/RIO_CONTROL.WE"
      (pins J1-44)
    )
    (net "/Logic core connectors2/RIO_CONTROL.OE"
      (pins J1-45)
    )
    (net "unconnected-(J1-Pin_48-Pad48)"
      (pins J1-48)
    )
    (net "unconnected-(J1-Pin_49-Pad49)"
      (pins J1-49)
    )
    (net "unconnected-(J1-Pin_50-Pad50)"
      (pins J1-50)
    )
    (class kicad_default "" +5V /!ESP_HARDLOCK /!Z80_HARDLOCK "/CACHE CONTROL/CACHE_CONTROL.A16"
      "/CACHE CONTROL/CACHE_CONTROL.CS" "/CACHE CONTROL/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ"
      "/CACHE CONTROL/CACHE_CONTROL.OE" "/CACHE CONTROL/CACHE_CONTROL.WE"
      /CACHE_DATASTATUS /CLR_Z80_HARDLOCK /ESP_CONTROL.BUSRQ /ESP_CONTROL.IORQ
      /ESP_CONTROL.MEMRQ /ESP_CONTROL.ROMCS /ESP_CONTROL.WR /ESP_HARDLOCK
      /ESP_IOD_CONFIG /ESP_ROMSEL_0 /ESP_ROMSEL_1 /ESP_ROM_WR_PROTECT /ESP_WAIT_RESET
      /IORQ_FILTER_BIT /LOCAL_CONTROL.IORQ /LOCAL_CONTROL.MEMRQ /LOCAL_CONTROL.RD
      /LOCAL_CONTROL.WR "/Logic core connectors/CACHE_CONTROL.A16" "/Logic core connectors/CACHE_CONTROL.CS"
      "/Logic core connectors/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ" "/Logic core connectors/CACHE_CONTROL.OE"
      "/Logic core connectors/CACHE_CONTROL.WE" "/Logic core connectors/ESP_CONTROL.BUSRQ"
      "/Logic core connectors/ESP_CONTROL.IORQ" "/Logic core connectors/ESP_CONTROL.MEMRQ"
      "/Logic core connectors/ESP_CONTROL.NMI" "/Logic core connectors/ESP_CONTROL.RD"
      "/Logic core connectors/ESP_CONTROL.ROMCS" "/Logic core connectors/ESP_CONTROL.WAIT"
      "/Logic core connectors/ESP_CONTROL.WR" "/Logic core connectors/LOCAL_CONTROL.IORQ"
      "/Logic core connectors/LOCAL_CONTROL.MEMRQ" "/Logic core connectors/LOCAL_CONTROL.RD"
      "/Logic core connectors/LOCAL_CONTROL.WR" "/Logic core connectors/RIO_CONTROL.A14"
      "/Logic core connectors/RIO_CONTROL.A15" "/Logic core connectors/RIO_CONTROL.OE"
      "/Logic core connectors/RIO_CONTROL.WE" "/Logic core connectors/Z80_BUS_CONTROL.Z80_ADD_DIR"
      "/Logic core connectors/Z80_BUS_CONTROL.Z80_ADD_OE" "/Logic core connectors/Z80_BUS_CONTROL.Z80_DATA_DIR"
      "/Logic core connectors/Z80_BUS_CONTROL.Z80_DATA_OE" "/Logic core connectors/Z80_CONTROL.BUSACK"
      "/Logic core connectors/Z80_CONTROL.BUSRQ" "/Logic core connectors/Z80_CONTROL.IORQ"
      "/Logic core connectors/Z80_CONTROL.MEMRQ" "/Logic core connectors/Z80_CONTROL.NMI"
      "/Logic core connectors/Z80_CONTROL.RD" "/Logic core connectors/Z80_CONTROL.RESET"
      "/Logic core connectors/Z80_CONTROL.ROMCS" "/Logic core connectors/Z80_CONTROL.WAIT"
      "/Logic core connectors/Z80_CONTROL.WR" "/Logic core connectors2/CACHE_CONTROL.A16"
      "/Logic core connectors2/CACHE_CONTROL.CS" "/Logic core connectors2/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ"
      "/Logic core connectors2/CACHE_CONTROL.OE" "/Logic core connectors2/CACHE_CONTROL.WE"
      "/Logic core connectors2/RIO_CONTROL.A14" "/Logic core connectors2/RIO_CONTROL.A15"
      "/Logic core connectors2/RIO_CONTROL.OE" "/Logic core connectors2/RIO_CONTROL.WE"
      "/Logic core connectors2/Z80_BUS_CONTROL.Z80_ADD_DIR" "/Logic core connectors2/Z80_BUS_CONTROL.Z80_ADD_OE"
      "/Logic core connectors2/Z80_BUS_CONTROL.Z80_DATA_DIR" "/Logic core connectors2/Z80_BUS_CONTROL.Z80_DATA_OE"
      /PERM_Z80_IORQ /PRE_Z80_HARDLOCK "/RIO CONTROL/RIO_CONTROL.A14" "/RIO CONTROL/RIO_CONTROL.A15"
      "/RIO CONTROL/RIO_CONTROL.A16" "/RIO CONTROL/RIO_CONTROL.CE" "/RIO CONTROL/RIO_CONTROL.OE"
      "/RIO CONTROL/RIO_CONTROL.ROM_RDY" "/RIO CONTROL/RIO_CONTROL.WE" "/RIO CONTROL/ROM_WR_PROTECT+Z80_WR"
      "/RIO CONTROL/Z80_RD+ESP_IOD_CONFIG+PERM_Z80_IORQ" "/RIO CONTROL/Z80_WR+ESP_IOD_CONFIG"
      /WAIT_IO "/Z80 BUS CONTROL/!CACHE_DATASTATUS" "/Z80 BUS CONTROL/Z80_ADD_CONNECT"
      "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_ADD_DIR" "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_ADD_OE"
      "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_DATA_DIR" "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_DATA_OE"
      "/Z80 BUS CONTROL/Z80_DATA_CONNECT" /Z80_A14 /Z80_A15 /Z80_CONTROL.BUSRQ
      /Z80_CONTROL.IORQ /Z80_CONTROL.MEMRQ /Z80_CONTROL.RD /Z80_CONTROL.WAIT
      /Z80_CONTROL.WR /Z80_HARDLOCK /Z80_HARDLOCK_RESET /Z80_HARDLOCK_SET
      GND "Net-(C2-Pad1)" "Net-(D1-K)" "Net-(D4-K)" "Net-(IC1-Pad10)" "Net-(IC1-Pad11)"
      "Net-(IC1-Pad4)" "Net-(IC1-Pad6)" "Net-(IC10-Pad11)" "Net-(IC10-Pad2)"
      "Net-(IC3-Pad13)" "Net-(IC4B-~{S})" "Net-(IC7-Pad3)" "Net-(IC7-Pad6)"
      "Net-(IC7-Pad8)" "Net-(Q1-B)" "unconnected-(IC1G-GND-Pad7)" "unconnected-(IC1G-VCC-Pad14)"
      "unconnected-(IC4A-C-Pad3)" "unconnected-(IC4A-D-Pad2)" "unconnected-(IC4B-C-Pad11)"
      "unconnected-(IC4B-D-Pad12)" "unconnected-(IC4B-Q-Pad9)" "unconnected-(J1-Pin_24-Pad24)"
      "unconnected-(J1-Pin_25-Pad25)" "unconnected-(J1-Pin_36-Pad36)" "unconnected-(J1-Pin_37-Pad37)"
      "unconnected-(J1-Pin_38-Pad38)" "unconnected-(J1-Pin_39-Pad39)" "unconnected-(J1-Pin_40-Pad40)"
      "unconnected-(J1-Pin_48-Pad48)" "unconnected-(J1-Pin_49-Pad49)" "unconnected-(J1-Pin_50-Pad50)"
      "unconnected-(J1-Pin_59-Pad59)" "unconnected-(J1-Pin_60-Pad60)" "unconnected-(J1-Pin_61-Pad61)"
      "unconnected-(J1-Pin_62-Pad62)" "unconnected-(J1-Pin_63-Pad63)" "unconnected-(J1-Pin_64-Pad64)"
      "unconnected-(J1-Pin_65-Pad65)" "unconnected-(J1-Pin_66-Pad66)" "unconnected-(J1-Pin_67-Pad67)"
      "unconnected-(J1-Pin_68-Pad68)" "unconnected-(J1-Pin_69-Pad69)" "unconnected-(J1-Pin_70-Pad70)"
      "unconnected-(J1-Pin_71-Pad71)" "unconnected-(J1-Pin_72-Pad72)" "unconnected-(J1-Pin_73-Pad73)"
      "unconnected-(J1-Pin_74-Pad74)" "unconnected-(J1-Pin_75-Pad75)" "unconnected-(J1-Pin_76-Pad76)"
      "unconnected-(J1-Pin_77-Pad77)" "unconnected-(J1-Pin_78-Pad78)" "unconnected-(J1-Pin_79-Pad79)"
      "unconnected-(J1-Pin_80-Pad80)" "unconnected-(RN1-Pad6)" "unconnected-(RN1-Pad7)"
      "unconnected-(RN1-Pad8)" "unconnected-(RN1-Pad9)"
      (circuit
        (use_via Via[0-1]_1000:400_um)
      )
      (rule
        (width 1000)
        (clearance 500.1)
      )
    )
  )
  (wiring
  )
)
