/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [41:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire [24:0] celloutsig_0_1z;
  reg [5:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [29:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire [9:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_4z[4] ? celloutsig_1_3z[0] : celloutsig_1_4z[2];
  assign celloutsig_1_9z = ~(in_data[101] | celloutsig_1_0z);
  assign celloutsig_0_29z = ~(in_data[56] | celloutsig_0_0z[4]);
  assign celloutsig_0_32z = ~((celloutsig_0_2z[1] | celloutsig_0_14z) & celloutsig_0_27z[4]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_12z = ~((celloutsig_0_2z[2] | celloutsig_0_10z) & celloutsig_0_5z[1]);
  assign celloutsig_0_14z = ~((celloutsig_0_29z | celloutsig_0_11z[7]) & celloutsig_0_4z[2]);
  assign celloutsig_0_24z = ~((celloutsig_0_4z[1] | celloutsig_0_5z[7]) & 1'h1);
  assign celloutsig_0_13z = ~((celloutsig_0_3z[0] | celloutsig_0_10z) & (1'h0 | celloutsig_0_7z));
  assign celloutsig_0_35z = ~(celloutsig_0_4z[7] ^ celloutsig_0_14z);
  assign celloutsig_1_12z = ~(celloutsig_1_11z[5] ^ in_data[153]);
  assign celloutsig_0_23z = ~(celloutsig_0_7z ^ celloutsig_0_20z[5]);
  assign celloutsig_0_30z = 3'h1 / { 1'h1, celloutsig_0_2z[1:0] };
  assign celloutsig_0_45z = ! { celloutsig_0_26z[4:0], celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_0z[0] };
  assign celloutsig_1_0z = ! in_data[164:143];
  assign celloutsig_1_19z = celloutsig_1_13z < { in_data[157:156], celloutsig_1_3z };
  assign celloutsig_1_11z = celloutsig_1_6z[12:6] % { 1'h1, celloutsig_1_8z[8:3] };
  assign celloutsig_1_13z = { in_data[117:115], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_9z } % { 1'h1, celloutsig_1_11z[5:2], celloutsig_1_5z };
  assign celloutsig_0_21z = { celloutsig_0_15z[32:31], celloutsig_0_7z } % { 1'h1, celloutsig_0_17z[0], celloutsig_0_14z };
  assign celloutsig_0_58z = { celloutsig_0_31z[25:17], celloutsig_0_5z[7], celloutsig_0_12z } % { 1'h1, celloutsig_0_3z[2:0], celloutsig_0_32z, celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[171:155], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[124:107], in_data[96] };
  assign celloutsig_1_7z = { celloutsig_1_6z[11:9], celloutsig_1_5z, celloutsig_1_0z } % { 1'h1, in_data[125:122] };
  assign celloutsig_0_11z = { in_data[58:54], 5'h01 } % { 1'h1, celloutsig_0_5z[5:3], 5'h01, celloutsig_0_29z };
  assign celloutsig_0_4z = celloutsig_0_0z[11:2] * { celloutsig_0_1z[21:17], 5'h1f };
  assign celloutsig_0_5z = in_data[78:71] * celloutsig_0_0z[12:5];
  assign celloutsig_0_25z = celloutsig_0_0z[6:1] * { 3'h1, celloutsig_0_21z };
  assign celloutsig_0_26z = { celloutsig_0_0z[4:0], celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_10z } * { celloutsig_0_5z[6:2], 3'h1 };
  assign celloutsig_0_27z = { celloutsig_0_11z[5], celloutsig_0_4z } * { celloutsig_0_26z, celloutsig_0_17z };
  assign celloutsig_0_3z = celloutsig_0_0z[16:11] * 6'h3f;
  assign celloutsig_0_31z = { celloutsig_0_4z[2:1], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_3z, 5'h01, celloutsig_0_17z, celloutsig_0_5z[7] } * { celloutsig_0_3z[3], celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_26z };
  assign celloutsig_0_0z = - in_data[33:17];
  assign celloutsig_0_59z = ^ { 1'h0, celloutsig_0_35z, 1'h0, celloutsig_0_1z[24:17], 17'h1ffff, celloutsig_0_25z, celloutsig_0_45z };
  assign celloutsig_1_4z = celloutsig_1_1z[9:1] >> celloutsig_1_1z[18:10];
  assign celloutsig_0_15z = { in_data[19:18], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, 5'h01, celloutsig_0_5z[7] } <<< { celloutsig_0_11z[2:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_5z[3:2], celloutsig_0_29z } <<< { 2'h0, celloutsig_0_29z };
  assign celloutsig_1_3z = { in_data[165:163], celloutsig_1_0z } - in_data[137:134];
  assign celloutsig_1_6z = { celloutsig_1_1z[17:4], celloutsig_1_0z } - { in_data[183:171], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_2z = 3'h7 - celloutsig_0_0z[2:0];
  assign celloutsig_1_8z = { celloutsig_1_4z[7:1], celloutsig_1_7z } ^ celloutsig_1_1z[15:4];
  assign celloutsig_1_16z = { celloutsig_1_11z[6:4], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_0z } ^ celloutsig_1_6z[13:8];
  assign celloutsig_1_18z = celloutsig_1_1z[12:1] ^ { celloutsig_1_11z[6:1], celloutsig_1_16z };
  assign celloutsig_0_7z = ~((celloutsig_0_5z[7] & celloutsig_0_5z[7]) | celloutsig_0_0z[9]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z[6] & celloutsig_0_0z[4]) | celloutsig_0_2z[0]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_20z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_20z = { in_data[18:17], celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_0_1z[24:17] = in_data[93:86] ~^ celloutsig_0_0z[9:2];
  assign celloutsig_0_1z[16:0] = 17'h1ffff;
  assign { out_data[139:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
