

================================================================
== Vivado HLS Report for 'aes_main'
================================================================
* Date:           Mon Dec  9 22:58:10 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.804 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      238|      238| 2.380 us | 2.380 us |  238|  238|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                           |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |          Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_aes_round_fu_386       |aes_round       |       18|       18|  0.180 us |  0.180 us |   19|   19| function |
        |grp_createRoundKey_fu_410  |createRoundKey  |        8|        8| 80.000 ns | 80.000 ns |    8|    8| function |
        |grp_addRoundKey_fu_425     |addRoundKey     |       15|       15|  0.150 us |  0.150 us |   15|   15|   none   |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- AES_MAIN_LOOP  |      179|      179|        28|         19|          1|     9|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     24|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      -|     561|   2582|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    757|    -|
|Register         |        -|      -|     287|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     848|   3363|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |grp_addRoundKey_fu_425     |addRoundKey     |        0|      0|  128|   471|    0|
    |grp_aes_round_fu_386       |aes_round       |        1|      0|  299|  1176|    0|
    |grp_createRoundKey_fu_410  |createRoundKey  |        0|      0|  134|   935|    0|
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |Total                      |                |        1|      0|  561|  2582|    0|
    +---------------------------+----------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |aes_main_sbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |               |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_658_p2          |     +    |      0|  0|  13|           4|           1|
    |icmp_ln26_fu_639_p2  |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  24|           9|           7|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  213|         49|    1|         49|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_378_p4        |    9|          2|    4|          8|
    |expandedKey_0_ce0                   |    9|          2|    1|          2|
    |expandedKey_0_ce1                   |    9|          2|    1|          2|
    |expandedKey_1_ce0                   |    9|          2|    1|          2|
    |expandedKey_1_ce1                   |    9|          2|    1|          2|
    |expandedKey_2_ce0                   |    9|          2|    1|          2|
    |expandedKey_2_ce1                   |    9|          2|    1|          2|
    |expandedKey_3_ce0                   |    9|          2|    1|          2|
    |expandedKey_3_ce1                   |    9|          2|    1|          2|
    |grp_createRoundKey_fu_410_ap_start  |    9|          2|    1|          2|
    |grp_createRoundKey_fu_410_ptr       |   21|          4|   10|         40|
    |i_0_reg_374                         |    9|          2|    4|          8|
    |sbox_address0                       |   47|         10|    8|         80|
    |sbox_address1                       |   44|          9|    8|         72|
    |state_address0                      |   93|         19|    4|         76|
    |state_address1                      |   93|         19|    4|         76|
    |state_ce0                           |   21|          4|    1|          4|
    |state_ce1                           |   21|          4|    1|          4|
    |state_d0                            |   27|          5|    8|         40|
    |state_d1                            |   27|          5|    8|         40|
    |state_we0                           |   21|          4|    1|          4|
    |state_we1                           |   21|          4|    1|          4|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  757|        160|   73|        525|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  48|   0|   48|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |grp_addRoundKey_fu_425_ap_start_reg     |   1|   0|    1|          0|
    |grp_aes_round_fu_386_ap_start_reg       |   1|   0|    1|          0|
    |grp_createRoundKey_fu_410_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_374                             |   4|   0|    4|          0|
    |i_reg_740                               |   4|   0|    4|          0|
    |icmp_ln26_reg_736                       |   1|   0|    1|          0|
    |icmp_ln26_reg_736_pp0_iter1_reg         |   1|   0|    1|          0|
    |reg_527                                 |   8|   0|    8|          0|
    |reg_533                                 |   8|   0|    8|          0|
    |reg_539                                 |   8|   0|    8|          0|
    |reg_545                                 |   8|   0|    8|          0|
    |reg_551                                 |   8|   0|    8|          0|
    |reg_557                                 |   8|   0|    8|          0|
    |reg_563                                 |   8|   0|    8|          0|
    |reg_569                                 |   8|   0|    8|          0|
    |reg_575                                 |   8|   0|    8|          0|
    |reg_581                                 |   8|   0|    8|          0|
    |reg_587                                 |   8|   0|    8|          0|
    |reg_593                                 |   8|   0|    8|          0|
    |reg_599                                 |   8|   0|    8|          0|
    |reg_605                                 |   8|   0|    8|          0|
    |reg_611                                 |   8|   0|    8|          0|
    |reg_617                                 |   8|   0|    8|          0|
    |reg_623                                 |   8|   0|    8|          0|
    |reg_627                                 |   8|   0|    8|          0|
    |reg_631                                 |   8|   0|    8|          0|
    |reg_635                                 |   8|   0|    8|          0|
    |state_load_19_reg_775                   |   8|   0|    8|          0|
    |state_load_20_reg_780                   |   8|   0|    8|          0|
    |state_load_21_reg_795                   |   8|   0|    8|          0|
    |state_load_22_reg_800                   |   8|   0|    8|          0|
    |state_load_23_reg_815                   |   8|   0|    8|          0|
    |state_load_24_reg_820                   |   8|   0|    8|          0|
    |state_load_25_reg_835                   |   8|   0|    8|          0|
    |state_load_26_reg_840                   |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 287|   0|  287|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    aes_main   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    aes_main   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    aes_main   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    aes_main   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    aes_main   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    aes_main   | return value |
|state_address0          | out |    4|  ap_memory |     state     |     array    |
|state_ce0               | out |    1|  ap_memory |     state     |     array    |
|state_we0               | out |    1|  ap_memory |     state     |     array    |
|state_d0                | out |    8|  ap_memory |     state     |     array    |
|state_q0                |  in |    8|  ap_memory |     state     |     array    |
|state_address1          | out |    4|  ap_memory |     state     |     array    |
|state_ce1               | out |    1|  ap_memory |     state     |     array    |
|state_we1               | out |    1|  ap_memory |     state     |     array    |
|state_d1                | out |    8|  ap_memory |     state     |     array    |
|state_q1                |  in |    8|  ap_memory |     state     |     array    |
|expandedKey_0_address0  | out |    6|  ap_memory | expandedKey_0 |     array    |
|expandedKey_0_ce0       | out |    1|  ap_memory | expandedKey_0 |     array    |
|expandedKey_0_q0        |  in |    8|  ap_memory | expandedKey_0 |     array    |
|expandedKey_0_address1  | out |    6|  ap_memory | expandedKey_0 |     array    |
|expandedKey_0_ce1       | out |    1|  ap_memory | expandedKey_0 |     array    |
|expandedKey_0_q1        |  in |    8|  ap_memory | expandedKey_0 |     array    |
|expandedKey_1_address0  | out |    6|  ap_memory | expandedKey_1 |     array    |
|expandedKey_1_ce0       | out |    1|  ap_memory | expandedKey_1 |     array    |
|expandedKey_1_q0        |  in |    8|  ap_memory | expandedKey_1 |     array    |
|expandedKey_1_address1  | out |    6|  ap_memory | expandedKey_1 |     array    |
|expandedKey_1_ce1       | out |    1|  ap_memory | expandedKey_1 |     array    |
|expandedKey_1_q1        |  in |    8|  ap_memory | expandedKey_1 |     array    |
|expandedKey_2_address0  | out |    6|  ap_memory | expandedKey_2 |     array    |
|expandedKey_2_ce0       | out |    1|  ap_memory | expandedKey_2 |     array    |
|expandedKey_2_q0        |  in |    8|  ap_memory | expandedKey_2 |     array    |
|expandedKey_2_address1  | out |    6|  ap_memory | expandedKey_2 |     array    |
|expandedKey_2_ce1       | out |    1|  ap_memory | expandedKey_2 |     array    |
|expandedKey_2_q1        |  in |    8|  ap_memory | expandedKey_2 |     array    |
|expandedKey_3_address0  | out |    6|  ap_memory | expandedKey_3 |     array    |
|expandedKey_3_ce0       | out |    1|  ap_memory | expandedKey_3 |     array    |
|expandedKey_3_q0        |  in |    8|  ap_memory | expandedKey_3 |     array    |
|expandedKey_3_address1  | out |    6|  ap_memory | expandedKey_3 |     array    |
|expandedKey_3_ce1       | out |    1|  ap_memory | expandedKey_3 |     array    |
|expandedKey_3_q1        |  in |    8|  ap_memory | expandedKey_3 |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

