ARM GAS  /tmp/ccyL9pnU.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB484:
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** 
  27:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f3xx_hal_msp.c **** 
  30:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccyL9pnU.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** 
  32:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f3xx_hal_msp.c **** 
  35:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f3xx_hal_msp.c **** 
  37:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f3xx_hal_msp.c **** 
  40:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f3xx_hal_msp.c **** 
  42:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f3xx_hal_msp.c **** 
  45:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f3xx_hal_msp.c **** 
  47:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f3xx_hal_msp.c **** 
  50:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f3xx_hal_msp.c **** 
  52:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f3xx_hal_msp.c **** 
  55:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f3xx_hal_msp.c **** 
  57:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f3xx_hal_msp.c **** 
  59:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f3xx_hal_msp.c **** /**
  61:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f3xx_hal_msp.c ****   */
  63:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f3xx_hal_msp.c **** 
  67:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f3xx_hal_msp.c **** 
  69:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 69 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 69 3 view .LVU2
  39              		.loc 1 69 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 9A69     		ldr	r2, [r3, #24]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 9A61     		str	r2, [r3, #24]
  44              		.loc 1 69 3 view .LVU4
  45 000c 9A69     		ldr	r2, [r3, #24]
  46 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/ccyL9pnU.s 			page 3


  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 69 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 70 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 70 3 view .LVU8
  55              		.loc 1 70 3 view .LVU9
  56 0016 DA69     		ldr	r2, [r3, #28]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c DA61     		str	r2, [r3, #28]
  59              		.loc 1 70 3 view .LVU10
  60 001e DB69     		ldr	r3, [r3, #28]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 70 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f3xx_hal_msp.c **** 
  72:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f3xx_hal_msp.c **** 
  74:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f3xx_hal_msp.c **** 
  76:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f3xx_hal_msp.c **** }
  67              		.loc 1 77 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE484:
  79              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_CAN_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_CAN_MspInit:
  87              	.LVL0:
  88              	.LFB485:
  78:Core/Src/stm32f3xx_hal_msp.c **** 
  79:Core/Src/stm32f3xx_hal_msp.c **** /**
  80:Core/Src/stm32f3xx_hal_msp.c **** * @brief CAN MSP Initialization
  81:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f3xx_hal_msp.c **** * @param hcan: CAN handle pointer
  83:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f3xx_hal_msp.c **** */
  85:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  86:Core/Src/stm32f3xx_hal_msp.c **** {
ARM GAS  /tmp/ccyL9pnU.s 			page 4


  89              		.loc 1 86 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 86 1 is_stmt 0 view .LVU15
  94 0000 00B5     		push	{lr}
  95              		.cfi_def_cfa_offset 4
  96              		.cfi_offset 14, -4
  97 0002 89B0     		sub	sp, sp, #36
  98              		.cfi_def_cfa_offset 40
  87:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  99              		.loc 1 87 3 is_stmt 1 view .LVU16
 100              		.loc 1 87 20 is_stmt 0 view .LVU17
 101 0004 0023     		movs	r3, #0
 102 0006 0393     		str	r3, [sp, #12]
 103 0008 0493     		str	r3, [sp, #16]
 104 000a 0593     		str	r3, [sp, #20]
 105 000c 0693     		str	r3, [sp, #24]
 106 000e 0793     		str	r3, [sp, #28]
  88:Core/Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 107              		.loc 1 88 3 is_stmt 1 view .LVU18
 108              		.loc 1 88 10 is_stmt 0 view .LVU19
 109 0010 0268     		ldr	r2, [r0]
 110              		.loc 1 88 5 view .LVU20
 111 0012 204B     		ldr	r3, .L9
 112 0014 9A42     		cmp	r2, r3
 113 0016 02D0     		beq	.L8
 114              	.LVL1:
 115              	.L5:
  89:Core/Src/stm32f3xx_hal_msp.c ****   {
  90:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 0 */
  91:Core/Src/stm32f3xx_hal_msp.c **** 
  92:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 0 */
  93:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
  95:Core/Src/stm32f3xx_hal_msp.c **** 
  96:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
  98:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
  99:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX
 100:Core/Src/stm32f3xx_hal_msp.c ****     */
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 108:Core/Src/stm32f3xx_hal_msp.c ****     /* CAN interrupt Init */
 109:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 110:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 111:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 112:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 113:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN_SCE_IRQn, 0, 0);
 114:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 115:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
 116:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccyL9pnU.s 			page 5


 117:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 1 */
 118:Core/Src/stm32f3xx_hal_msp.c ****   }
 119:Core/Src/stm32f3xx_hal_msp.c **** 
 120:Core/Src/stm32f3xx_hal_msp.c **** }
 116              		.loc 1 120 1 view .LVU21
 117 0018 09B0     		add	sp, sp, #36
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 4
 120              		@ sp needed
 121 001a 5DF804FB 		ldr	pc, [sp], #4
 122              	.LVL2:
 123              	.L8:
 124              		.cfi_restore_state
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 125              		.loc 1 94 5 is_stmt 1 view .LVU22
 126              	.LBB4:
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 127              		.loc 1 94 5 view .LVU23
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 128              		.loc 1 94 5 view .LVU24
 129 001e 03F5D633 		add	r3, r3, #109568
 130 0022 DA69     		ldr	r2, [r3, #28]
 131 0024 42F00072 		orr	r2, r2, #33554432
 132 0028 DA61     		str	r2, [r3, #28]
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 133              		.loc 1 94 5 view .LVU25
 134 002a DA69     		ldr	r2, [r3, #28]
 135 002c 02F00072 		and	r2, r2, #33554432
 136 0030 0192     		str	r2, [sp, #4]
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 137              		.loc 1 94 5 view .LVU26
 138 0032 019A     		ldr	r2, [sp, #4]
 139              	.LBE4:
  94:Core/Src/stm32f3xx_hal_msp.c **** 
 140              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 141              		.loc 1 96 5 view .LVU28
 142              	.LBB5:
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 143              		.loc 1 96 5 view .LVU29
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 144              		.loc 1 96 5 view .LVU30
 145 0034 5A69     		ldr	r2, [r3, #20]
 146 0036 42F40032 		orr	r2, r2, #131072
 147 003a 5A61     		str	r2, [r3, #20]
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 148              		.loc 1 96 5 view .LVU31
 149 003c 5B69     		ldr	r3, [r3, #20]
 150 003e 03F40033 		and	r3, r3, #131072
 151 0042 0293     		str	r3, [sp, #8]
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 152              		.loc 1 96 5 view .LVU32
 153 0044 029B     		ldr	r3, [sp, #8]
 154              	.LBE5:
  96:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 155              		.loc 1 96 5 view .LVU33
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccyL9pnU.s 			page 6


 156              		.loc 1 101 5 view .LVU34
 101:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 157              		.loc 1 101 25 is_stmt 0 view .LVU35
 158 0046 4FF4C053 		mov	r3, #6144
 159 004a 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 102 5 is_stmt 1 view .LVU36
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 102 26 is_stmt 0 view .LVU37
 162 004c 0223     		movs	r3, #2
 163 004e 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 164              		.loc 1 103 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 165              		.loc 1 104 5 view .LVU39
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 166              		.loc 1 104 27 is_stmt 0 view .LVU40
 167 0050 0323     		movs	r3, #3
 168 0052 0693     		str	r3, [sp, #24]
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 169              		.loc 1 105 5 is_stmt 1 view .LVU41
 105:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 170              		.loc 1 105 31 is_stmt 0 view .LVU42
 171 0054 0923     		movs	r3, #9
 172 0056 0793     		str	r3, [sp, #28]
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 173              		.loc 1 106 5 is_stmt 1 view .LVU43
 174 0058 03A9     		add	r1, sp, #12
 175 005a 4FF09040 		mov	r0, #1207959552
 176              	.LVL3:
 106:Core/Src/stm32f3xx_hal_msp.c **** 
 177              		.loc 1 106 5 is_stmt 0 view .LVU44
 178 005e FFF7FEFF 		bl	HAL_GPIO_Init
 179              	.LVL4:
 109:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 180              		.loc 1 109 5 is_stmt 1 view .LVU45
 181 0062 0022     		movs	r2, #0
 182 0064 1146     		mov	r1, r2
 183 0066 1420     		movs	r0, #20
 184 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 185              	.LVL5:
 110:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 186              		.loc 1 110 5 view .LVU46
 187 006c 1420     		movs	r0, #20
 188 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 189              	.LVL6:
 111:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 190              		.loc 1 111 5 view .LVU47
 191 0072 0022     		movs	r2, #0
 192 0074 1146     		mov	r1, r2
 193 0076 1520     		movs	r0, #21
 194 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 195              	.LVL7:
 112:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN_SCE_IRQn, 0, 0);
 196              		.loc 1 112 5 view .LVU48
 197 007c 1520     		movs	r0, #21
 198 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccyL9pnU.s 			page 7


 199              	.LVL8:
 113:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 200              		.loc 1 113 5 view .LVU49
 201 0082 0022     		movs	r2, #0
 202 0084 1146     		mov	r1, r2
 203 0086 1620     		movs	r0, #22
 204 0088 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 205              	.LVL9:
 114:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
 206              		.loc 1 114 5 view .LVU50
 207 008c 1620     		movs	r0, #22
 208 008e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 209              	.LVL10:
 210              		.loc 1 120 1 is_stmt 0 view .LVU51
 211 0092 C1E7     		b	.L5
 212              	.L10:
 213              		.align	2
 214              	.L9:
 215 0094 00640040 		.word	1073767424
 216              		.cfi_endproc
 217              	.LFE485:
 219              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 220              		.align	1
 221              		.global	HAL_CAN_MspDeInit
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	HAL_CAN_MspDeInit:
 227              	.LVL11:
 228              	.LFB486:
 121:Core/Src/stm32f3xx_hal_msp.c **** 
 122:Core/Src/stm32f3xx_hal_msp.c **** /**
 123:Core/Src/stm32f3xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 124:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 125:Core/Src/stm32f3xx_hal_msp.c **** * @param hcan: CAN handle pointer
 126:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 127:Core/Src/stm32f3xx_hal_msp.c **** */
 128:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 129:Core/Src/stm32f3xx_hal_msp.c **** {
 229              		.loc 1 129 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		.loc 1 129 1 is_stmt 0 view .LVU53
 234 0000 08B5     		push	{r3, lr}
 235              		.cfi_def_cfa_offset 8
 236              		.cfi_offset 3, -8
 237              		.cfi_offset 14, -4
 130:Core/Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 238              		.loc 1 130 3 is_stmt 1 view .LVU54
 239              		.loc 1 130 10 is_stmt 0 view .LVU55
 240 0002 0268     		ldr	r2, [r0]
 241              		.loc 1 130 5 view .LVU56
 242 0004 0C4B     		ldr	r3, .L15
 243 0006 9A42     		cmp	r2, r3
 244 0008 00D0     		beq	.L14
 245              	.LVL12:
ARM GAS  /tmp/ccyL9pnU.s 			page 8


 246              	.L11:
 131:Core/Src/stm32f3xx_hal_msp.c ****   {
 132:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 0 */
 133:Core/Src/stm32f3xx_hal_msp.c **** 
 134:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 0 */
 135:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 136:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 137:Core/Src/stm32f3xx_hal_msp.c **** 
 138:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 139:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
 140:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX
 141:Core/Src/stm32f3xx_hal_msp.c ****     */
 142:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 143:Core/Src/stm32f3xx_hal_msp.c **** 
 144:Core/Src/stm32f3xx_hal_msp.c ****     /* CAN interrupt DeInit */
 145:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_LP_CAN_RX0_IRQn);
 146:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN_RX1_IRQn);
 147:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN_SCE_IRQn);
 148:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 149:Core/Src/stm32f3xx_hal_msp.c **** 
 150:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 1 */
 151:Core/Src/stm32f3xx_hal_msp.c ****   }
 152:Core/Src/stm32f3xx_hal_msp.c **** 
 153:Core/Src/stm32f3xx_hal_msp.c **** }
 247              		.loc 1 153 1 view .LVU57
 248 000a 08BD     		pop	{r3, pc}
 249              	.LVL13:
 250              	.L14:
 136:Core/Src/stm32f3xx_hal_msp.c **** 
 251              		.loc 1 136 5 is_stmt 1 view .LVU58
 252 000c 0B4A     		ldr	r2, .L15+4
 253 000e D369     		ldr	r3, [r2, #28]
 254 0010 23F00073 		bic	r3, r3, #33554432
 255 0014 D361     		str	r3, [r2, #28]
 142:Core/Src/stm32f3xx_hal_msp.c **** 
 256              		.loc 1 142 5 view .LVU59
 257 0016 4FF4C051 		mov	r1, #6144
 258 001a 4FF09040 		mov	r0, #1207959552
 259              	.LVL14:
 142:Core/Src/stm32f3xx_hal_msp.c **** 
 260              		.loc 1 142 5 is_stmt 0 view .LVU60
 261 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 262              	.LVL15:
 145:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN_RX1_IRQn);
 263              		.loc 1 145 5 is_stmt 1 view .LVU61
 264 0022 1420     		movs	r0, #20
 265 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 266              	.LVL16:
 146:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN_SCE_IRQn);
 267              		.loc 1 146 5 view .LVU62
 268 0028 1520     		movs	r0, #21
 269 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 270              	.LVL17:
 147:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 271              		.loc 1 147 5 view .LVU63
 272 002e 1620     		movs	r0, #22
 273 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /tmp/ccyL9pnU.s 			page 9


 274              	.LVL18:
 275              		.loc 1 153 1 is_stmt 0 view .LVU64
 276 0034 E9E7     		b	.L11
 277              	.L16:
 278 0036 00BF     		.align	2
 279              	.L15:
 280 0038 00640040 		.word	1073767424
 281 003c 00100240 		.word	1073876992
 282              		.cfi_endproc
 283              	.LFE486:
 285              		.text
 286              	.Letext0:
 287              		.file 2 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
 288              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 289              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 290              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 291              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 292              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_can.h"
 293              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 294              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h"
ARM GAS  /tmp/ccyL9pnU.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f3xx_hal_msp.c
     /tmp/ccyL9pnU.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccyL9pnU.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccyL9pnU.s:75     .text.HAL_MspInit:0000002c $d
     /tmp/ccyL9pnU.s:80     .text.HAL_CAN_MspInit:00000000 $t
     /tmp/ccyL9pnU.s:86     .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
     /tmp/ccyL9pnU.s:215    .text.HAL_CAN_MspInit:00000094 $d
     /tmp/ccyL9pnU.s:220    .text.HAL_CAN_MspDeInit:00000000 $t
     /tmp/ccyL9pnU.s:226    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
     /tmp/ccyL9pnU.s:280    .text.HAL_CAN_MspDeInit:00000038 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
