
Temp_Prueba.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009560  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08009670  08009670  0000a670  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b1c  08009b1c  0000b1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009b1c  08009b1c  0000ab1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b24  08009b24  0000b1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b24  08009b24  0000ab24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009b28  08009b28  0000ab28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08009b2c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001dc  08009d08  0000b1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  08009d08  0000b430  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e258  00000000  00000000  0000b205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002935  00000000  00000000  0001945d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f40  00000000  00000000  0001bd98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bcc  00000000  00000000  0001ccd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d78  00000000  00000000  0001d8a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000135e9  00000000  00000000  0003761c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091fb7  00000000  00000000  0004ac05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcbbc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055e4  00000000  00000000  000dcc00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000e21e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08009658 	.word	0x08009658

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08009658 	.word	0x08009658

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpun>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001118:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800111c:	d102      	bne.n	8001124 <__aeabi_fcmpun+0x14>
 800111e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001122:	d108      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001124:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001128:	d102      	bne.n	8001130 <__aeabi_fcmpun+0x20>
 800112a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800112e:	d102      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001130:	f04f 0000 	mov.w	r0, #0
 8001134:	4770      	bx	lr
 8001136:	f04f 0001 	mov.w	r0, #1
 800113a:	4770      	bx	lr

0800113c <__aeabi_d2lz>:
 800113c:	b538      	push	{r3, r4, r5, lr}
 800113e:	2200      	movs	r2, #0
 8001140:	2300      	movs	r3, #0
 8001142:	4604      	mov	r4, r0
 8001144:	460d      	mov	r5, r1
 8001146:	f7ff fc39 	bl	80009bc <__aeabi_dcmplt>
 800114a:	b928      	cbnz	r0, 8001158 <__aeabi_d2lz+0x1c>
 800114c:	4620      	mov	r0, r4
 800114e:	4629      	mov	r1, r5
 8001150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001154:	f000 b80a 	b.w	800116c <__aeabi_d2ulz>
 8001158:	4620      	mov	r0, r4
 800115a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800115e:	f000 f805 	bl	800116c <__aeabi_d2ulz>
 8001162:	4240      	negs	r0, r0
 8001164:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001168:	bd38      	pop	{r3, r4, r5, pc}
 800116a:	bf00      	nop

0800116c <__aeabi_d2ulz>:
 800116c:	b5d0      	push	{r4, r6, r7, lr}
 800116e:	2200      	movs	r2, #0
 8001170:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <__aeabi_d2ulz+0x34>)
 8001172:	4606      	mov	r6, r0
 8001174:	460f      	mov	r7, r1
 8001176:	f7ff f9af 	bl	80004d8 <__aeabi_dmul>
 800117a:	f7ff fc85 	bl	8000a88 <__aeabi_d2uiz>
 800117e:	4604      	mov	r4, r0
 8001180:	f7ff f930 	bl	80003e4 <__aeabi_ui2d>
 8001184:	2200      	movs	r2, #0
 8001186:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <__aeabi_d2ulz+0x38>)
 8001188:	f7ff f9a6 	bl	80004d8 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4630      	mov	r0, r6
 8001192:	4639      	mov	r1, r7
 8001194:	f7fe ffe8 	bl	8000168 <__aeabi_dsub>
 8001198:	f7ff fc76 	bl	8000a88 <__aeabi_d2uiz>
 800119c:	4621      	mov	r1, r4
 800119e:	bdd0      	pop	{r4, r6, r7, pc}
 80011a0:	3df00000 	.word	0x3df00000
 80011a4:	41f00000 	.word	0x41f00000

080011a8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011b8:	4b18      	ldr	r3, [pc, #96]	@ (800121c <MX_ADC1_Init+0x74>)
 80011ba:	4a19      	ldr	r2, [pc, #100]	@ (8001220 <MX_ADC1_Init+0x78>)
 80011bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011be:	4b17      	ldr	r3, [pc, #92]	@ (800121c <MX_ADC1_Init+0x74>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011c4:	4b15      	ldr	r3, [pc, #84]	@ (800121c <MX_ADC1_Init+0x74>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ca:	4b14      	ldr	r3, [pc, #80]	@ (800121c <MX_ADC1_Init+0x74>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_ADC1_Init+0x74>)
 80011d2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80011d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011d8:	4b10      	ldr	r3, [pc, #64]	@ (800121c <MX_ADC1_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80011de:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_ADC1_Init+0x74>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011e4:	480d      	ldr	r0, [pc, #52]	@ (800121c <MX_ADC1_Init+0x74>)
 80011e6:	f000 ff99 	bl	800211c <HAL_ADC_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80011f0:	f000 fd3e 	bl	8001c70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011f8:	2301      	movs	r3, #1
 80011fa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80011fc:	2307      	movs	r3, #7
 80011fe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	4619      	mov	r1, r3
 8001204:	4805      	ldr	r0, [pc, #20]	@ (800121c <MX_ADC1_Init+0x74>)
 8001206:	f001 fa4d 	bl	80026a4 <HAL_ADC_ConfigChannel>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001210:	f000 fd2e 	bl	8001c70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200001f8 	.word	0x200001f8
 8001220:	40012400 	.word	0x40012400

08001224 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b088      	sub	sp, #32
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a14      	ldr	r2, [pc, #80]	@ (8001290 <HAL_ADC_MspInit+0x6c>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d121      	bne.n	8001288 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001244:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	4a12      	ldr	r2, [pc, #72]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 800124a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800124e:	6193      	str	r3, [r2, #24]
 8001250:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125c:	4b0d      	ldr	r3, [pc, #52]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	4a0c      	ldr	r2, [pc, #48]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 8001262:	f043 0304 	orr.w	r3, r3, #4
 8001266:	6193      	str	r3, [r2, #24]
 8001268:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	f003 0304 	and.w	r3, r3, #4
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001274:	2301      	movs	r3, #1
 8001276:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001278:	2303      	movs	r3, #3
 800127a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127c:	f107 0310 	add.w	r3, r7, #16
 8001280:	4619      	mov	r1, r3
 8001282:	4805      	ldr	r0, [pc, #20]	@ (8001298 <HAL_ADC_MspInit+0x74>)
 8001284:	f001 fd5e 	bl	8002d44 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001288:	bf00      	nop
 800128a:	3720      	adds	r7, #32
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40012400 	.word	0x40012400
 8001294:	40021000 	.word	0x40021000
 8001298:	40010800 	.word	0x40010800

0800129c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b088      	sub	sp, #32
 80012a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a2:	f107 0310 	add.w	r3, r7, #16
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a2c      	ldr	r2, [pc, #176]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012b6:	f043 0310 	orr.w	r3, r3, #16
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0310 	and.w	r3, r3, #16
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c8:	4b27      	ldr	r3, [pc, #156]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	4a26      	ldr	r2, [pc, #152]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012ce:	f043 0320 	orr.w	r3, r3, #32
 80012d2:	6193      	str	r3, [r2, #24]
 80012d4:	4b24      	ldr	r3, [pc, #144]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012d6:	699b      	ldr	r3, [r3, #24]
 80012d8:	f003 0320 	and.w	r3, r3, #32
 80012dc:	60bb      	str	r3, [r7, #8]
 80012de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e0:	4b21      	ldr	r3, [pc, #132]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	4a20      	ldr	r2, [pc, #128]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012e6:	f043 0304 	orr.w	r3, r3, #4
 80012ea:	6193      	str	r3, [r2, #24]
 80012ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	f003 0304 	and.w	r3, r3, #4
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	4a1a      	ldr	r2, [pc, #104]	@ (8001368 <MX_GPIO_Init+0xcc>)
 80012fe:	f043 0308 	orr.w	r3, r3, #8
 8001302:	6193      	str	r3, [r2, #24]
 8001304:	4b18      	ldr	r3, [pc, #96]	@ (8001368 <MX_GPIO_Init+0xcc>)
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	f003 0308 	and.w	r3, r3, #8
 800130c:	603b      	str	r3, [r7, #0]
 800130e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001310:	2200      	movs	r2, #0
 8001312:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001316:	4815      	ldr	r0, [pc, #84]	@ (800136c <MX_GPIO_Init+0xd0>)
 8001318:	f001 fe98 	bl	800304c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEATER_EN_GPIO_Port, HEATER_EN_Pin, GPIO_PIN_RESET);
 800131c:	2200      	movs	r2, #0
 800131e:	2120      	movs	r1, #32
 8001320:	4813      	ldr	r0, [pc, #76]	@ (8001370 <MX_GPIO_Init+0xd4>)
 8001322:	f001 fe93 	bl	800304c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001326:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800132a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132c:	2301      	movs	r3, #1
 800132e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001334:	2302      	movs	r3, #2
 8001336:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	4619      	mov	r1, r3
 800133e:	480b      	ldr	r0, [pc, #44]	@ (800136c <MX_GPIO_Init+0xd0>)
 8001340:	f001 fd00 	bl	8002d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : HEATER_EN_Pin */
  GPIO_InitStruct.Pin = HEATER_EN_Pin;
 8001344:	2320      	movs	r3, #32
 8001346:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001348:	2301      	movs	r3, #1
 800134a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001350:	2302      	movs	r3, #2
 8001352:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HEATER_EN_GPIO_Port, &GPIO_InitStruct);
 8001354:	f107 0310 	add.w	r3, r7, #16
 8001358:	4619      	mov	r1, r3
 800135a:	4805      	ldr	r0, [pc, #20]	@ (8001370 <MX_GPIO_Init+0xd4>)
 800135c:	f001 fcf2 	bl	8002d44 <HAL_GPIO_Init>

}
 8001360:	bf00      	nop
 8001362:	3720      	adds	r7, #32
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40021000 	.word	0x40021000
 800136c:	40011000 	.word	0x40011000
 8001370:	40010c00 	.word	0x40010c00

08001374 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af02      	add	r7, sp, #8
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	f023 030f 	bic.w	r3, r3, #15
 8001384:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	011b      	lsls	r3, r3, #4
 800138a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	f043 030c 	orr.w	r3, r3, #12
 8001392:	b2db      	uxtb	r3, r3
 8001394:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	f043 0308 	orr.w	r3, r3, #8
 800139c:	b2db      	uxtb	r3, r3
 800139e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 80013a0:	7bbb      	ldrb	r3, [r7, #14]
 80013a2:	f043 030c 	orr.w	r3, r3, #12
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
 80013ac:	f043 0308 	orr.w	r3, r3, #8
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80013b4:	f107 0208 	add.w	r2, r7, #8
 80013b8:	2364      	movs	r3, #100	@ 0x64
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	2304      	movs	r3, #4
 80013be:	214e      	movs	r1, #78	@ 0x4e
 80013c0:	4803      	ldr	r0, [pc, #12]	@ (80013d0 <lcd_send_cmd+0x5c>)
 80013c2:	f001 ff9f 	bl	8003304 <HAL_I2C_Master_Transmit>
}
 80013c6:	bf00      	nop
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000228 	.word	0x20000228

080013d4 <lcd_send_data>:

void lcd_send_data (char data)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af02      	add	r7, sp, #8
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	f023 030f 	bic.w	r3, r3, #15
 80013e4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	011b      	lsls	r3, r3, #4
 80013ea:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
 80013ee:	f043 030d 	orr.w	r3, r3, #13
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 80013f6:	7bfb      	ldrb	r3, [r7, #15]
 80013f8:	f043 0309 	orr.w	r3, r3, #9
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 8001400:	7bbb      	ldrb	r3, [r7, #14]
 8001402:	f043 030d 	orr.w	r3, r3, #13
 8001406:	b2db      	uxtb	r3, r3
 8001408:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 800140a:	7bbb      	ldrb	r3, [r7, #14]
 800140c:	f043 0309 	orr.w	r3, r3, #9
 8001410:	b2db      	uxtb	r3, r3
 8001412:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001414:	f107 0208 	add.w	r2, r7, #8
 8001418:	2364      	movs	r3, #100	@ 0x64
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	2304      	movs	r3, #4
 800141e:	214e      	movs	r1, #78	@ 0x4e
 8001420:	4803      	ldr	r0, [pc, #12]	@ (8001430 <lcd_send_data+0x5c>)
 8001422:	f001 ff6f 	bl	8003304 <HAL_I2C_Master_Transmit>
}
 8001426:	bf00      	nop
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000228 	.word	0x20000228

08001434 <lcd_clear>:

void lcd_clear (void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 800143a:	2080      	movs	r0, #128	@ 0x80
 800143c:	f7ff ff9a 	bl	8001374 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001440:	2300      	movs	r3, #0
 8001442:	607b      	str	r3, [r7, #4]
 8001444:	e005      	b.n	8001452 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001446:	2020      	movs	r0, #32
 8001448:	f7ff ffc4 	bl	80013d4 <lcd_send_data>
	for (int i=0; i<70; i++)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	3301      	adds	r3, #1
 8001450:	607b      	str	r3, [r7, #4]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2b45      	cmp	r3, #69	@ 0x45
 8001456:	ddf6      	ble.n	8001446 <lcd_clear+0x12>
	}
}
 8001458:	bf00      	nop
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	6039      	str	r1, [r7, #0]
    switch (row)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d003      	beq.n	800147a <lcd_put_cur+0x18>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d005      	beq.n	8001484 <lcd_put_cur+0x22>
 8001478:	e009      	b.n	800148e <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001480:	603b      	str	r3, [r7, #0]
            break;
 8001482:	e004      	b.n	800148e <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800148a:	603b      	str	r3, [r7, #0]
            break;
 800148c:	bf00      	nop
    }

    lcd_send_cmd (col);
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	b2db      	uxtb	r3, r3
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff ff6e 	bl	8001374 <lcd_send_cmd>
}
 8001498:	bf00      	nop
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <lcd_init>:


void lcd_init (void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80014a4:	2032      	movs	r0, #50	@ 0x32
 80014a6:	f000 fe15 	bl	80020d4 <HAL_Delay>
	lcd_send_cmd (0x30);
 80014aa:	2030      	movs	r0, #48	@ 0x30
 80014ac:	f7ff ff62 	bl	8001374 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80014b0:	2005      	movs	r0, #5
 80014b2:	f000 fe0f 	bl	80020d4 <HAL_Delay>
	lcd_send_cmd (0x30);
 80014b6:	2030      	movs	r0, #48	@ 0x30
 80014b8:	f7ff ff5c 	bl	8001374 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80014bc:	2001      	movs	r0, #1
 80014be:	f000 fe09 	bl	80020d4 <HAL_Delay>
	lcd_send_cmd (0x30);
 80014c2:	2030      	movs	r0, #48	@ 0x30
 80014c4:	f7ff ff56 	bl	8001374 <lcd_send_cmd>
	HAL_Delay(10);
 80014c8:	200a      	movs	r0, #10
 80014ca:	f000 fe03 	bl	80020d4 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80014ce:	2020      	movs	r0, #32
 80014d0:	f7ff ff50 	bl	8001374 <lcd_send_cmd>
	HAL_Delay(10);
 80014d4:	200a      	movs	r0, #10
 80014d6:	f000 fdfd 	bl	80020d4 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80014da:	2028      	movs	r0, #40	@ 0x28
 80014dc:	f7ff ff4a 	bl	8001374 <lcd_send_cmd>
	HAL_Delay(1);
 80014e0:	2001      	movs	r0, #1
 80014e2:	f000 fdf7 	bl	80020d4 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80014e6:	2008      	movs	r0, #8
 80014e8:	f7ff ff44 	bl	8001374 <lcd_send_cmd>
	HAL_Delay(1);
 80014ec:	2001      	movs	r0, #1
 80014ee:	f000 fdf1 	bl	80020d4 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80014f2:	2001      	movs	r0, #1
 80014f4:	f7ff ff3e 	bl	8001374 <lcd_send_cmd>
	HAL_Delay(1);
 80014f8:	2001      	movs	r0, #1
 80014fa:	f000 fdeb 	bl	80020d4 <HAL_Delay>
	HAL_Delay(1);
 80014fe:	2001      	movs	r0, #1
 8001500:	f000 fde8 	bl	80020d4 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001504:	2006      	movs	r0, #6
 8001506:	f7ff ff35 	bl	8001374 <lcd_send_cmd>
	HAL_Delay(1);
 800150a:	2001      	movs	r0, #1
 800150c:	f000 fde2 	bl	80020d4 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001510:	200c      	movs	r0, #12
 8001512:	f7ff ff2f 	bl	8001374 <lcd_send_cmd>
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}

0800151a <lcd_send_string>:

void lcd_send_string (char *str)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001522:	e006      	b.n	8001532 <lcd_send_string+0x18>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	1c5a      	adds	r2, r3, #1
 8001528:	607a      	str	r2, [r7, #4]
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff ff51 	bl	80013d4 <lcd_send_data>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1f4      	bne.n	8001524 <lcd_send_string+0xa>
}
 800153a:	bf00      	nop
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001548:	4b12      	ldr	r3, [pc, #72]	@ (8001594 <MX_I2C1_Init+0x50>)
 800154a:	4a13      	ldr	r2, [pc, #76]	@ (8001598 <MX_I2C1_Init+0x54>)
 800154c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800154e:	4b11      	ldr	r3, [pc, #68]	@ (8001594 <MX_I2C1_Init+0x50>)
 8001550:	4a12      	ldr	r2, [pc, #72]	@ (800159c <MX_I2C1_Init+0x58>)
 8001552:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001554:	4b0f      	ldr	r3, [pc, #60]	@ (8001594 <MX_I2C1_Init+0x50>)
 8001556:	2200      	movs	r2, #0
 8001558:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800155a:	4b0e      	ldr	r3, [pc, #56]	@ (8001594 <MX_I2C1_Init+0x50>)
 800155c:	2200      	movs	r2, #0
 800155e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001560:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <MX_I2C1_Init+0x50>)
 8001562:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001566:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001568:	4b0a      	ldr	r3, [pc, #40]	@ (8001594 <MX_I2C1_Init+0x50>)
 800156a:	2200      	movs	r2, #0
 800156c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800156e:	4b09      	ldr	r3, [pc, #36]	@ (8001594 <MX_I2C1_Init+0x50>)
 8001570:	2200      	movs	r2, #0
 8001572:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001574:	4b07      	ldr	r3, [pc, #28]	@ (8001594 <MX_I2C1_Init+0x50>)
 8001576:	2200      	movs	r2, #0
 8001578:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800157a:	4b06      	ldr	r3, [pc, #24]	@ (8001594 <MX_I2C1_Init+0x50>)
 800157c:	2200      	movs	r2, #0
 800157e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001580:	4804      	ldr	r0, [pc, #16]	@ (8001594 <MX_I2C1_Init+0x50>)
 8001582:	f001 fd7b 	bl	800307c <HAL_I2C_Init>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800158c:	f000 fb70 	bl	8001c70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001590:	bf00      	nop
 8001592:	bd80      	pop	{r7, pc}
 8001594:	20000228 	.word	0x20000228
 8001598:	40005400 	.word	0x40005400
 800159c:	000186a0 	.word	0x000186a0

080015a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b088      	sub	sp, #32
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a8:	f107 0310 	add.w	r3, r7, #16
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a15      	ldr	r2, [pc, #84]	@ (8001610 <HAL_I2C_MspInit+0x70>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d123      	bne.n	8001608 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c0:	4b14      	ldr	r3, [pc, #80]	@ (8001614 <HAL_I2C_MspInit+0x74>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	4a13      	ldr	r2, [pc, #76]	@ (8001614 <HAL_I2C_MspInit+0x74>)
 80015c6:	f043 0308 	orr.w	r3, r3, #8
 80015ca:	6193      	str	r3, [r2, #24]
 80015cc:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <HAL_I2C_MspInit+0x74>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	f003 0308 	and.w	r3, r3, #8
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015d8:	23c0      	movs	r3, #192	@ 0xc0
 80015da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015dc:	2312      	movs	r3, #18
 80015de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015e0:	2303      	movs	r3, #3
 80015e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e4:	f107 0310 	add.w	r3, r7, #16
 80015e8:	4619      	mov	r1, r3
 80015ea:	480b      	ldr	r0, [pc, #44]	@ (8001618 <HAL_I2C_MspInit+0x78>)
 80015ec:	f001 fbaa 	bl	8002d44 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015f0:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <HAL_I2C_MspInit+0x74>)
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	4a07      	ldr	r2, [pc, #28]	@ (8001614 <HAL_I2C_MspInit+0x74>)
 80015f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015fa:	61d3      	str	r3, [r2, #28]
 80015fc:	4b05      	ldr	r3, [pc, #20]	@ (8001614 <HAL_I2C_MspInit+0x74>)
 80015fe:	69db      	ldr	r3, [r3, #28]
 8001600:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001608:	bf00      	nop
 800160a:	3720      	adds	r7, #32
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40005400 	.word	0x40005400
 8001614:	40021000 	.word	0x40021000
 8001618:	40010c00 	.word	0x40010c00

0800161c <adc_to_voltage>:
#define T_MAX_C     270.0f    // Corte por seguridad (C)
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
static inline float adc_to_voltage(uint16_t adc) { return (adc * VREF) / ADCMAX; }
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	80fb      	strh	r3, [r7, #6]
 8001626:	88fb      	ldrh	r3, [r7, #6]
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff fb57 	bl	8000cdc <__aeabi_i2f>
 800162e:	4603      	mov	r3, r0
 8001630:	4906      	ldr	r1, [pc, #24]	@ (800164c <adc_to_voltage+0x30>)
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff fba6 	bl	8000d84 <__aeabi_fmul>
 8001638:	4603      	mov	r3, r0
 800163a:	4905      	ldr	r1, [pc, #20]	@ (8001650 <adc_to_voltage+0x34>)
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fc55 	bl	8000eec <__aeabi_fdiv>
 8001642:	4603      	mov	r3, r0
 8001644:	4618      	mov	r0, r3
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40533333 	.word	0x40533333
 8001650:	457ff000 	.word	0x457ff000

08001654 <heater_set>:
static inline void heater_set(bool on) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(HEATER_EN_GPIO_Port, HEATER_EN_Pin, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	461a      	mov	r2, r3
 8001662:	2120      	movs	r1, #32
 8001664:	4803      	ldr	r0, [pc, #12]	@ (8001674 <heater_set+0x20>)
 8001666:	f001 fcf1 	bl	800304c <HAL_GPIO_WritePin>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40010c00 	.word	0x40010c00

08001678 <adc_read_once>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Lee 1 vez ADC
static uint16_t adc_read_once(void) {
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc1);
 800167e:	480a      	ldr	r0, [pc, #40]	@ (80016a8 <adc_read_once+0x30>)
 8001680:	f000 fe24 	bl	80022cc <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001684:	f04f 31ff 	mov.w	r1, #4294967295
 8001688:	4807      	ldr	r0, [pc, #28]	@ (80016a8 <adc_read_once+0x30>)
 800168a:	f000 fef9 	bl	8002480 <HAL_ADC_PollForConversion>
  uint16_t v = (uint16_t)HAL_ADC_GetValue(&hadc1);
 800168e:	4806      	ldr	r0, [pc, #24]	@ (80016a8 <adc_read_once+0x30>)
 8001690:	f000 fffc 	bl	800268c <HAL_ADC_GetValue>
 8001694:	4603      	mov	r3, r0
 8001696:	80fb      	strh	r3, [r7, #6]
  HAL_ADC_Stop(&hadc1);
 8001698:	4803      	ldr	r0, [pc, #12]	@ (80016a8 <adc_read_once+0x30>)
 800169a:	f000 fec5 	bl	8002428 <HAL_ADC_Stop>
  return v;
 800169e:	88fb      	ldrh	r3, [r7, #6]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200001f8 	.word	0x200001f8

080016ac <adc_read_avg>:

// Promedio robusto con descarte min/max
static uint16_t adc_read_avg(uint8_t n) {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b086      	sub	sp, #24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	71fb      	strb	r3, [r7, #7]
  uint32_t acc = 0; uint16_t vmin = 0xFFFF, vmax = 0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
 80016ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016be:	827b      	strh	r3, [r7, #18]
 80016c0:	2300      	movs	r3, #0
 80016c2:	823b      	strh	r3, [r7, #16]
  for (uint8_t i = 0; i < n; i++) {
 80016c4:	2300      	movs	r3, #0
 80016c6:	73fb      	strb	r3, [r7, #15]
 80016c8:	e016      	b.n	80016f8 <adc_read_avg+0x4c>
    uint16_t v = adc_read_once();
 80016ca:	f7ff ffd5 	bl	8001678 <adc_read_once>
 80016ce:	4603      	mov	r3, r0
 80016d0:	81bb      	strh	r3, [r7, #12]
    if (v < vmin) vmin = v;
 80016d2:	89ba      	ldrh	r2, [r7, #12]
 80016d4:	8a7b      	ldrh	r3, [r7, #18]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d201      	bcs.n	80016de <adc_read_avg+0x32>
 80016da:	89bb      	ldrh	r3, [r7, #12]
 80016dc:	827b      	strh	r3, [r7, #18]
    if (v > vmax) vmax = v;
 80016de:	89ba      	ldrh	r2, [r7, #12]
 80016e0:	8a3b      	ldrh	r3, [r7, #16]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d901      	bls.n	80016ea <adc_read_avg+0x3e>
 80016e6:	89bb      	ldrh	r3, [r7, #12]
 80016e8:	823b      	strh	r3, [r7, #16]
    acc += v;
 80016ea:	89bb      	ldrh	r3, [r7, #12]
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	4413      	add	r3, r2
 80016f0:	617b      	str	r3, [r7, #20]
  for (uint8_t i = 0; i < n; i++) {
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
 80016f4:	3301      	adds	r3, #1
 80016f6:	73fb      	strb	r3, [r7, #15]
 80016f8:	7bfa      	ldrb	r2, [r7, #15]
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d3e4      	bcc.n	80016ca <adc_read_avg+0x1e>
  }
  if (n > 2) { acc -= vmin + vmax; return (uint16_t)(acc / (n - 2)); }
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	2b02      	cmp	r3, #2
 8001704:	d90e      	bls.n	8001724 <adc_read_avg+0x78>
 8001706:	8a7a      	ldrh	r2, [r7, #18]
 8001708:	8a3b      	ldrh	r3, [r7, #16]
 800170a:	4413      	add	r3, r2
 800170c:	461a      	mov	r2, r3
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	1a9b      	subs	r3, r3, r2
 8001712:	617b      	str	r3, [r7, #20]
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	3b02      	subs	r3, #2
 8001718:	461a      	mov	r2, r3
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001720:	b29b      	uxth	r3, r3
 8001722:	e004      	b.n	800172e <adc_read_avg+0x82>
  return (uint16_t)(acc / n);
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	697a      	ldr	r2, [r7, #20]
 8001728:	fbb2 f3f3 	udiv	r3, r2, r3
 800172c:	b29b      	uxth	r3, r3
}
 800172e:	4618      	mov	r0, r3
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <ntc_temp_c_from_adc>:

// ADC -> Voltaje -> R_NTC -> Temperatura (modelo Beta)
static float ntc_temp_c_from_adc(uint16_t adc) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	80fb      	strh	r3, [r7, #6]
  float v = adc_to_voltage(adc);
 8001742:	88fb      	ldrh	r3, [r7, #6]
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff69 	bl	800161c <adc_to_voltage>
 800174a:	6178      	str	r0, [r7, #20]
  if (v <= 0.0f || v >= VREF) return NAN;         // fuera de rango  sensor invlido
 800174c:	f04f 0100 	mov.w	r1, #0
 8001750:	6978      	ldr	r0, [r7, #20]
 8001752:	f7ff fcbf 	bl	80010d4 <__aeabi_fcmple>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d106      	bne.n	800176a <ntc_temp_c_from_adc+0x32>
 800175c:	491e      	ldr	r1, [pc, #120]	@ (80017d8 <ntc_temp_c_from_adc+0xa0>)
 800175e:	6978      	ldr	r0, [r7, #20]
 8001760:	f7ff fcc2 	bl	80010e8 <__aeabi_fcmpge>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <ntc_temp_c_from_adc+0x36>
 800176a:	4b1c      	ldr	r3, [pc, #112]	@ (80017dc <ntc_temp_c_from_adc+0xa4>)
 800176c:	e02f      	b.n	80017ce <ntc_temp_c_from_adc+0x96>
  float r_ntc = RFIX * (v / (VREF - v));
 800176e:	6979      	ldr	r1, [r7, #20]
 8001770:	4819      	ldr	r0, [pc, #100]	@ (80017d8 <ntc_temp_c_from_adc+0xa0>)
 8001772:	f7ff f9fd 	bl	8000b70 <__aeabi_fsub>
 8001776:	4603      	mov	r3, r0
 8001778:	4619      	mov	r1, r3
 800177a:	6978      	ldr	r0, [r7, #20]
 800177c:	f7ff fbb6 	bl	8000eec <__aeabi_fdiv>
 8001780:	4603      	mov	r3, r0
 8001782:	4917      	ldr	r1, [pc, #92]	@ (80017e0 <ntc_temp_c_from_adc+0xa8>)
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff fafd 	bl	8000d84 <__aeabi_fmul>
 800178a:	4603      	mov	r3, r0
 800178c:	613b      	str	r3, [r7, #16]
  float invT  = (1.0f / T0_K) + (1.0f / BETA) * logf(r_ntc / R0_NTC);
 800178e:	4915      	ldr	r1, [pc, #84]	@ (80017e4 <ntc_temp_c_from_adc+0xac>)
 8001790:	6938      	ldr	r0, [r7, #16]
 8001792:	f7ff fbab 	bl	8000eec <__aeabi_fdiv>
 8001796:	4603      	mov	r3, r0
 8001798:	4618      	mov	r0, r3
 800179a:	f007 fe07 	bl	80093ac <logf>
 800179e:	4603      	mov	r3, r0
 80017a0:	4911      	ldr	r1, [pc, #68]	@ (80017e8 <ntc_temp_c_from_adc+0xb0>)
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff faee 	bl	8000d84 <__aeabi_fmul>
 80017a8:	4603      	mov	r3, r0
 80017aa:	4910      	ldr	r1, [pc, #64]	@ (80017ec <ntc_temp_c_from_adc+0xb4>)
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff f9e1 	bl	8000b74 <__addsf3>
 80017b2:	4603      	mov	r3, r0
 80017b4:	60fb      	str	r3, [r7, #12]
  float Tkelvin = 1.0f / invT;
 80017b6:	68f9      	ldr	r1, [r7, #12]
 80017b8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80017bc:	f7ff fb96 	bl	8000eec <__aeabi_fdiv>
 80017c0:	4603      	mov	r3, r0
 80017c2:	60bb      	str	r3, [r7, #8]
  return Tkelvin - 273.15f;
 80017c4:	490a      	ldr	r1, [pc, #40]	@ (80017f0 <ntc_temp_c_from_adc+0xb8>)
 80017c6:	68b8      	ldr	r0, [r7, #8]
 80017c8:	f7ff f9d2 	bl	8000b70 <__aeabi_fsub>
 80017cc:	4603      	mov	r3, r0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3718      	adds	r7, #24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40533333 	.word	0x40533333
 80017dc:	7fc00000 	.word	0x7fc00000
 80017e0:	461c4000 	.word	0x461c4000
 80017e4:	47c35000 	.word	0x47c35000
 80017e8:	3984bb2c 	.word	0x3984bb2c
 80017ec:	3b5bcf0f 	.word	0x3b5bcf0f
 80017f0:	43889333 	.word	0x43889333

080017f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017f4:	b590      	push	{r4, r7, lr}
 80017f6:	b095      	sub	sp, #84	@ 0x54
 80017f8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017fa:	f000 fc09 	bl	8002010 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017fe:	f000 f98d 	bl	8001b1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001802:	f7ff fd4b 	bl	800129c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001806:	f7ff fccf 	bl	80011a8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800180a:	f7ff fe9b 	bl	8001544 <MX_I2C1_Init>
  MX_TIM3_Init();
 800180e:	f000 fb65 	bl	8001edc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  // Calibracin del ADC (F103): una vez antes de medir
  HAL_ADCEx_Calibration_Start(&hadc1);
 8001812:	4896      	ldr	r0, [pc, #600]	@ (8001a6c <main+0x278>)
 8001814:	f001 f8da 	bl	80029cc <HAL_ADCEx_Calibration_Start>

  // LCD
  lcd_init();
 8001818:	f7ff fe42 	bl	80014a0 <lcd_init>
  lcd_clear();
 800181c:	f7ff fe0a 	bl	8001434 <lcd_clear>
  lcd_put_cur(0,0); lcd_send_string("NTC Bluepill");
 8001820:	2100      	movs	r1, #0
 8001822:	2000      	movs	r0, #0
 8001824:	f7ff fe1d 	bl	8001462 <lcd_put_cur>
 8001828:	4891      	ldr	r0, [pc, #580]	@ (8001a70 <main+0x27c>)
 800182a:	f7ff fe76 	bl	800151a <lcd_send_string>
  lcd_put_cur(1,0); lcd_send_string("Init...");
 800182e:	2100      	movs	r1, #0
 8001830:	2001      	movs	r0, #1
 8001832:	f7ff fe16 	bl	8001462 <lcd_put_cur>
 8001836:	488f      	ldr	r0, [pc, #572]	@ (8001a74 <main+0x280>)
 8001838:	f7ff fe6f 	bl	800151a <lcd_send_string>
  HAL_Delay(800);               // nico delay de arranque
 800183c:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001840:	f000 fc48 	bl	80020d4 <HAL_Delay>
  lcd_clear();
 8001844:	f7ff fdf6 	bl	8001434 <lcd_clear>

  // Timer base con interrupcin (tick 1 ms)
  HAL_TIM_Base_Start_IT(&htim3);
 8001848:	488b      	ldr	r0, [pc, #556]	@ (8001a78 <main+0x284>)
 800184a:	f002 fe7f 	bl	800454c <HAL_TIM_Base_Start_IT>
  char line1[17], line2[17];
  static float tc_filt = NAN;   // EMA temperatura
  static float tc_disp = NAN;   // ltimo valor mostrado
  static uint32_t t_last = 0;   // ltimo refresh LCD
  static bool heater_on = false;
  v_filt = 0.0f;
 800184e:	4b8b      	ldr	r3, [pc, #556]	@ (8001a7c <main+0x288>)
 8001850:	f04f 0200 	mov.w	r2, #0
 8001854:	601a      	str	r2, [r3, #0]

  while (1)
  {
    if (flag_100ms) {
 8001856:	4b8a      	ldr	r3, [pc, #552]	@ (8001a80 <main+0x28c>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	b2db      	uxtb	r3, r3
 800185c:	2b00      	cmp	r3, #0
 800185e:	d0fa      	beq.n	8001856 <main+0x62>
      flag_100ms = 0;
 8001860:	4b87      	ldr	r3, [pc, #540]	@ (8001a80 <main+0x28c>)
 8001862:	2200      	movs	r2, #0
 8001864:	701a      	strb	r2, [r3, #0]

      // 1) Lectura estable del ADC
      uint16_t adc = adc_read_avg(32);
 8001866:	2020      	movs	r0, #32
 8001868:	f7ff ff20 	bl	80016ac <adc_read_avg>
 800186c:	4603      	mov	r3, r0
 800186e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

      // 2) Voltaje + EMA (presentacin)
      float v  = adc_to_voltage(adc);
 8001872:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff fed0 	bl	800161c <adc_to_voltage>
 800187c:	6438      	str	r0, [r7, #64]	@ 0x40
      const float alpha_V = 0.10f;          // 0.080.12
 800187e:	4b81      	ldr	r3, [pc, #516]	@ (8001a84 <main+0x290>)
 8001880:	63fb      	str	r3, [r7, #60]	@ 0x3c
      v_filt = (1.0f - alpha_V) * v_filt + alpha_V * v;
 8001882:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001884:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001888:	f7ff f972 	bl	8000b70 <__aeabi_fsub>
 800188c:	4603      	mov	r3, r0
 800188e:	461a      	mov	r2, r3
 8001890:	4b7a      	ldr	r3, [pc, #488]	@ (8001a7c <main+0x288>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4619      	mov	r1, r3
 8001896:	4610      	mov	r0, r2
 8001898:	f7ff fa74 	bl	8000d84 <__aeabi_fmul>
 800189c:	4603      	mov	r3, r0
 800189e:	461c      	mov	r4, r3
 80018a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80018a2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80018a4:	f7ff fa6e 	bl	8000d84 <__aeabi_fmul>
 80018a8:	4603      	mov	r3, r0
 80018aa:	4619      	mov	r1, r3
 80018ac:	4620      	mov	r0, r4
 80018ae:	f7ff f961 	bl	8000b74 <__addsf3>
 80018b2:	4603      	mov	r3, r0
 80018b4:	461a      	mov	r2, r3
 80018b6:	4b71      	ldr	r3, [pc, #452]	@ (8001a7c <main+0x288>)
 80018b8:	601a      	str	r2, [r3, #0]

      // 3) Convertir a C
      float tc = ntc_temp_c_from_adc(adc);
 80018ba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff ff3a 	bl	8001738 <ntc_temp_c_from_adc>
 80018c4:	63b8      	str	r0, [r7, #56]	@ 0x38

      // 4) EMA de temperatura
      const float alpha_T = 0.10f;          // 0.08 si quers ms calma
 80018c6:	4b6f      	ldr	r3, [pc, #444]	@ (8001a84 <main+0x290>)
 80018c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (isnan(tc_filt)) tc_filt = tc; else tc_filt += alpha_T * (tc - tc_filt);
 80018ca:	4b6f      	ldr	r3, [pc, #444]	@ (8001a88 <main+0x294>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4619      	mov	r1, r3
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fc1d 	bl	8001110 <__aeabi_fcmpun>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d003      	beq.n	80018e4 <main+0xf0>
 80018dc:	4a6a      	ldr	r2, [pc, #424]	@ (8001a88 <main+0x294>)
 80018de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	e016      	b.n	8001912 <main+0x11e>
 80018e4:	4b68      	ldr	r3, [pc, #416]	@ (8001a88 <main+0x294>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4619      	mov	r1, r3
 80018ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80018ec:	f7ff f940 	bl	8000b70 <__aeabi_fsub>
 80018f0:	4603      	mov	r3, r0
 80018f2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff fa45 	bl	8000d84 <__aeabi_fmul>
 80018fa:	4603      	mov	r3, r0
 80018fc:	461a      	mov	r2, r3
 80018fe:	4b62      	ldr	r3, [pc, #392]	@ (8001a88 <main+0x294>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4619      	mov	r1, r3
 8001904:	4610      	mov	r0, r2
 8001906:	f7ff f935 	bl	8000b74 <__addsf3>
 800190a:	4603      	mov	r3, r0
 800190c:	461a      	mov	r2, r3
 800190e:	4b5e      	ldr	r3, [pc, #376]	@ (8001a88 <main+0x294>)
 8001910:	601a      	str	r2, [r3, #0]

      // 5) Control ON/OFF con histresis + seguridad
      bool sensor_ok = !isnan(tc_filt);
 8001912:	4b5d      	ldr	r3, [pc, #372]	@ (8001a88 <main+0x294>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2200      	movs	r2, #0
 8001918:	4614      	mov	r4, r2
 800191a:	4619      	mov	r1, r3
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff fbf7 	bl	8001110 <__aeabi_fcmpun>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d101      	bne.n	800192c <main+0x138>
 8001928:	2301      	movs	r3, #1
 800192a:	461c      	mov	r4, r3
 800192c:	f887 4033 	strb.w	r4, [r7, #51]	@ 0x33
      bool overtemp  = sensor_ok && (tc_filt > T_MAX_C);
 8001930:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001934:	2b00      	cmp	r3, #0
 8001936:	d00a      	beq.n	800194e <main+0x15a>
 8001938:	4b53      	ldr	r3, [pc, #332]	@ (8001a88 <main+0x294>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4953      	ldr	r1, [pc, #332]	@ (8001a8c <main+0x298>)
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fbdc 	bl	80010fc <__aeabi_fcmpgt>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <main+0x15a>
 800194a:	2301      	movs	r3, #1
 800194c:	e000      	b.n	8001950 <main+0x15c>
 800194e:	2300      	movs	r3, #0
 8001950:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001954:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
      if (!sensor_ok || overtemp) {
 8001960:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001964:	f083 0301 	eor.w	r3, r3, #1
 8001968:	b2db      	uxtb	r3, r3
 800196a:	2b00      	cmp	r3, #0
 800196c:	d103      	bne.n	8001976 <main+0x182>
 800196e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <main+0x18a>
        heater_on = false;                  // seguridad
 8001976:	4b46      	ldr	r3, [pc, #280]	@ (8001a90 <main+0x29c>)
 8001978:	2200      	movs	r2, #0
 800197a:	701a      	strb	r2, [r3, #0]
 800197c:	e023      	b.n	80019c6 <main+0x1d2>
      } else {
        if (!heater_on && (tc_filt <= (T_SET_C - T_HYST_C))) heater_on = true;
 800197e:	4b44      	ldr	r3, [pc, #272]	@ (8001a90 <main+0x29c>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	f083 0301 	eor.w	r3, r3, #1
 8001986:	b2db      	uxtb	r3, r3
 8001988:	2b00      	cmp	r3, #0
 800198a:	d00c      	beq.n	80019a6 <main+0x1b2>
 800198c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a88 <main+0x294>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4940      	ldr	r1, [pc, #256]	@ (8001a94 <main+0x2a0>)
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fb9e 	bl	80010d4 <__aeabi_fcmple>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d003      	beq.n	80019a6 <main+0x1b2>
 800199e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a90 <main+0x29c>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	701a      	strb	r2, [r3, #0]
 80019a4:	e00f      	b.n	80019c6 <main+0x1d2>
        else if (heater_on && (tc_filt >= (T_SET_C + T_HYST_C))) heater_on = false;
 80019a6:	4b3a      	ldr	r3, [pc, #232]	@ (8001a90 <main+0x29c>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00b      	beq.n	80019c6 <main+0x1d2>
 80019ae:	4b36      	ldr	r3, [pc, #216]	@ (8001a88 <main+0x294>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4939      	ldr	r1, [pc, #228]	@ (8001a98 <main+0x2a4>)
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff fb97 	bl	80010e8 <__aeabi_fcmpge>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d002      	beq.n	80019c6 <main+0x1d2>
 80019c0:	4b33      	ldr	r3, [pc, #204]	@ (8001a90 <main+0x29c>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	701a      	strb	r2, [r3, #0]
      }
      heater_set(heater_on);
 80019c6:	4b32      	ldr	r3, [pc, #200]	@ (8001a90 <main+0x29c>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff fe42 	bl	8001654 <heater_set>

      // 6) Display con deadband 0.10 C y rate-limit 1 s
      uint32_t now = HAL_GetTick();
 80019d0:	f000 fb76 	bl	80020c0 <HAL_GetTick>
 80019d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
      bool debe_refrescar = isnan(tc_disp)
 80019d6:	4b31      	ldr	r3, [pc, #196]	@ (8001a9c <main+0x2a8>)
 80019d8:	681b      	ldr	r3, [r3, #0]
                         || fabsf(tc_filt - tc_disp) >= 0.10f
                         || (now - t_last) >= 1000;
 80019da:	4619      	mov	r1, r3
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff fb97 	bl	8001110 <__aeabi_fcmpun>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d118      	bne.n	8001a1a <main+0x226>
                         || fabsf(tc_filt - tc_disp) >= 0.10f
 80019e8:	4b27      	ldr	r3, [pc, #156]	@ (8001a88 <main+0x294>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a2b      	ldr	r2, [pc, #172]	@ (8001a9c <main+0x2a8>)
 80019ee:	6812      	ldr	r2, [r2, #0]
 80019f0:	4611      	mov	r1, r2
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff f8bc 	bl	8000b70 <__aeabi_fsub>
 80019f8:	4603      	mov	r3, r0
 80019fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80019fe:	4921      	ldr	r1, [pc, #132]	@ (8001a84 <main+0x290>)
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff fb71 	bl	80010e8 <__aeabi_fcmpge>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d106      	bne.n	8001a1a <main+0x226>
                         || (now - t_last) >= 1000;
 8001a0c:	4b24      	ldr	r3, [pc, #144]	@ (8001aa0 <main+0x2ac>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001a18:	d301      	bcc.n	8001a1e <main+0x22a>
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e000      	b.n	8001a20 <main+0x22c>
 8001a1e:	2300      	movs	r3, #0
      bool debe_refrescar = isnan(tc_disp)
 8001a20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001a24:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      if (debe_refrescar) {
 8001a30:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	f43f af0e 	beq.w	8001856 <main+0x62>
        tc_disp = tc_filt; t_last = now;
 8001a3a:	4b13      	ldr	r3, [pc, #76]	@ (8001a88 <main+0x294>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a17      	ldr	r2, [pc, #92]	@ (8001a9c <main+0x2a8>)
 8001a40:	6013      	str	r3, [r2, #0]
 8001a42:	4a17      	ldr	r2, [pc, #92]	@ (8001aa0 <main+0x2ac>)
 8001a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a46:	6013      	str	r3, [r2, #0]
        if (isnan(tc_disp)) snprintf(line1, sizeof(line1), "T:  ---.- C   ");
 8001a48:	4b14      	ldr	r3, [pc, #80]	@ (8001a9c <main+0x2a8>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fb5e 	bl	8001110 <__aeabi_fcmpun>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d026      	beq.n	8001aa8 <main+0x2b4>
 8001a5a:	f107 0318 	add.w	r3, r7, #24
 8001a5e:	4a11      	ldr	r2, [pc, #68]	@ (8001aa4 <main+0x2b0>)
 8001a60:	2111      	movs	r1, #17
 8001a62:	4618      	mov	r0, r3
 8001a64:	f004 f83a 	bl	8005adc <sniprintf>
 8001a68:	e02d      	b.n	8001ac6 <main+0x2d2>
 8001a6a:	bf00      	nop
 8001a6c:	200001f8 	.word	0x200001f8
 8001a70:	08009670 	.word	0x08009670
 8001a74:	08009680 	.word	0x08009680
 8001a78:	20000298 	.word	0x20000298
 8001a7c:	20000280 	.word	0x20000280
 8001a80:	2000027d 	.word	0x2000027d
 8001a84:	3dcccccd 	.word	0x3dcccccd
 8001a88:	20000000 	.word	0x20000000
 8001a8c:	43870000 	.word	0x43870000
 8001a90:	20000284 	.word	0x20000284
 8001a94:	43730000 	.word	0x43730000
 8001a98:	43770000 	.word	0x43770000
 8001a9c:	20000004 	.word	0x20000004
 8001aa0:	20000288 	.word	0x20000288
 8001aa4:	08009688 	.word	0x08009688
        else                snprintf(line1, sizeof(line1), "T:%7.1f C   ", tc_disp);
 8001aa8:	4b18      	ldr	r3, [pc, #96]	@ (8001b0c <main+0x318>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7fe fcbb 	bl	8000428 <__aeabi_f2d>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	f107 0018 	add.w	r0, r7, #24
 8001aba:	e9cd 2300 	strd	r2, r3, [sp]
 8001abe:	4a14      	ldr	r2, [pc, #80]	@ (8001b10 <main+0x31c>)
 8001ac0:	2111      	movs	r1, #17
 8001ac2:	f004 f80b 	bl	8005adc <sniprintf>
        snprintf(line2, sizeof(line2), "ADC:%4u  %.2fV", adc, v_filt);
 8001ac6:	f8b7 4046 	ldrh.w	r4, [r7, #70]	@ 0x46
 8001aca:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <main+0x320>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7fe fcaa 	bl	8000428 <__aeabi_f2d>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	1d38      	adds	r0, r7, #4
 8001ada:	e9cd 2300 	strd	r2, r3, [sp]
 8001ade:	4623      	mov	r3, r4
 8001ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8001b18 <main+0x324>)
 8001ae2:	2111      	movs	r1, #17
 8001ae4:	f003 fffa 	bl	8005adc <sniprintf>
        lcd_put_cur(0,0); lcd_send_string(line1);
 8001ae8:	2100      	movs	r1, #0
 8001aea:	2000      	movs	r0, #0
 8001aec:	f7ff fcb9 	bl	8001462 <lcd_put_cur>
 8001af0:	f107 0318 	add.w	r3, r7, #24
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff fd10 	bl	800151a <lcd_send_string>
        lcd_put_cur(1,0); lcd_send_string(line2);
 8001afa:	2100      	movs	r1, #0
 8001afc:	2001      	movs	r0, #1
 8001afe:	f7ff fcb0 	bl	8001462 <lcd_put_cur>
 8001b02:	1d3b      	adds	r3, r7, #4
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff fd08 	bl	800151a <lcd_send_string>
    if (flag_100ms) {
 8001b0a:	e6a4      	b.n	8001856 <main+0x62>
 8001b0c:	20000004 	.word	0x20000004
 8001b10:	08009698 	.word	0x08009698
 8001b14:	20000280 	.word	0x20000280
 8001b18:	080096a8 	.word	0x080096a8

08001b1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b094      	sub	sp, #80	@ 0x50
 8001b20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b22:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b26:	2228      	movs	r2, #40	@ 0x28
 8001b28:	2100      	movs	r1, #0
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f004 f871 	bl	8005c12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b40:	1d3b      	adds	r3, r7, #4
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b56:	2300      	movs	r3, #0
 8001b58:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b66:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b68:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b6e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b72:	4618      	mov	r0, r3
 8001b74:	f001 ff1e 	bl	80039b4 <HAL_RCC_OscConfig>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001b7e:	f000 f877 	bl	8001c70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b82:	230f      	movs	r3, #15
 8001b84:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b86:	2302      	movs	r3, #2
 8001b88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b92:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b94:	2300      	movs	r3, #0
 8001b96:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	2102      	movs	r1, #2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f002 f98a 	bl	8003eb8 <HAL_RCC_ClockConfig>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001baa:	f000 f861 	bl	8001c70 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001bb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bb6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bb8:	1d3b      	adds	r3, r7, #4
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f002 fb0a 	bl	80041d4 <HAL_RCCEx_PeriphCLKConfig>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001bc6:	f000 f853 	bl	8001c70 <Error_Handler>
  }
}
 8001bca:	bf00      	nop
 8001bcc:	3750      	adds	r7, #80	@ 0x50
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
	...

08001bd4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) {        // tick = 1 ms (PSC=7199, ARR=9 con 72 MHz)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a1c      	ldr	r2, [pc, #112]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d130      	bne.n	8001c48 <HAL_TIM_PeriodElapsedCallback+0x74>
    static uint16_t d10=0, d100=0, d1000=0;
    if (++d10   >= 10)   { d10=0;   flag_10ms  = 1; }  // 10 ms
 8001be6:	4b1c      	ldr	r3, [pc, #112]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001be8:	881b      	ldrh	r3, [r3, #0]
 8001bea:	3301      	adds	r3, #1
 8001bec:	b29a      	uxth	r2, r3
 8001bee:	4b1a      	ldr	r3, [pc, #104]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001bf0:	801a      	strh	r2, [r3, #0]
 8001bf2:	4b19      	ldr	r3, [pc, #100]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	2b09      	cmp	r3, #9
 8001bf8:	d905      	bls.n	8001c06 <HAL_TIM_PeriodElapsedCallback+0x32>
 8001bfa:	4b17      	ldr	r3, [pc, #92]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	801a      	strh	r2, [r3, #0]
 8001c00:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001c02:	2201      	movs	r2, #1
 8001c04:	701a      	strb	r2, [r3, #0]
    if (++d100  >= 100)  { d100=0;  flag_100ms = 1; }  // 100 ms
 8001c06:	4b16      	ldr	r3, [pc, #88]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001c10:	801a      	strh	r2, [r3, #0]
 8001c12:	4b13      	ldr	r3, [pc, #76]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001c14:	881b      	ldrh	r3, [r3, #0]
 8001c16:	2b63      	cmp	r3, #99	@ 0x63
 8001c18:	d905      	bls.n	8001c26 <HAL_TIM_PeriodElapsedCallback+0x52>
 8001c1a:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	801a      	strh	r2, [r3, #0]
 8001c20:	4b10      	ldr	r3, [pc, #64]	@ (8001c64 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001c22:	2201      	movs	r2, #1
 8001c24:	701a      	strb	r2, [r3, #0]
    if (++d1000 >= 1000) { d1000=0; flag_1s    = 1; }  // 1 s
 8001c26:	4b10      	ldr	r3, [pc, #64]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001c28:	881b      	ldrh	r3, [r3, #0]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001c30:	801a      	strh	r2, [r3, #0]
 8001c32:	4b0d      	ldr	r3, [pc, #52]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c3a:	d305      	bcc.n	8001c48 <HAL_TIM_PeriodElapsedCallback+0x74>
 8001c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c68 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	801a      	strh	r2, [r3, #0]
 8001c42:	4b0a      	ldr	r3, [pc, #40]	@ (8001c6c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001c44:	2201      	movs	r2, #1
 8001c46:	701a      	strb	r2, [r3, #0]
  }
}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bc80      	pop	{r7}
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40000400 	.word	0x40000400
 8001c58:	2000028c 	.word	0x2000028c
 8001c5c:	2000027c 	.word	0x2000027c
 8001c60:	2000028e 	.word	0x2000028e
 8001c64:	2000027d 	.word	0x2000027d
 8001c68:	20000290 	.word	0x20000290
 8001c6c:	2000027e 	.word	0x2000027e

08001c70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c74:	b672      	cpsid	i
}
 8001c76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c78:	bf00      	nop
 8001c7a:	e7fd      	b.n	8001c78 <Error_Handler+0x8>

08001c7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c82:	4b15      	ldr	r3, [pc, #84]	@ (8001cd8 <HAL_MspInit+0x5c>)
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	4a14      	ldr	r2, [pc, #80]	@ (8001cd8 <HAL_MspInit+0x5c>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	6193      	str	r3, [r2, #24]
 8001c8e:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <HAL_MspInit+0x5c>)
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	60bb      	str	r3, [r7, #8]
 8001c98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd8 <HAL_MspInit+0x5c>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8001cd8 <HAL_MspInit+0x5c>)
 8001ca0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ca4:	61d3      	str	r3, [r2, #28]
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd8 <HAL_MspInit+0x5c>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <HAL_MspInit+0x60>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	4a04      	ldr	r2, [pc, #16]	@ (8001cdc <HAL_MspInit+0x60>)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	3714      	adds	r7, #20
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	40010000 	.word	0x40010000

08001ce0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ce4:	bf00      	nop
 8001ce6:	e7fd      	b.n	8001ce4 <NMI_Handler+0x4>

08001ce8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cec:	bf00      	nop
 8001cee:	e7fd      	b.n	8001cec <HardFault_Handler+0x4>

08001cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cf4:	bf00      	nop
 8001cf6:	e7fd      	b.n	8001cf4 <MemManage_Handler+0x4>

08001cf8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cfc:	bf00      	nop
 8001cfe:	e7fd      	b.n	8001cfc <BusFault_Handler+0x4>

08001d00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d04:	bf00      	nop
 8001d06:	e7fd      	b.n	8001d04 <UsageFault_Handler+0x4>

08001d08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr

08001d14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr

08001d20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bc80      	pop	{r7}
 8001d2a:	4770      	bx	lr

08001d2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d30:	f000 f9b4 	bl	800209c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d34:	bf00      	nop
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d3c:	4802      	ldr	r0, [pc, #8]	@ (8001d48 <TIM3_IRQHandler+0x10>)
 8001d3e:	f002 fc57 	bl	80045f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000298 	.word	0x20000298

08001d4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return 1;
 8001d50:	2301      	movs	r3, #1
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr

08001d5a <_kill>:

int _kill(int pid, int sig)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b082      	sub	sp, #8
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d64:	f003 ffa8 	bl	8005cb8 <__errno>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2216      	movs	r2, #22
 8001d6c:	601a      	str	r2, [r3, #0]
  return -1;
 8001d6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <_exit>:

void _exit (int status)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b082      	sub	sp, #8
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d82:	f04f 31ff 	mov.w	r1, #4294967295
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f7ff ffe7 	bl	8001d5a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d8c:	bf00      	nop
 8001d8e:	e7fd      	b.n	8001d8c <_exit+0x12>

08001d90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
 8001da0:	e00a      	b.n	8001db8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001da2:	f3af 8000 	nop.w
 8001da6:	4601      	mov	r1, r0
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	1c5a      	adds	r2, r3, #1
 8001dac:	60ba      	str	r2, [r7, #8]
 8001dae:	b2ca      	uxtb	r2, r1
 8001db0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	3301      	adds	r3, #1
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	dbf0      	blt.n	8001da2 <_read+0x12>
  }

  return len;
 8001dc0:	687b      	ldr	r3, [r7, #4]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3718      	adds	r7, #24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b086      	sub	sp, #24
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	60f8      	str	r0, [r7, #12]
 8001dd2:	60b9      	str	r1, [r7, #8]
 8001dd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	e009      	b.n	8001df0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	1c5a      	adds	r2, r3, #1
 8001de0:	60ba      	str	r2, [r7, #8]
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	3301      	adds	r3, #1
 8001dee:	617b      	str	r3, [r7, #20]
 8001df0:	697a      	ldr	r2, [r7, #20]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	dbf1      	blt.n	8001ddc <_write+0x12>
  }
  return len;
 8001df8:	687b      	ldr	r3, [r7, #4]
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <_close>:

int _close(int file)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b083      	sub	sp, #12
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr

08001e18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e28:	605a      	str	r2, [r3, #4]
  return 0;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc80      	pop	{r7}
 8001e34:	4770      	bx	lr

08001e36 <_isatty>:

int _isatty(int file)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e3e:	2301      	movs	r3, #1
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr

08001e4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b085      	sub	sp, #20
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	60f8      	str	r0, [r7, #12]
 8001e52:	60b9      	str	r1, [r7, #8]
 8001e54:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3714      	adds	r7, #20
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc80      	pop	{r7}
 8001e60:	4770      	bx	lr
	...

08001e64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e6c:	4a14      	ldr	r2, [pc, #80]	@ (8001ec0 <_sbrk+0x5c>)
 8001e6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ec4 <_sbrk+0x60>)
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e78:	4b13      	ldr	r3, [pc, #76]	@ (8001ec8 <_sbrk+0x64>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d102      	bne.n	8001e86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e80:	4b11      	ldr	r3, [pc, #68]	@ (8001ec8 <_sbrk+0x64>)
 8001e82:	4a12      	ldr	r2, [pc, #72]	@ (8001ecc <_sbrk+0x68>)
 8001e84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e86:	4b10      	ldr	r3, [pc, #64]	@ (8001ec8 <_sbrk+0x64>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d207      	bcs.n	8001ea4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e94:	f003 ff10 	bl	8005cb8 <__errno>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	220c      	movs	r2, #12
 8001e9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ea2:	e009      	b.n	8001eb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ea4:	4b08      	ldr	r3, [pc, #32]	@ (8001ec8 <_sbrk+0x64>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eaa:	4b07      	ldr	r3, [pc, #28]	@ (8001ec8 <_sbrk+0x64>)
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	4a05      	ldr	r2, [pc, #20]	@ (8001ec8 <_sbrk+0x64>)
 8001eb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3718      	adds	r7, #24
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	20005000 	.word	0x20005000
 8001ec4:	00000400 	.word	0x00000400
 8001ec8:	20000294 	.word	0x20000294
 8001ecc:	20000430 	.word	0x20000430

08001ed0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr

08001edc <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ee2:	f107 0308 	add.w	r3, r7, #8
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	605a      	str	r2, [r3, #4]
 8001eec:	609a      	str	r2, [r3, #8]
 8001eee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ef0:	463b      	mov	r3, r7
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	601a      	str	r2, [r3, #0]
 8001ef6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8001f70 <MX_TIM3_Init+0x94>)
 8001efa:	4a1e      	ldr	r2, [pc, #120]	@ (8001f74 <MX_TIM3_Init+0x98>)
 8001efc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001efe:	4b1c      	ldr	r3, [pc, #112]	@ (8001f70 <MX_TIM3_Init+0x94>)
 8001f00:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001f04:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f06:	4b1a      	ldr	r3, [pc, #104]	@ (8001f70 <MX_TIM3_Init+0x94>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001f0c:	4b18      	ldr	r3, [pc, #96]	@ (8001f70 <MX_TIM3_Init+0x94>)
 8001f0e:	2209      	movs	r2, #9
 8001f10:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f12:	4b17      	ldr	r3, [pc, #92]	@ (8001f70 <MX_TIM3_Init+0x94>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f18:	4b15      	ldr	r3, [pc, #84]	@ (8001f70 <MX_TIM3_Init+0x94>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f1e:	4814      	ldr	r0, [pc, #80]	@ (8001f70 <MX_TIM3_Init+0x94>)
 8001f20:	f002 fac4 	bl	80044ac <HAL_TIM_Base_Init>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001f2a:	f7ff fea1 	bl	8001c70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f32:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f34:	f107 0308 	add.w	r3, r7, #8
 8001f38:	4619      	mov	r1, r3
 8001f3a:	480d      	ldr	r0, [pc, #52]	@ (8001f70 <MX_TIM3_Init+0x94>)
 8001f3c:	f002 fc48 	bl	80047d0 <HAL_TIM_ConfigClockSource>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001f46:	f7ff fe93 	bl	8001c70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f52:	463b      	mov	r3, r7
 8001f54:	4619      	mov	r1, r3
 8001f56:	4806      	ldr	r0, [pc, #24]	@ (8001f70 <MX_TIM3_Init+0x94>)
 8001f58:	f002 fe2a 	bl	8004bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001f62:	f7ff fe85 	bl	8001c70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f66:	bf00      	nop
 8001f68:	3718      	adds	r7, #24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000298 	.word	0x20000298
 8001f74:	40000400 	.word	0x40000400

08001f78 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a0d      	ldr	r2, [pc, #52]	@ (8001fbc <HAL_TIM_Base_MspInit+0x44>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d113      	bne.n	8001fb2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc0 <HAL_TIM_Base_MspInit+0x48>)
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001fc0 <HAL_TIM_Base_MspInit+0x48>)
 8001f90:	f043 0302 	orr.w	r3, r3, #2
 8001f94:	61d3      	str	r3, [r2, #28]
 8001f96:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc0 <HAL_TIM_Base_MspInit+0x48>)
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	201d      	movs	r0, #29
 8001fa8:	f000 fe95 	bl	8002cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001fac:	201d      	movs	r0, #29
 8001fae:	f000 feae 	bl	8002d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001fb2:	bf00      	nop
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40000400 	.word	0x40000400
 8001fc0:	40021000 	.word	0x40021000

08001fc4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fc4:	f7ff ff84 	bl	8001ed0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fc8:	480b      	ldr	r0, [pc, #44]	@ (8001ff8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001fca:	490c      	ldr	r1, [pc, #48]	@ (8001ffc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001fcc:	4a0c      	ldr	r2, [pc, #48]	@ (8002000 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001fce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fd0:	e002      	b.n	8001fd8 <LoopCopyDataInit>

08001fd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fd6:	3304      	adds	r3, #4

08001fd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fdc:	d3f9      	bcc.n	8001fd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fde:	4a09      	ldr	r2, [pc, #36]	@ (8002004 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fe0:	4c09      	ldr	r4, [pc, #36]	@ (8002008 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fe2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fe4:	e001      	b.n	8001fea <LoopFillZerobss>

08001fe6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fe6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fe8:	3204      	adds	r2, #4

08001fea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fec:	d3fb      	bcc.n	8001fe6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fee:	f003 fe69 	bl	8005cc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ff2:	f7ff fbff 	bl	80017f4 <main>
  bx lr
 8001ff6:	4770      	bx	lr
  ldr r0, =_sdata
 8001ff8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ffc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002000:	08009b2c 	.word	0x08009b2c
  ldr r2, =_sbss
 8002004:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002008:	20000430 	.word	0x20000430

0800200c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800200c:	e7fe      	b.n	800200c <ADC1_2_IRQHandler>
	...

08002010 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002014:	4b08      	ldr	r3, [pc, #32]	@ (8002038 <HAL_Init+0x28>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a07      	ldr	r2, [pc, #28]	@ (8002038 <HAL_Init+0x28>)
 800201a:	f043 0310 	orr.w	r3, r3, #16
 800201e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002020:	2003      	movs	r0, #3
 8002022:	f000 fe4d 	bl	8002cc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002026:	200f      	movs	r0, #15
 8002028:	f000 f808 	bl	800203c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800202c:	f7ff fe26 	bl	8001c7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40022000 	.word	0x40022000

0800203c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002044:	4b12      	ldr	r3, [pc, #72]	@ (8002090 <HAL_InitTick+0x54>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	4b12      	ldr	r3, [pc, #72]	@ (8002094 <HAL_InitTick+0x58>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	4619      	mov	r1, r3
 800204e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002052:	fbb3 f3f1 	udiv	r3, r3, r1
 8002056:	fbb2 f3f3 	udiv	r3, r2, r3
 800205a:	4618      	mov	r0, r3
 800205c:	f000 fe65 	bl	8002d2a <HAL_SYSTICK_Config>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e00e      	b.n	8002088 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2b0f      	cmp	r3, #15
 800206e:	d80a      	bhi.n	8002086 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002070:	2200      	movs	r2, #0
 8002072:	6879      	ldr	r1, [r7, #4]
 8002074:	f04f 30ff 	mov.w	r0, #4294967295
 8002078:	f000 fe2d 	bl	8002cd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800207c:	4a06      	ldr	r2, [pc, #24]	@ (8002098 <HAL_InitTick+0x5c>)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	e000      	b.n	8002088 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
}
 8002088:	4618      	mov	r0, r3
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20000008 	.word	0x20000008
 8002094:	20000010 	.word	0x20000010
 8002098:	2000000c 	.word	0x2000000c

0800209c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020a0:	4b05      	ldr	r3, [pc, #20]	@ (80020b8 <HAL_IncTick+0x1c>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	461a      	mov	r2, r3
 80020a6:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <HAL_IncTick+0x20>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4413      	add	r3, r2
 80020ac:	4a03      	ldr	r2, [pc, #12]	@ (80020bc <HAL_IncTick+0x20>)
 80020ae:	6013      	str	r3, [r2, #0]
}
 80020b0:	bf00      	nop
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bc80      	pop	{r7}
 80020b6:	4770      	bx	lr
 80020b8:	20000010 	.word	0x20000010
 80020bc:	200002e0 	.word	0x200002e0

080020c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return uwTick;
 80020c4:	4b02      	ldr	r3, [pc, #8]	@ (80020d0 <HAL_GetTick+0x10>)
 80020c6:	681b      	ldr	r3, [r3, #0]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr
 80020d0:	200002e0 	.word	0x200002e0

080020d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020dc:	f7ff fff0 	bl	80020c0 <HAL_GetTick>
 80020e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ec:	d005      	beq.n	80020fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002118 <HAL_Delay+0x44>)
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	461a      	mov	r2, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	4413      	add	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020fa:	bf00      	nop
 80020fc:	f7ff ffe0 	bl	80020c0 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	429a      	cmp	r2, r3
 800210a:	d8f7      	bhi.n	80020fc <HAL_Delay+0x28>
  {
  }
}
 800210c:	bf00      	nop
 800210e:	bf00      	nop
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000010 	.word	0x20000010

0800211c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002124:	2300      	movs	r3, #0
 8002126:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002128:	2300      	movs	r3, #0
 800212a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800212c:	2300      	movs	r3, #0
 800212e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002130:	2300      	movs	r3, #0
 8002132:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e0be      	b.n	80022bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002148:	2b00      	cmp	r3, #0
 800214a:	d109      	bne.n	8002160 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff f862 	bl	8001224 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 fbf1 	bl	8002948 <ADC_ConversionStop_Disable>
 8002166:	4603      	mov	r3, r0
 8002168:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216e:	f003 0310 	and.w	r3, r3, #16
 8002172:	2b00      	cmp	r3, #0
 8002174:	f040 8099 	bne.w	80022aa <HAL_ADC_Init+0x18e>
 8002178:	7dfb      	ldrb	r3, [r7, #23]
 800217a:	2b00      	cmp	r3, #0
 800217c:	f040 8095 	bne.w	80022aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002184:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002188:	f023 0302 	bic.w	r3, r3, #2
 800218c:	f043 0202 	orr.w	r2, r3, #2
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800219c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	7b1b      	ldrb	r3, [r3, #12]
 80021a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80021a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80021a6:	68ba      	ldr	r2, [r7, #8]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021b4:	d003      	beq.n	80021be <HAL_ADC_Init+0xa2>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d102      	bne.n	80021c4 <HAL_ADC_Init+0xa8>
 80021be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021c2:	e000      	b.n	80021c6 <HAL_ADC_Init+0xaa>
 80021c4:	2300      	movs	r3, #0
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	7d1b      	ldrb	r3, [r3, #20]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d119      	bne.n	8002208 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	7b1b      	ldrb	r3, [r3, #12]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d109      	bne.n	80021f0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	3b01      	subs	r3, #1
 80021e2:	035a      	lsls	r2, r3, #13
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021ec:	613b      	str	r3, [r7, #16]
 80021ee:	e00b      	b.n	8002208 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f4:	f043 0220 	orr.w	r2, r3, #32
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002200:	f043 0201 	orr.w	r2, r3, #1
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	430a      	orrs	r2, r1
 800221a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689a      	ldr	r2, [r3, #8]
 8002222:	4b28      	ldr	r3, [pc, #160]	@ (80022c4 <HAL_ADC_Init+0x1a8>)
 8002224:	4013      	ands	r3, r2
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	6812      	ldr	r2, [r2, #0]
 800222a:	68b9      	ldr	r1, [r7, #8]
 800222c:	430b      	orrs	r3, r1
 800222e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002238:	d003      	beq.n	8002242 <HAL_ADC_Init+0x126>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	2b01      	cmp	r3, #1
 8002240:	d104      	bne.n	800224c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	691b      	ldr	r3, [r3, #16]
 8002246:	3b01      	subs	r3, #1
 8002248:	051b      	lsls	r3, r3, #20
 800224a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002252:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	430a      	orrs	r2, r1
 800225e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	4b18      	ldr	r3, [pc, #96]	@ (80022c8 <HAL_ADC_Init+0x1ac>)
 8002268:	4013      	ands	r3, r2
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	429a      	cmp	r2, r3
 800226e:	d10b      	bne.n	8002288 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227a:	f023 0303 	bic.w	r3, r3, #3
 800227e:	f043 0201 	orr.w	r2, r3, #1
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002286:	e018      	b.n	80022ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228c:	f023 0312 	bic.w	r3, r3, #18
 8002290:	f043 0210 	orr.w	r2, r3, #16
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800229c:	f043 0201 	orr.w	r2, r3, #1
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022a8:	e007      	b.n	80022ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ae:	f043 0210 	orr.w	r2, r3, #16
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3718      	adds	r7, #24
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	ffe1f7fd 	.word	0xffe1f7fd
 80022c8:	ff1f0efe 	.word	0xff1f0efe

080022cc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022d4:	2300      	movs	r3, #0
 80022d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d101      	bne.n	80022e6 <HAL_ADC_Start+0x1a>
 80022e2:	2302      	movs	r3, #2
 80022e4:	e098      	b.n	8002418 <HAL_ADC_Start+0x14c>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 fad0 	bl	8002894 <ADC_Enable>
 80022f4:	4603      	mov	r3, r0
 80022f6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80022f8:	7bfb      	ldrb	r3, [r7, #15]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f040 8087 	bne.w	800240e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002304:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002308:	f023 0301 	bic.w	r3, r3, #1
 800230c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a41      	ldr	r2, [pc, #260]	@ (8002420 <HAL_ADC_Start+0x154>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d105      	bne.n	800232a <HAL_ADC_Start+0x5e>
 800231e:	4b41      	ldr	r3, [pc, #260]	@ (8002424 <HAL_ADC_Start+0x158>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d115      	bne.n	8002356 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002340:	2b00      	cmp	r3, #0
 8002342:	d026      	beq.n	8002392 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002348:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800234c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002354:	e01d      	b.n	8002392 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a2f      	ldr	r2, [pc, #188]	@ (8002424 <HAL_ADC_Start+0x158>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d004      	beq.n	8002376 <HAL_ADC_Start+0xaa>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a2b      	ldr	r2, [pc, #172]	@ (8002420 <HAL_ADC_Start+0x154>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d10d      	bne.n	8002392 <HAL_ADC_Start+0xc6>
 8002376:	4b2b      	ldr	r3, [pc, #172]	@ (8002424 <HAL_ADC_Start+0x158>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800237e:	2b00      	cmp	r3, #0
 8002380:	d007      	beq.n	8002392 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002386:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800238a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002396:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d006      	beq.n	80023ac <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a2:	f023 0206 	bic.w	r2, r3, #6
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80023aa:	e002      	b.n	80023b2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f06f 0202 	mvn.w	r2, #2
 80023c2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80023ce:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80023d2:	d113      	bne.n	80023fc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023d8:	4a11      	ldr	r2, [pc, #68]	@ (8002420 <HAL_ADC_Start+0x154>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d105      	bne.n	80023ea <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023de:	4b11      	ldr	r3, [pc, #68]	@ (8002424 <HAL_ADC_Start+0x158>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d108      	bne.n	80023fc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80023f8:	609a      	str	r2, [r3, #8]
 80023fa:	e00c      	b.n	8002416 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800240a:	609a      	str	r2, [r3, #8]
 800240c:	e003      	b.n	8002416 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002416:	7bfb      	ldrb	r3, [r7, #15]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3710      	adds	r7, #16
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40012800 	.word	0x40012800
 8002424:	40012400 	.word	0x40012400

08002428 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002430:	2300      	movs	r3, #0
 8002432:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800243a:	2b01      	cmp	r3, #1
 800243c:	d101      	bne.n	8002442 <HAL_ADC_Stop+0x1a>
 800243e:	2302      	movs	r3, #2
 8002440:	e01a      	b.n	8002478 <HAL_ADC_Stop+0x50>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2201      	movs	r2, #1
 8002446:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 fa7c 	bl	8002948 <ADC_ConversionStop_Disable>
 8002450:	4603      	mov	r3, r0
 8002452:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002454:	7bfb      	ldrb	r3, [r7, #15]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d109      	bne.n	800246e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002462:	f023 0301 	bic.w	r3, r3, #1
 8002466:	f043 0201 	orr.w	r2, r3, #1
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002476:	7bfb      	ldrb	r3, [r7, #15]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3710      	adds	r7, #16
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002480:	b590      	push	{r4, r7, lr}
 8002482:	b087      	sub	sp, #28
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002492:	2300      	movs	r3, #0
 8002494:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002496:	f7ff fe13 	bl	80020c0 <HAL_GetTick>
 800249a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00b      	beq.n	80024c2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ae:	f043 0220 	orr.w	r2, r3, #32
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e0d3      	b.n	800266a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d131      	bne.n	8002534 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d12a      	bne.n	8002534 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024de:	e021      	b.n	8002524 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e6:	d01d      	beq.n	8002524 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d007      	beq.n	80024fe <HAL_ADC_PollForConversion+0x7e>
 80024ee:	f7ff fde7 	bl	80020c0 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d212      	bcs.n	8002524 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d10b      	bne.n	8002524 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002510:	f043 0204 	orr.w	r2, r3, #4
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e0a2      	b.n	800266a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d0d6      	beq.n	80024e0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002532:	e070      	b.n	8002616 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002534:	4b4f      	ldr	r3, [pc, #316]	@ (8002674 <HAL_ADC_PollForConversion+0x1f4>)
 8002536:	681c      	ldr	r4, [r3, #0]
 8002538:	2002      	movs	r0, #2
 800253a:	f001 ff01 	bl	8004340 <HAL_RCCEx_GetPeriphCLKFreq>
 800253e:	4603      	mov	r3, r0
 8002540:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6919      	ldr	r1, [r3, #16]
 800254a:	4b4b      	ldr	r3, [pc, #300]	@ (8002678 <HAL_ADC_PollForConversion+0x1f8>)
 800254c:	400b      	ands	r3, r1
 800254e:	2b00      	cmp	r3, #0
 8002550:	d118      	bne.n	8002584 <HAL_ADC_PollForConversion+0x104>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	68d9      	ldr	r1, [r3, #12]
 8002558:	4b48      	ldr	r3, [pc, #288]	@ (800267c <HAL_ADC_PollForConversion+0x1fc>)
 800255a:	400b      	ands	r3, r1
 800255c:	2b00      	cmp	r3, #0
 800255e:	d111      	bne.n	8002584 <HAL_ADC_PollForConversion+0x104>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	6919      	ldr	r1, [r3, #16]
 8002566:	4b46      	ldr	r3, [pc, #280]	@ (8002680 <HAL_ADC_PollForConversion+0x200>)
 8002568:	400b      	ands	r3, r1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d108      	bne.n	8002580 <HAL_ADC_PollForConversion+0x100>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68d9      	ldr	r1, [r3, #12]
 8002574:	4b43      	ldr	r3, [pc, #268]	@ (8002684 <HAL_ADC_PollForConversion+0x204>)
 8002576:	400b      	ands	r3, r1
 8002578:	2b00      	cmp	r3, #0
 800257a:	d101      	bne.n	8002580 <HAL_ADC_PollForConversion+0x100>
 800257c:	2314      	movs	r3, #20
 800257e:	e020      	b.n	80025c2 <HAL_ADC_PollForConversion+0x142>
 8002580:	2329      	movs	r3, #41	@ 0x29
 8002582:	e01e      	b.n	80025c2 <HAL_ADC_PollForConversion+0x142>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6919      	ldr	r1, [r3, #16]
 800258a:	4b3d      	ldr	r3, [pc, #244]	@ (8002680 <HAL_ADC_PollForConversion+0x200>)
 800258c:	400b      	ands	r3, r1
 800258e:	2b00      	cmp	r3, #0
 8002590:	d106      	bne.n	80025a0 <HAL_ADC_PollForConversion+0x120>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68d9      	ldr	r1, [r3, #12]
 8002598:	4b3a      	ldr	r3, [pc, #232]	@ (8002684 <HAL_ADC_PollForConversion+0x204>)
 800259a:	400b      	ands	r3, r1
 800259c:	2b00      	cmp	r3, #0
 800259e:	d00d      	beq.n	80025bc <HAL_ADC_PollForConversion+0x13c>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6919      	ldr	r1, [r3, #16]
 80025a6:	4b38      	ldr	r3, [pc, #224]	@ (8002688 <HAL_ADC_PollForConversion+0x208>)
 80025a8:	400b      	ands	r3, r1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d108      	bne.n	80025c0 <HAL_ADC_PollForConversion+0x140>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	68d9      	ldr	r1, [r3, #12]
 80025b4:	4b34      	ldr	r3, [pc, #208]	@ (8002688 <HAL_ADC_PollForConversion+0x208>)
 80025b6:	400b      	ands	r3, r1
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d101      	bne.n	80025c0 <HAL_ADC_PollForConversion+0x140>
 80025bc:	2354      	movs	r3, #84	@ 0x54
 80025be:	e000      	b.n	80025c2 <HAL_ADC_PollForConversion+0x142>
 80025c0:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80025c2:	fb02 f303 	mul.w	r3, r2, r3
 80025c6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025c8:	e021      	b.n	800260e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d0:	d01a      	beq.n	8002608 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d007      	beq.n	80025e8 <HAL_ADC_PollForConversion+0x168>
 80025d8:	f7ff fd72 	bl	80020c0 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	683a      	ldr	r2, [r7, #0]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d20f      	bcs.n	8002608 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d90b      	bls.n	8002608 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f4:	f043 0204 	orr.w	r2, r3, #4
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e030      	b.n	800266a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	3301      	adds	r3, #1
 800260c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	429a      	cmp	r2, r3
 8002614:	d8d9      	bhi.n	80025ca <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f06f 0212 	mvn.w	r2, #18
 800261e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002624:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002636:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800263a:	d115      	bne.n	8002668 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002640:	2b00      	cmp	r3, #0
 8002642:	d111      	bne.n	8002668 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002648:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002654:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d105      	bne.n	8002668 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002660:	f043 0201 	orr.w	r2, r3, #1
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	371c      	adds	r7, #28
 800266e:	46bd      	mov	sp, r7
 8002670:	bd90      	pop	{r4, r7, pc}
 8002672:	bf00      	nop
 8002674:	20000008 	.word	0x20000008
 8002678:	24924924 	.word	0x24924924
 800267c:	00924924 	.word	0x00924924
 8002680:	12492492 	.word	0x12492492
 8002684:	00492492 	.word	0x00492492
 8002688:	00249249 	.word	0x00249249

0800268c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800269a:	4618      	mov	r0, r3
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr

080026a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80026b2:	2300      	movs	r3, #0
 80026b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d101      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x20>
 80026c0:	2302      	movs	r3, #2
 80026c2:	e0dc      	b.n	800287e <HAL_ADC_ConfigChannel+0x1da>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2b06      	cmp	r3, #6
 80026d2:	d81c      	bhi.n	800270e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	4613      	mov	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	3b05      	subs	r3, #5
 80026e6:	221f      	movs	r2, #31
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	4019      	ands	r1, r3
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	6818      	ldr	r0, [r3, #0]
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	4613      	mov	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	3b05      	subs	r3, #5
 8002700:	fa00 f203 	lsl.w	r2, r0, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	635a      	str	r2, [r3, #52]	@ 0x34
 800270c:	e03c      	b.n	8002788 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b0c      	cmp	r3, #12
 8002714:	d81c      	bhi.n	8002750 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	3b23      	subs	r3, #35	@ 0x23
 8002728:	221f      	movs	r2, #31
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43db      	mvns	r3, r3
 8002730:	4019      	ands	r1, r3
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	6818      	ldr	r0, [r3, #0]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685a      	ldr	r2, [r3, #4]
 800273a:	4613      	mov	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	3b23      	subs	r3, #35	@ 0x23
 8002742:	fa00 f203 	lsl.w	r2, r0, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	631a      	str	r2, [r3, #48]	@ 0x30
 800274e:	e01b      	b.n	8002788 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	4613      	mov	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	3b41      	subs	r3, #65	@ 0x41
 8002762:	221f      	movs	r2, #31
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	43db      	mvns	r3, r3
 800276a:	4019      	ands	r1, r3
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	6818      	ldr	r0, [r3, #0]
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	4613      	mov	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4413      	add	r3, r2
 800277a:	3b41      	subs	r3, #65	@ 0x41
 800277c:	fa00 f203 	lsl.w	r2, r0, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	430a      	orrs	r2, r1
 8002786:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2b09      	cmp	r3, #9
 800278e:	d91c      	bls.n	80027ca <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68d9      	ldr	r1, [r3, #12]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	4613      	mov	r3, r2
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	4413      	add	r3, r2
 80027a0:	3b1e      	subs	r3, #30
 80027a2:	2207      	movs	r2, #7
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	43db      	mvns	r3, r3
 80027aa:	4019      	ands	r1, r3
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	6898      	ldr	r0, [r3, #8]
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	4613      	mov	r3, r2
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	4413      	add	r3, r2
 80027ba:	3b1e      	subs	r3, #30
 80027bc:	fa00 f203 	lsl.w	r2, r0, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	430a      	orrs	r2, r1
 80027c6:	60da      	str	r2, [r3, #12]
 80027c8:	e019      	b.n	80027fe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	6919      	ldr	r1, [r3, #16]
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	4613      	mov	r3, r2
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	4413      	add	r3, r2
 80027da:	2207      	movs	r2, #7
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	4019      	ands	r1, r3
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	6898      	ldr	r0, [r3, #8]
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	4613      	mov	r3, r2
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	4413      	add	r3, r2
 80027f2:	fa00 f203 	lsl.w	r2, r0, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	430a      	orrs	r2, r1
 80027fc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2b10      	cmp	r3, #16
 8002804:	d003      	beq.n	800280e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800280a:	2b11      	cmp	r3, #17
 800280c:	d132      	bne.n	8002874 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a1d      	ldr	r2, [pc, #116]	@ (8002888 <HAL_ADC_ConfigChannel+0x1e4>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d125      	bne.n	8002864 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d126      	bne.n	8002874 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002834:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2b10      	cmp	r3, #16
 800283c:	d11a      	bne.n	8002874 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800283e:	4b13      	ldr	r3, [pc, #76]	@ (800288c <HAL_ADC_ConfigChannel+0x1e8>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a13      	ldr	r2, [pc, #76]	@ (8002890 <HAL_ADC_ConfigChannel+0x1ec>)
 8002844:	fba2 2303 	umull	r2, r3, r2, r3
 8002848:	0c9a      	lsrs	r2, r3, #18
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002854:	e002      	b.n	800285c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	3b01      	subs	r3, #1
 800285a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1f9      	bne.n	8002856 <HAL_ADC_ConfigChannel+0x1b2>
 8002862:	e007      	b.n	8002874 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002868:	f043 0220 	orr.w	r2, r3, #32
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800287c:	7bfb      	ldrb	r3, [r7, #15]
}
 800287e:	4618      	mov	r0, r3
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr
 8002888:	40012400 	.word	0x40012400
 800288c:	20000008 	.word	0x20000008
 8002890:	431bde83 	.word	0x431bde83

08002894 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800289c:	2300      	movs	r3, #0
 800289e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80028a0:	2300      	movs	r3, #0
 80028a2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d040      	beq.n	8002934 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f042 0201 	orr.w	r2, r2, #1
 80028c0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028c2:	4b1f      	ldr	r3, [pc, #124]	@ (8002940 <ADC_Enable+0xac>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002944 <ADC_Enable+0xb0>)
 80028c8:	fba2 2303 	umull	r2, r3, r2, r3
 80028cc:	0c9b      	lsrs	r3, r3, #18
 80028ce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028d0:	e002      	b.n	80028d8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	3b01      	subs	r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f9      	bne.n	80028d2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028de:	f7ff fbef 	bl	80020c0 <HAL_GetTick>
 80028e2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028e4:	e01f      	b.n	8002926 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028e6:	f7ff fbeb 	bl	80020c0 <HAL_GetTick>
 80028ea:	4602      	mov	r2, r0
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d918      	bls.n	8002926 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d011      	beq.n	8002926 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002906:	f043 0210 	orr.w	r2, r3, #16
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002912:	f043 0201 	orr.w	r2, r3, #1
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e007      	b.n	8002936 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b01      	cmp	r3, #1
 8002932:	d1d8      	bne.n	80028e6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	20000008 	.word	0x20000008
 8002944:	431bde83 	.word	0x431bde83

08002948 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002950:	2300      	movs	r3, #0
 8002952:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	2b01      	cmp	r3, #1
 8002960:	d12e      	bne.n	80029c0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002972:	f7ff fba5 	bl	80020c0 <HAL_GetTick>
 8002976:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002978:	e01b      	b.n	80029b2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800297a:	f7ff fba1 	bl	80020c0 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d914      	bls.n	80029b2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b01      	cmp	r3, #1
 8002994:	d10d      	bne.n	80029b2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299a:	f043 0210 	orr.w	r2, r3, #16
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a6:	f043 0201 	orr.w	r2, r3, #1
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e007      	b.n	80029c2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d0dc      	beq.n	800297a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
	...

080029cc <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80029cc:	b590      	push	{r4, r7, lr}
 80029ce:	b087      	sub	sp, #28
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029d4:	2300      	movs	r3, #0
 80029d6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80029d8:	2300      	movs	r3, #0
 80029da:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d101      	bne.n	80029ea <HAL_ADCEx_Calibration_Start+0x1e>
 80029e6:	2302      	movs	r3, #2
 80029e8:	e097      	b.n	8002b1a <HAL_ADCEx_Calibration_Start+0x14e>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2201      	movs	r2, #1
 80029ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7ff ffa8 	bl	8002948 <ADC_ConversionStop_Disable>
 80029f8:	4603      	mov	r3, r0
 80029fa:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f7ff ff49 	bl	8002894 <ADC_Enable>
 8002a02:	4603      	mov	r3, r0
 8002a04:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002a06:	7dfb      	ldrb	r3, [r7, #23]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	f040 8081 	bne.w	8002b10 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a12:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a16:	f023 0302 	bic.w	r3, r3, #2
 8002a1a:	f043 0202 	orr.w	r2, r3, #2
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002a22:	4b40      	ldr	r3, [pc, #256]	@ (8002b24 <HAL_ADCEx_Calibration_Start+0x158>)
 8002a24:	681c      	ldr	r4, [r3, #0]
 8002a26:	2002      	movs	r0, #2
 8002a28:	f001 fc8a 	bl	8004340 <HAL_RCCEx_GetPeriphCLKFreq>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002a32:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002a34:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002a36:	e002      	b.n	8002a3e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1f9      	bne.n	8002a38 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 0208 	orr.w	r2, r2, #8
 8002a52:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002a54:	f7ff fb34 	bl	80020c0 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002a5a:	e01b      	b.n	8002a94 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002a5c:	f7ff fb30 	bl	80020c0 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b0a      	cmp	r3, #10
 8002a68:	d914      	bls.n	8002a94 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f003 0308 	and.w	r3, r3, #8
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d00d      	beq.n	8002a94 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7c:	f023 0312 	bic.w	r3, r3, #18
 8002a80:	f043 0210 	orr.w	r2, r3, #16
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e042      	b.n	8002b1a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 0308 	and.w	r3, r3, #8
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1dc      	bne.n	8002a5c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f042 0204 	orr.w	r2, r2, #4
 8002ab0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002ab2:	f7ff fb05 	bl	80020c0 <HAL_GetTick>
 8002ab6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002ab8:	e01b      	b.n	8002af2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002aba:	f7ff fb01 	bl	80020c0 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b0a      	cmp	r3, #10
 8002ac6:	d914      	bls.n	8002af2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 0304 	and.w	r3, r3, #4
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d00d      	beq.n	8002af2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ada:	f023 0312 	bic.w	r3, r3, #18
 8002ade:	f043 0210 	orr.w	r2, r3, #16
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e013      	b.n	8002b1a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1dc      	bne.n	8002aba <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b04:	f023 0303 	bic.w	r3, r3, #3
 8002b08:	f043 0201 	orr.w	r2, r3, #1
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	371c      	adds	r7, #28
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd90      	pop	{r4, r7, pc}
 8002b22:	bf00      	nop
 8002b24:	20000008 	.word	0x20000008

08002b28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b38:	4b0c      	ldr	r3, [pc, #48]	@ (8002b6c <__NVIC_SetPriorityGrouping+0x44>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b44:	4013      	ands	r3, r2
 8002b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b5a:	4a04      	ldr	r2, [pc, #16]	@ (8002b6c <__NVIC_SetPriorityGrouping+0x44>)
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	60d3      	str	r3, [r2, #12]
}
 8002b60:	bf00      	nop
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bc80      	pop	{r7}
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	e000ed00 	.word	0xe000ed00

08002b70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b74:	4b04      	ldr	r3, [pc, #16]	@ (8002b88 <__NVIC_GetPriorityGrouping+0x18>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	0a1b      	lsrs	r3, r3, #8
 8002b7a:	f003 0307 	and.w	r3, r3, #7
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bc80      	pop	{r7}
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	e000ed00 	.word	0xe000ed00

08002b8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	db0b      	blt.n	8002bb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	f003 021f 	and.w	r2, r3, #31
 8002ba4:	4906      	ldr	r1, [pc, #24]	@ (8002bc0 <__NVIC_EnableIRQ+0x34>)
 8002ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002baa:	095b      	lsrs	r3, r3, #5
 8002bac:	2001      	movs	r0, #1
 8002bae:	fa00 f202 	lsl.w	r2, r0, r2
 8002bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr
 8002bc0:	e000e100 	.word	0xe000e100

08002bc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	6039      	str	r1, [r7, #0]
 8002bce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	db0a      	blt.n	8002bee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	490c      	ldr	r1, [pc, #48]	@ (8002c10 <__NVIC_SetPriority+0x4c>)
 8002bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be2:	0112      	lsls	r2, r2, #4
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	440b      	add	r3, r1
 8002be8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bec:	e00a      	b.n	8002c04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	4908      	ldr	r1, [pc, #32]	@ (8002c14 <__NVIC_SetPriority+0x50>)
 8002bf4:	79fb      	ldrb	r3, [r7, #7]
 8002bf6:	f003 030f 	and.w	r3, r3, #15
 8002bfa:	3b04      	subs	r3, #4
 8002bfc:	0112      	lsls	r2, r2, #4
 8002bfe:	b2d2      	uxtb	r2, r2
 8002c00:	440b      	add	r3, r1
 8002c02:	761a      	strb	r2, [r3, #24]
}
 8002c04:	bf00      	nop
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000e100 	.word	0xe000e100
 8002c14:	e000ed00 	.word	0xe000ed00

08002c18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b089      	sub	sp, #36	@ 0x24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	f1c3 0307 	rsb	r3, r3, #7
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	bf28      	it	cs
 8002c36:	2304      	movcs	r3, #4
 8002c38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	2b06      	cmp	r3, #6
 8002c40:	d902      	bls.n	8002c48 <NVIC_EncodePriority+0x30>
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	3b03      	subs	r3, #3
 8002c46:	e000      	b.n	8002c4a <NVIC_EncodePriority+0x32>
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	43da      	mvns	r2, r3
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	401a      	ands	r2, r3
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c60:	f04f 31ff 	mov.w	r1, #4294967295
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	fa01 f303 	lsl.w	r3, r1, r3
 8002c6a:	43d9      	mvns	r1, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c70:	4313      	orrs	r3, r2
         );
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3724      	adds	r7, #36	@ 0x24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr

08002c7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	3b01      	subs	r3, #1
 8002c88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c8c:	d301      	bcc.n	8002c92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e00f      	b.n	8002cb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c92:	4a0a      	ldr	r2, [pc, #40]	@ (8002cbc <SysTick_Config+0x40>)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c9a:	210f      	movs	r1, #15
 8002c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ca0:	f7ff ff90 	bl	8002bc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ca4:	4b05      	ldr	r3, [pc, #20]	@ (8002cbc <SysTick_Config+0x40>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002caa:	4b04      	ldr	r3, [pc, #16]	@ (8002cbc <SysTick_Config+0x40>)
 8002cac:	2207      	movs	r2, #7
 8002cae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	e000e010 	.word	0xe000e010

08002cc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff ff2d 	bl	8002b28 <__NVIC_SetPriorityGrouping>
}
 8002cce:	bf00      	nop
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b086      	sub	sp, #24
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	4603      	mov	r3, r0
 8002cde:	60b9      	str	r1, [r7, #8]
 8002ce0:	607a      	str	r2, [r7, #4]
 8002ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ce8:	f7ff ff42 	bl	8002b70 <__NVIC_GetPriorityGrouping>
 8002cec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	68b9      	ldr	r1, [r7, #8]
 8002cf2:	6978      	ldr	r0, [r7, #20]
 8002cf4:	f7ff ff90 	bl	8002c18 <NVIC_EncodePriority>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cfe:	4611      	mov	r1, r2
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff ff5f 	bl	8002bc4 <__NVIC_SetPriority>
}
 8002d06:	bf00      	nop
 8002d08:	3718      	adds	r7, #24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b082      	sub	sp, #8
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	4603      	mov	r3, r0
 8002d16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff ff35 	bl	8002b8c <__NVIC_EnableIRQ>
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b082      	sub	sp, #8
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f7ff ffa2 	bl	8002c7c <SysTick_Config>
 8002d38:	4603      	mov	r3, r0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
	...

08002d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b08b      	sub	sp, #44	@ 0x2c
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d52:	2300      	movs	r3, #0
 8002d54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d56:	e169      	b.n	800302c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d58:	2201      	movs	r2, #1
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	69fa      	ldr	r2, [r7, #28]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	f040 8158 	bne.w	8003026 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	4a9a      	ldr	r2, [pc, #616]	@ (8002fe4 <HAL_GPIO_Init+0x2a0>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d05e      	beq.n	8002e3e <HAL_GPIO_Init+0xfa>
 8002d80:	4a98      	ldr	r2, [pc, #608]	@ (8002fe4 <HAL_GPIO_Init+0x2a0>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d875      	bhi.n	8002e72 <HAL_GPIO_Init+0x12e>
 8002d86:	4a98      	ldr	r2, [pc, #608]	@ (8002fe8 <HAL_GPIO_Init+0x2a4>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d058      	beq.n	8002e3e <HAL_GPIO_Init+0xfa>
 8002d8c:	4a96      	ldr	r2, [pc, #600]	@ (8002fe8 <HAL_GPIO_Init+0x2a4>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d86f      	bhi.n	8002e72 <HAL_GPIO_Init+0x12e>
 8002d92:	4a96      	ldr	r2, [pc, #600]	@ (8002fec <HAL_GPIO_Init+0x2a8>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d052      	beq.n	8002e3e <HAL_GPIO_Init+0xfa>
 8002d98:	4a94      	ldr	r2, [pc, #592]	@ (8002fec <HAL_GPIO_Init+0x2a8>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d869      	bhi.n	8002e72 <HAL_GPIO_Init+0x12e>
 8002d9e:	4a94      	ldr	r2, [pc, #592]	@ (8002ff0 <HAL_GPIO_Init+0x2ac>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d04c      	beq.n	8002e3e <HAL_GPIO_Init+0xfa>
 8002da4:	4a92      	ldr	r2, [pc, #584]	@ (8002ff0 <HAL_GPIO_Init+0x2ac>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d863      	bhi.n	8002e72 <HAL_GPIO_Init+0x12e>
 8002daa:	4a92      	ldr	r2, [pc, #584]	@ (8002ff4 <HAL_GPIO_Init+0x2b0>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d046      	beq.n	8002e3e <HAL_GPIO_Init+0xfa>
 8002db0:	4a90      	ldr	r2, [pc, #576]	@ (8002ff4 <HAL_GPIO_Init+0x2b0>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d85d      	bhi.n	8002e72 <HAL_GPIO_Init+0x12e>
 8002db6:	2b12      	cmp	r3, #18
 8002db8:	d82a      	bhi.n	8002e10 <HAL_GPIO_Init+0xcc>
 8002dba:	2b12      	cmp	r3, #18
 8002dbc:	d859      	bhi.n	8002e72 <HAL_GPIO_Init+0x12e>
 8002dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8002dc4 <HAL_GPIO_Init+0x80>)
 8002dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc4:	08002e3f 	.word	0x08002e3f
 8002dc8:	08002e19 	.word	0x08002e19
 8002dcc:	08002e2b 	.word	0x08002e2b
 8002dd0:	08002e6d 	.word	0x08002e6d
 8002dd4:	08002e73 	.word	0x08002e73
 8002dd8:	08002e73 	.word	0x08002e73
 8002ddc:	08002e73 	.word	0x08002e73
 8002de0:	08002e73 	.word	0x08002e73
 8002de4:	08002e73 	.word	0x08002e73
 8002de8:	08002e73 	.word	0x08002e73
 8002dec:	08002e73 	.word	0x08002e73
 8002df0:	08002e73 	.word	0x08002e73
 8002df4:	08002e73 	.word	0x08002e73
 8002df8:	08002e73 	.word	0x08002e73
 8002dfc:	08002e73 	.word	0x08002e73
 8002e00:	08002e73 	.word	0x08002e73
 8002e04:	08002e73 	.word	0x08002e73
 8002e08:	08002e21 	.word	0x08002e21
 8002e0c:	08002e35 	.word	0x08002e35
 8002e10:	4a79      	ldr	r2, [pc, #484]	@ (8002ff8 <HAL_GPIO_Init+0x2b4>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d013      	beq.n	8002e3e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e16:	e02c      	b.n	8002e72 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	623b      	str	r3, [r7, #32]
          break;
 8002e1e:	e029      	b.n	8002e74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	3304      	adds	r3, #4
 8002e26:	623b      	str	r3, [r7, #32]
          break;
 8002e28:	e024      	b.n	8002e74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	3308      	adds	r3, #8
 8002e30:	623b      	str	r3, [r7, #32]
          break;
 8002e32:	e01f      	b.n	8002e74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	330c      	adds	r3, #12
 8002e3a:	623b      	str	r3, [r7, #32]
          break;
 8002e3c:	e01a      	b.n	8002e74 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d102      	bne.n	8002e4c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e46:	2304      	movs	r3, #4
 8002e48:	623b      	str	r3, [r7, #32]
          break;
 8002e4a:	e013      	b.n	8002e74 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d105      	bne.n	8002e60 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e54:	2308      	movs	r3, #8
 8002e56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	611a      	str	r2, [r3, #16]
          break;
 8002e5e:	e009      	b.n	8002e74 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e60:	2308      	movs	r3, #8
 8002e62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	69fa      	ldr	r2, [r7, #28]
 8002e68:	615a      	str	r2, [r3, #20]
          break;
 8002e6a:	e003      	b.n	8002e74 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	623b      	str	r3, [r7, #32]
          break;
 8002e70:	e000      	b.n	8002e74 <HAL_GPIO_Init+0x130>
          break;
 8002e72:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	2bff      	cmp	r3, #255	@ 0xff
 8002e78:	d801      	bhi.n	8002e7e <HAL_GPIO_Init+0x13a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	e001      	b.n	8002e82 <HAL_GPIO_Init+0x13e>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	3304      	adds	r3, #4
 8002e82:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	2bff      	cmp	r3, #255	@ 0xff
 8002e88:	d802      	bhi.n	8002e90 <HAL_GPIO_Init+0x14c>
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	e002      	b.n	8002e96 <HAL_GPIO_Init+0x152>
 8002e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e92:	3b08      	subs	r3, #8
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	210f      	movs	r1, #15
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	401a      	ands	r2, r3
 8002ea8:	6a39      	ldr	r1, [r7, #32]
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f000 80b1 	beq.w	8003026 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ec4:	4b4d      	ldr	r3, [pc, #308]	@ (8002ffc <HAL_GPIO_Init+0x2b8>)
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	4a4c      	ldr	r2, [pc, #304]	@ (8002ffc <HAL_GPIO_Init+0x2b8>)
 8002eca:	f043 0301 	orr.w	r3, r3, #1
 8002ece:	6193      	str	r3, [r2, #24]
 8002ed0:	4b4a      	ldr	r3, [pc, #296]	@ (8002ffc <HAL_GPIO_Init+0x2b8>)
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	60bb      	str	r3, [r7, #8]
 8002eda:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002edc:	4a48      	ldr	r2, [pc, #288]	@ (8003000 <HAL_GPIO_Init+0x2bc>)
 8002ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee0:	089b      	lsrs	r3, r3, #2
 8002ee2:	3302      	adds	r3, #2
 8002ee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eec:	f003 0303 	and.w	r3, r3, #3
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	220f      	movs	r2, #15
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	4013      	ands	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a40      	ldr	r2, [pc, #256]	@ (8003004 <HAL_GPIO_Init+0x2c0>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d013      	beq.n	8002f30 <HAL_GPIO_Init+0x1ec>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a3f      	ldr	r2, [pc, #252]	@ (8003008 <HAL_GPIO_Init+0x2c4>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d00d      	beq.n	8002f2c <HAL_GPIO_Init+0x1e8>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a3e      	ldr	r2, [pc, #248]	@ (800300c <HAL_GPIO_Init+0x2c8>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d007      	beq.n	8002f28 <HAL_GPIO_Init+0x1e4>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a3d      	ldr	r2, [pc, #244]	@ (8003010 <HAL_GPIO_Init+0x2cc>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d101      	bne.n	8002f24 <HAL_GPIO_Init+0x1e0>
 8002f20:	2303      	movs	r3, #3
 8002f22:	e006      	b.n	8002f32 <HAL_GPIO_Init+0x1ee>
 8002f24:	2304      	movs	r3, #4
 8002f26:	e004      	b.n	8002f32 <HAL_GPIO_Init+0x1ee>
 8002f28:	2302      	movs	r3, #2
 8002f2a:	e002      	b.n	8002f32 <HAL_GPIO_Init+0x1ee>
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e000      	b.n	8002f32 <HAL_GPIO_Init+0x1ee>
 8002f30:	2300      	movs	r3, #0
 8002f32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f34:	f002 0203 	and.w	r2, r2, #3
 8002f38:	0092      	lsls	r2, r2, #2
 8002f3a:	4093      	lsls	r3, r2
 8002f3c:	68fa      	ldr	r2, [r7, #12]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f42:	492f      	ldr	r1, [pc, #188]	@ (8003000 <HAL_GPIO_Init+0x2bc>)
 8002f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f46:	089b      	lsrs	r3, r3, #2
 8002f48:	3302      	adds	r3, #2
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d006      	beq.n	8002f6a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f5c:	4b2d      	ldr	r3, [pc, #180]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	492c      	ldr	r1, [pc, #176]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	608b      	str	r3, [r1, #8]
 8002f68:	e006      	b.n	8002f78 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	43db      	mvns	r3, r3
 8002f72:	4928      	ldr	r1, [pc, #160]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d006      	beq.n	8002f92 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f84:	4b23      	ldr	r3, [pc, #140]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002f86:	68da      	ldr	r2, [r3, #12]
 8002f88:	4922      	ldr	r1, [pc, #136]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	60cb      	str	r3, [r1, #12]
 8002f90:	e006      	b.n	8002fa0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f92:	4b20      	ldr	r3, [pc, #128]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	491e      	ldr	r1, [pc, #120]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d006      	beq.n	8002fba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002fac:	4b19      	ldr	r3, [pc, #100]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002fae:	685a      	ldr	r2, [r3, #4]
 8002fb0:	4918      	ldr	r1, [pc, #96]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	604b      	str	r3, [r1, #4]
 8002fb8:	e006      	b.n	8002fc8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002fba:	4b16      	ldr	r3, [pc, #88]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002fbc:	685a      	ldr	r2, [r3, #4]
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	4914      	ldr	r1, [pc, #80]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d021      	beq.n	8003018 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	490e      	ldr	r1, [pc, #56]	@ (8003014 <HAL_GPIO_Init+0x2d0>)
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	600b      	str	r3, [r1, #0]
 8002fe0:	e021      	b.n	8003026 <HAL_GPIO_Init+0x2e2>
 8002fe2:	bf00      	nop
 8002fe4:	10320000 	.word	0x10320000
 8002fe8:	10310000 	.word	0x10310000
 8002fec:	10220000 	.word	0x10220000
 8002ff0:	10210000 	.word	0x10210000
 8002ff4:	10120000 	.word	0x10120000
 8002ff8:	10110000 	.word	0x10110000
 8002ffc:	40021000 	.word	0x40021000
 8003000:	40010000 	.word	0x40010000
 8003004:	40010800 	.word	0x40010800
 8003008:	40010c00 	.word	0x40010c00
 800300c:	40011000 	.word	0x40011000
 8003010:	40011400 	.word	0x40011400
 8003014:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003018:	4b0b      	ldr	r3, [pc, #44]	@ (8003048 <HAL_GPIO_Init+0x304>)
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	43db      	mvns	r3, r3
 8003020:	4909      	ldr	r1, [pc, #36]	@ (8003048 <HAL_GPIO_Init+0x304>)
 8003022:	4013      	ands	r3, r2
 8003024:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003028:	3301      	adds	r3, #1
 800302a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003032:	fa22 f303 	lsr.w	r3, r2, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	f47f ae8e 	bne.w	8002d58 <HAL_GPIO_Init+0x14>
  }
}
 800303c:	bf00      	nop
 800303e:	bf00      	nop
 8003040:	372c      	adds	r7, #44	@ 0x2c
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr
 8003048:	40010400 	.word	0x40010400

0800304c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	807b      	strh	r3, [r7, #2]
 8003058:	4613      	mov	r3, r2
 800305a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800305c:	787b      	ldrb	r3, [r7, #1]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003062:	887a      	ldrh	r2, [r7, #2]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003068:	e003      	b.n	8003072 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800306a:	887b      	ldrh	r3, [r7, #2]
 800306c:	041a      	lsls	r2, r3, #16
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	611a      	str	r2, [r3, #16]
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	bc80      	pop	{r7}
 800307a:	4770      	bx	lr

0800307c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e12b      	b.n	80032e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d106      	bne.n	80030a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7fe fa7c 	bl	80015a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2224      	movs	r2, #36	@ 0x24
 80030ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 0201 	bic.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030e0:	f001 f832 	bl	8004148 <HAL_RCC_GetPCLK1Freq>
 80030e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	4a81      	ldr	r2, [pc, #516]	@ (80032f0 <HAL_I2C_Init+0x274>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d807      	bhi.n	8003100 <HAL_I2C_Init+0x84>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	4a80      	ldr	r2, [pc, #512]	@ (80032f4 <HAL_I2C_Init+0x278>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	bf94      	ite	ls
 80030f8:	2301      	movls	r3, #1
 80030fa:	2300      	movhi	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	e006      	b.n	800310e <HAL_I2C_Init+0x92>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4a7d      	ldr	r2, [pc, #500]	@ (80032f8 <HAL_I2C_Init+0x27c>)
 8003104:	4293      	cmp	r3, r2
 8003106:	bf94      	ite	ls
 8003108:	2301      	movls	r3, #1
 800310a:	2300      	movhi	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d001      	beq.n	8003116 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e0e7      	b.n	80032e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	4a78      	ldr	r2, [pc, #480]	@ (80032fc <HAL_I2C_Init+0x280>)
 800311a:	fba2 2303 	umull	r2, r3, r2, r3
 800311e:	0c9b      	lsrs	r3, r3, #18
 8003120:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68ba      	ldr	r2, [r7, #8]
 8003132:	430a      	orrs	r2, r1
 8003134:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	4a6a      	ldr	r2, [pc, #424]	@ (80032f0 <HAL_I2C_Init+0x274>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d802      	bhi.n	8003150 <HAL_I2C_Init+0xd4>
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	3301      	adds	r3, #1
 800314e:	e009      	b.n	8003164 <HAL_I2C_Init+0xe8>
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003156:	fb02 f303 	mul.w	r3, r2, r3
 800315a:	4a69      	ldr	r2, [pc, #420]	@ (8003300 <HAL_I2C_Init+0x284>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	099b      	lsrs	r3, r3, #6
 8003162:	3301      	adds	r3, #1
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6812      	ldr	r2, [r2, #0]
 8003168:	430b      	orrs	r3, r1
 800316a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003176:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	495c      	ldr	r1, [pc, #368]	@ (80032f0 <HAL_I2C_Init+0x274>)
 8003180:	428b      	cmp	r3, r1
 8003182:	d819      	bhi.n	80031b8 <HAL_I2C_Init+0x13c>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	1e59      	subs	r1, r3, #1
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003192:	1c59      	adds	r1, r3, #1
 8003194:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003198:	400b      	ands	r3, r1
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00a      	beq.n	80031b4 <HAL_I2C_Init+0x138>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	1e59      	subs	r1, r3, #1
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80031ac:	3301      	adds	r3, #1
 80031ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b2:	e051      	b.n	8003258 <HAL_I2C_Init+0x1dc>
 80031b4:	2304      	movs	r3, #4
 80031b6:	e04f      	b.n	8003258 <HAL_I2C_Init+0x1dc>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d111      	bne.n	80031e4 <HAL_I2C_Init+0x168>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	1e58      	subs	r0, r3, #1
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6859      	ldr	r1, [r3, #4]
 80031c8:	460b      	mov	r3, r1
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	440b      	add	r3, r1
 80031ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80031d2:	3301      	adds	r3, #1
 80031d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d8:	2b00      	cmp	r3, #0
 80031da:	bf0c      	ite	eq
 80031dc:	2301      	moveq	r3, #1
 80031de:	2300      	movne	r3, #0
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	e012      	b.n	800320a <HAL_I2C_Init+0x18e>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	1e58      	subs	r0, r3, #1
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6859      	ldr	r1, [r3, #4]
 80031ec:	460b      	mov	r3, r1
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	0099      	lsls	r1, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031fa:	3301      	adds	r3, #1
 80031fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003200:	2b00      	cmp	r3, #0
 8003202:	bf0c      	ite	eq
 8003204:	2301      	moveq	r3, #1
 8003206:	2300      	movne	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <HAL_I2C_Init+0x196>
 800320e:	2301      	movs	r3, #1
 8003210:	e022      	b.n	8003258 <HAL_I2C_Init+0x1dc>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10e      	bne.n	8003238 <HAL_I2C_Init+0x1bc>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	1e58      	subs	r0, r3, #1
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6859      	ldr	r1, [r3, #4]
 8003222:	460b      	mov	r3, r1
 8003224:	005b      	lsls	r3, r3, #1
 8003226:	440b      	add	r3, r1
 8003228:	fbb0 f3f3 	udiv	r3, r0, r3
 800322c:	3301      	adds	r3, #1
 800322e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003232:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003236:	e00f      	b.n	8003258 <HAL_I2C_Init+0x1dc>
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	1e58      	subs	r0, r3, #1
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6859      	ldr	r1, [r3, #4]
 8003240:	460b      	mov	r3, r1
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	0099      	lsls	r1, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	fbb0 f3f3 	udiv	r3, r0, r3
 800324e:	3301      	adds	r3, #1
 8003250:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003254:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003258:	6879      	ldr	r1, [r7, #4]
 800325a:	6809      	ldr	r1, [r1, #0]
 800325c:	4313      	orrs	r3, r2
 800325e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69da      	ldr	r2, [r3, #28]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	431a      	orrs	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	430a      	orrs	r2, r1
 800327a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003286:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6911      	ldr	r1, [r2, #16]
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	68d2      	ldr	r2, [r2, #12]
 8003292:	4311      	orrs	r1, r2
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6812      	ldr	r2, [r2, #0]
 8003298:	430b      	orrs	r3, r1
 800329a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	695a      	ldr	r2, [r3, #20]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	431a      	orrs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f042 0201 	orr.w	r2, r2, #1
 80032c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2220      	movs	r2, #32
 80032d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	000186a0 	.word	0x000186a0
 80032f4:	001e847f 	.word	0x001e847f
 80032f8:	003d08ff 	.word	0x003d08ff
 80032fc:	431bde83 	.word	0x431bde83
 8003300:	10624dd3 	.word	0x10624dd3

08003304 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b088      	sub	sp, #32
 8003308:	af02      	add	r7, sp, #8
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	607a      	str	r2, [r7, #4]
 800330e:	461a      	mov	r2, r3
 8003310:	460b      	mov	r3, r1
 8003312:	817b      	strh	r3, [r7, #10]
 8003314:	4613      	mov	r3, r2
 8003316:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003318:	f7fe fed2 	bl	80020c0 <HAL_GetTick>
 800331c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b20      	cmp	r3, #32
 8003328:	f040 80e0 	bne.w	80034ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	2319      	movs	r3, #25
 8003332:	2201      	movs	r2, #1
 8003334:	4970      	ldr	r1, [pc, #448]	@ (80034f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f000 f964 	bl	8003604 <I2C_WaitOnFlagUntilTimeout>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003342:	2302      	movs	r3, #2
 8003344:	e0d3      	b.n	80034ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800334c:	2b01      	cmp	r3, #1
 800334e:	d101      	bne.n	8003354 <HAL_I2C_Master_Transmit+0x50>
 8003350:	2302      	movs	r3, #2
 8003352:	e0cc      	b.n	80034ee <HAL_I2C_Master_Transmit+0x1ea>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	2b01      	cmp	r3, #1
 8003368:	d007      	beq.n	800337a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f042 0201 	orr.w	r2, r2, #1
 8003378:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003388:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2221      	movs	r2, #33	@ 0x21
 800338e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2210      	movs	r2, #16
 8003396:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	893a      	ldrh	r2, [r7, #8]
 80033aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b0:	b29a      	uxth	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	4a50      	ldr	r2, [pc, #320]	@ (80034fc <HAL_I2C_Master_Transmit+0x1f8>)
 80033ba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033bc:	8979      	ldrh	r1, [r7, #10]
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	6a3a      	ldr	r2, [r7, #32]
 80033c2:	68f8      	ldr	r0, [r7, #12]
 80033c4:	f000 f89c 	bl	8003500 <I2C_MasterRequestWrite>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e08d      	b.n	80034ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033d2:	2300      	movs	r3, #0
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	695b      	ldr	r3, [r3, #20]
 80033dc:	613b      	str	r3, [r7, #16]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	613b      	str	r3, [r7, #16]
 80033e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033e8:	e066      	b.n	80034b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	6a39      	ldr	r1, [r7, #32]
 80033ee:	68f8      	ldr	r0, [r7, #12]
 80033f0:	f000 fa22 	bl	8003838 <I2C_WaitOnTXEFlagUntilTimeout>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00d      	beq.n	8003416 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fe:	2b04      	cmp	r3, #4
 8003400:	d107      	bne.n	8003412 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003410:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e06b      	b.n	80034ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341a:	781a      	ldrb	r2, [r3, #0]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003426:	1c5a      	adds	r2, r3, #1
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003430:	b29b      	uxth	r3, r3
 8003432:	3b01      	subs	r3, #1
 8003434:	b29a      	uxth	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800343e:	3b01      	subs	r3, #1
 8003440:	b29a      	uxth	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	695b      	ldr	r3, [r3, #20]
 800344c:	f003 0304 	and.w	r3, r3, #4
 8003450:	2b04      	cmp	r3, #4
 8003452:	d11b      	bne.n	800348c <HAL_I2C_Master_Transmit+0x188>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003458:	2b00      	cmp	r3, #0
 800345a:	d017      	beq.n	800348c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003460:	781a      	ldrb	r2, [r3, #0]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346c:	1c5a      	adds	r2, r3, #1
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003476:	b29b      	uxth	r3, r3
 8003478:	3b01      	subs	r3, #1
 800347a:	b29a      	uxth	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003484:	3b01      	subs	r3, #1
 8003486:	b29a      	uxth	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	6a39      	ldr	r1, [r7, #32]
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f000 fa19 	bl	80038c8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00d      	beq.n	80034b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a0:	2b04      	cmp	r3, #4
 80034a2:	d107      	bne.n	80034b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e01a      	b.n	80034ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d194      	bne.n	80033ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2220      	movs	r2, #32
 80034d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034e8:	2300      	movs	r3, #0
 80034ea:	e000      	b.n	80034ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034ec:	2302      	movs	r3, #2
  }
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3718      	adds	r7, #24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	00100002 	.word	0x00100002
 80034fc:	ffff0000 	.word	0xffff0000

08003500 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b088      	sub	sp, #32
 8003504:	af02      	add	r7, sp, #8
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	607a      	str	r2, [r7, #4]
 800350a:	603b      	str	r3, [r7, #0]
 800350c:	460b      	mov	r3, r1
 800350e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003514:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	2b08      	cmp	r3, #8
 800351a:	d006      	beq.n	800352a <I2C_MasterRequestWrite+0x2a>
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d003      	beq.n	800352a <I2C_MasterRequestWrite+0x2a>
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003528:	d108      	bne.n	800353c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003538:	601a      	str	r2, [r3, #0]
 800353a:	e00b      	b.n	8003554 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003540:	2b12      	cmp	r3, #18
 8003542:	d107      	bne.n	8003554 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003552:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	9300      	str	r3, [sp, #0]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f000 f84f 	bl	8003604 <I2C_WaitOnFlagUntilTimeout>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00d      	beq.n	8003588 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003576:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800357a:	d103      	bne.n	8003584 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003582:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e035      	b.n	80035f4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003590:	d108      	bne.n	80035a4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003592:	897b      	ldrh	r3, [r7, #10]
 8003594:	b2db      	uxtb	r3, r3
 8003596:	461a      	mov	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035a0:	611a      	str	r2, [r3, #16]
 80035a2:	e01b      	b.n	80035dc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80035a4:	897b      	ldrh	r3, [r7, #10]
 80035a6:	11db      	asrs	r3, r3, #7
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	f003 0306 	and.w	r3, r3, #6
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	f063 030f 	orn	r3, r3, #15
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	490e      	ldr	r1, [pc, #56]	@ (80035fc <I2C_MasterRequestWrite+0xfc>)
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 f898 	bl	80036f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e010      	b.n	80035f4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80035d2:	897b      	ldrh	r3, [r7, #10]
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	4907      	ldr	r1, [pc, #28]	@ (8003600 <I2C_MasterRequestWrite+0x100>)
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f888 	bl	80036f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e000      	b.n	80035f4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3718      	adds	r7, #24
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	00010008 	.word	0x00010008
 8003600:	00010002 	.word	0x00010002

08003604 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	603b      	str	r3, [r7, #0]
 8003610:	4613      	mov	r3, r2
 8003612:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003614:	e048      	b.n	80036a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800361c:	d044      	beq.n	80036a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800361e:	f7fe fd4f 	bl	80020c0 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	683a      	ldr	r2, [r7, #0]
 800362a:	429a      	cmp	r2, r3
 800362c:	d302      	bcc.n	8003634 <I2C_WaitOnFlagUntilTimeout+0x30>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d139      	bne.n	80036a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	0c1b      	lsrs	r3, r3, #16
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b01      	cmp	r3, #1
 800363c:	d10d      	bne.n	800365a <I2C_WaitOnFlagUntilTimeout+0x56>
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	43da      	mvns	r2, r3
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	4013      	ands	r3, r2
 800364a:	b29b      	uxth	r3, r3
 800364c:	2b00      	cmp	r3, #0
 800364e:	bf0c      	ite	eq
 8003650:	2301      	moveq	r3, #1
 8003652:	2300      	movne	r3, #0
 8003654:	b2db      	uxtb	r3, r3
 8003656:	461a      	mov	r2, r3
 8003658:	e00c      	b.n	8003674 <I2C_WaitOnFlagUntilTimeout+0x70>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	43da      	mvns	r2, r3
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	4013      	ands	r3, r2
 8003666:	b29b      	uxth	r3, r3
 8003668:	2b00      	cmp	r3, #0
 800366a:	bf0c      	ite	eq
 800366c:	2301      	moveq	r3, #1
 800366e:	2300      	movne	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	461a      	mov	r2, r3
 8003674:	79fb      	ldrb	r3, [r7, #7]
 8003676:	429a      	cmp	r2, r3
 8003678:	d116      	bne.n	80036a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003694:	f043 0220 	orr.w	r2, r3, #32
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e023      	b.n	80036f0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	0c1b      	lsrs	r3, r3, #16
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d10d      	bne.n	80036ce <I2C_WaitOnFlagUntilTimeout+0xca>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	43da      	mvns	r2, r3
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	4013      	ands	r3, r2
 80036be:	b29b      	uxth	r3, r3
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	bf0c      	ite	eq
 80036c4:	2301      	moveq	r3, #1
 80036c6:	2300      	movne	r3, #0
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	461a      	mov	r2, r3
 80036cc:	e00c      	b.n	80036e8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	43da      	mvns	r2, r3
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	4013      	ands	r3, r2
 80036da:	b29b      	uxth	r3, r3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	bf0c      	ite	eq
 80036e0:	2301      	moveq	r3, #1
 80036e2:	2300      	movne	r3, #0
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	461a      	mov	r2, r3
 80036e8:	79fb      	ldrb	r3, [r7, #7]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d093      	beq.n	8003616 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
 8003704:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003706:	e071      	b.n	80037ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003712:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003716:	d123      	bne.n	8003760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003726:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003730:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2220      	movs	r2, #32
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374c:	f043 0204 	orr.w	r2, r3, #4
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e067      	b.n	8003830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003766:	d041      	beq.n	80037ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003768:	f7fe fcaa 	bl	80020c0 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	429a      	cmp	r2, r3
 8003776:	d302      	bcc.n	800377e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d136      	bne.n	80037ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	0c1b      	lsrs	r3, r3, #16
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b01      	cmp	r3, #1
 8003786:	d10c      	bne.n	80037a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	43da      	mvns	r2, r3
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	4013      	ands	r3, r2
 8003794:	b29b      	uxth	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	bf14      	ite	ne
 800379a:	2301      	movne	r3, #1
 800379c:	2300      	moveq	r3, #0
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	e00b      	b.n	80037ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	43da      	mvns	r2, r3
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	4013      	ands	r3, r2
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	bf14      	ite	ne
 80037b4:	2301      	movne	r3, #1
 80037b6:	2300      	moveq	r3, #0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d016      	beq.n	80037ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2220      	movs	r2, #32
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d8:	f043 0220 	orr.w	r2, r3, #32
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e021      	b.n	8003830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	0c1b      	lsrs	r3, r3, #16
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d10c      	bne.n	8003810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	43da      	mvns	r2, r3
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	4013      	ands	r3, r2
 8003802:	b29b      	uxth	r3, r3
 8003804:	2b00      	cmp	r3, #0
 8003806:	bf14      	ite	ne
 8003808:	2301      	movne	r3, #1
 800380a:	2300      	moveq	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	e00b      	b.n	8003828 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	43da      	mvns	r2, r3
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	4013      	ands	r3, r2
 800381c:	b29b      	uxth	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	bf14      	ite	ne
 8003822:	2301      	movne	r3, #1
 8003824:	2300      	moveq	r3, #0
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	f47f af6d 	bne.w	8003708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003844:	e034      	b.n	80038b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 f886 	bl	8003958 <I2C_IsAcknowledgeFailed>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e034      	b.n	80038c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800385c:	d028      	beq.n	80038b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800385e:	f7fe fc2f 	bl	80020c0 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	68ba      	ldr	r2, [r7, #8]
 800386a:	429a      	cmp	r2, r3
 800386c:	d302      	bcc.n	8003874 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d11d      	bne.n	80038b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800387e:	2b80      	cmp	r3, #128	@ 0x80
 8003880:	d016      	beq.n	80038b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2220      	movs	r2, #32
 800388c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389c:	f043 0220 	orr.w	r2, r3, #32
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e007      	b.n	80038c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ba:	2b80      	cmp	r3, #128	@ 0x80
 80038bc:	d1c3      	bne.n	8003846 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80038be:	2300      	movs	r3, #0
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038d4:	e034      	b.n	8003940 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 f83e 	bl	8003958 <I2C_IsAcknowledgeFailed>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e034      	b.n	8003950 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ec:	d028      	beq.n	8003940 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ee:	f7fe fbe7 	bl	80020c0 <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d302      	bcc.n	8003904 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d11d      	bne.n	8003940 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	695b      	ldr	r3, [r3, #20]
 800390a:	f003 0304 	and.w	r3, r3, #4
 800390e:	2b04      	cmp	r3, #4
 8003910:	d016      	beq.n	8003940 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2220      	movs	r2, #32
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392c:	f043 0220 	orr.w	r2, r3, #32
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e007      	b.n	8003950 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	f003 0304 	and.w	r3, r3, #4
 800394a:	2b04      	cmp	r3, #4
 800394c:	d1c3      	bne.n	80038d6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800396a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800396e:	d11b      	bne.n	80039a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003978:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2220      	movs	r2, #32
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003994:	f043 0204 	orr.w	r2, r3, #4
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e000      	b.n	80039aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr

080039b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b086      	sub	sp, #24
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e272      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f000 8087 	beq.w	8003ae2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039d4:	4b92      	ldr	r3, [pc, #584]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f003 030c 	and.w	r3, r3, #12
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d00c      	beq.n	80039fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039e0:	4b8f      	ldr	r3, [pc, #572]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f003 030c 	and.w	r3, r3, #12
 80039e8:	2b08      	cmp	r3, #8
 80039ea:	d112      	bne.n	8003a12 <HAL_RCC_OscConfig+0x5e>
 80039ec:	4b8c      	ldr	r3, [pc, #560]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039f8:	d10b      	bne.n	8003a12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039fa:	4b89      	ldr	r3, [pc, #548]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d06c      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x12c>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d168      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e24c      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a1a:	d106      	bne.n	8003a2a <HAL_RCC_OscConfig+0x76>
 8003a1c:	4b80      	ldr	r3, [pc, #512]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a7f      	ldr	r2, [pc, #508]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a26:	6013      	str	r3, [r2, #0]
 8003a28:	e02e      	b.n	8003a88 <HAL_RCC_OscConfig+0xd4>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d10c      	bne.n	8003a4c <HAL_RCC_OscConfig+0x98>
 8003a32:	4b7b      	ldr	r3, [pc, #492]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a7a      	ldr	r2, [pc, #488]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a3c:	6013      	str	r3, [r2, #0]
 8003a3e:	4b78      	ldr	r3, [pc, #480]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a77      	ldr	r2, [pc, #476]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a44:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a48:	6013      	str	r3, [r2, #0]
 8003a4a:	e01d      	b.n	8003a88 <HAL_RCC_OscConfig+0xd4>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a54:	d10c      	bne.n	8003a70 <HAL_RCC_OscConfig+0xbc>
 8003a56:	4b72      	ldr	r3, [pc, #456]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a71      	ldr	r2, [pc, #452]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a60:	6013      	str	r3, [r2, #0]
 8003a62:	4b6f      	ldr	r3, [pc, #444]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a6e      	ldr	r2, [pc, #440]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a6c:	6013      	str	r3, [r2, #0]
 8003a6e:	e00b      	b.n	8003a88 <HAL_RCC_OscConfig+0xd4>
 8003a70:	4b6b      	ldr	r3, [pc, #428]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a6a      	ldr	r2, [pc, #424]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	4b68      	ldr	r3, [pc, #416]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a67      	ldr	r2, [pc, #412]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003a82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d013      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a90:	f7fe fb16 	bl	80020c0 <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a98:	f7fe fb12 	bl	80020c0 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b64      	cmp	r3, #100	@ 0x64
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e200      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aaa:	4b5d      	ldr	r3, [pc, #372]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0f0      	beq.n	8003a98 <HAL_RCC_OscConfig+0xe4>
 8003ab6:	e014      	b.n	8003ae2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab8:	f7fe fb02 	bl	80020c0 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ac0:	f7fe fafe 	bl	80020c0 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b64      	cmp	r3, #100	@ 0x64
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e1ec      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ad2:	4b53      	ldr	r3, [pc, #332]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f0      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x10c>
 8003ade:	e000      	b.n	8003ae2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d063      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003aee:	4b4c      	ldr	r3, [pc, #304]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f003 030c 	and.w	r3, r3, #12
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00b      	beq.n	8003b12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003afa:	4b49      	ldr	r3, [pc, #292]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f003 030c 	and.w	r3, r3, #12
 8003b02:	2b08      	cmp	r3, #8
 8003b04:	d11c      	bne.n	8003b40 <HAL_RCC_OscConfig+0x18c>
 8003b06:	4b46      	ldr	r3, [pc, #280]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d116      	bne.n	8003b40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b12:	4b43      	ldr	r3, [pc, #268]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <HAL_RCC_OscConfig+0x176>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d001      	beq.n	8003b2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e1c0      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	4939      	ldr	r1, [pc, #228]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b3e:	e03a      	b.n	8003bb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d020      	beq.n	8003b8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b48:	4b36      	ldr	r3, [pc, #216]	@ (8003c24 <HAL_RCC_OscConfig+0x270>)
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b4e:	f7fe fab7 	bl	80020c0 <HAL_GetTick>
 8003b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b54:	e008      	b.n	8003b68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b56:	f7fe fab3 	bl	80020c0 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d901      	bls.n	8003b68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e1a1      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b68:	4b2d      	ldr	r3, [pc, #180]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0f0      	beq.n	8003b56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b74:	4b2a      	ldr	r3, [pc, #168]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	00db      	lsls	r3, r3, #3
 8003b82:	4927      	ldr	r1, [pc, #156]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	600b      	str	r3, [r1, #0]
 8003b88:	e015      	b.n	8003bb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b8a:	4b26      	ldr	r3, [pc, #152]	@ (8003c24 <HAL_RCC_OscConfig+0x270>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b90:	f7fe fa96 	bl	80020c0 <HAL_GetTick>
 8003b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b96:	e008      	b.n	8003baa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b98:	f7fe fa92 	bl	80020c0 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d901      	bls.n	8003baa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e180      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003baa:	4b1d      	ldr	r3, [pc, #116]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0302 	and.w	r3, r3, #2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1f0      	bne.n	8003b98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0308 	and.w	r3, r3, #8
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d03a      	beq.n	8003c38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d019      	beq.n	8003bfe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bca:	4b17      	ldr	r3, [pc, #92]	@ (8003c28 <HAL_RCC_OscConfig+0x274>)
 8003bcc:	2201      	movs	r2, #1
 8003bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bd0:	f7fe fa76 	bl	80020c0 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bd8:	f7fe fa72 	bl	80020c0 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e160      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bea:	4b0d      	ldr	r3, [pc, #52]	@ (8003c20 <HAL_RCC_OscConfig+0x26c>)
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d0f0      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003bf6:	2001      	movs	r0, #1
 8003bf8:	f000 face 	bl	8004198 <RCC_Delay>
 8003bfc:	e01c      	b.n	8003c38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003c28 <HAL_RCC_OscConfig+0x274>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c04:	f7fe fa5c 	bl	80020c0 <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c0a:	e00f      	b.n	8003c2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c0c:	f7fe fa58 	bl	80020c0 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d908      	bls.n	8003c2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e146      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
 8003c1e:	bf00      	nop
 8003c20:	40021000 	.word	0x40021000
 8003c24:	42420000 	.word	0x42420000
 8003c28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c2c:	4b92      	ldr	r3, [pc, #584]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1e9      	bne.n	8003c0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0304 	and.w	r3, r3, #4
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 80a6 	beq.w	8003d92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c46:	2300      	movs	r3, #0
 8003c48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c4a:	4b8b      	ldr	r3, [pc, #556]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003c4c:	69db      	ldr	r3, [r3, #28]
 8003c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10d      	bne.n	8003c72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c56:	4b88      	ldr	r3, [pc, #544]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	4a87      	ldr	r2, [pc, #540]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003c5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c60:	61d3      	str	r3, [r2, #28]
 8003c62:	4b85      	ldr	r3, [pc, #532]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003c64:	69db      	ldr	r3, [r3, #28]
 8003c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c6a:	60bb      	str	r3, [r7, #8]
 8003c6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c72:	4b82      	ldr	r3, [pc, #520]	@ (8003e7c <HAL_RCC_OscConfig+0x4c8>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d118      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c7e:	4b7f      	ldr	r3, [pc, #508]	@ (8003e7c <HAL_RCC_OscConfig+0x4c8>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a7e      	ldr	r2, [pc, #504]	@ (8003e7c <HAL_RCC_OscConfig+0x4c8>)
 8003c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c8a:	f7fe fa19 	bl	80020c0 <HAL_GetTick>
 8003c8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c90:	e008      	b.n	8003ca4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c92:	f7fe fa15 	bl	80020c0 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b64      	cmp	r3, #100	@ 0x64
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e103      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ca4:	4b75      	ldr	r3, [pc, #468]	@ (8003e7c <HAL_RCC_OscConfig+0x4c8>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d0f0      	beq.n	8003c92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d106      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x312>
 8003cb8:	4b6f      	ldr	r3, [pc, #444]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	4a6e      	ldr	r2, [pc, #440]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003cbe:	f043 0301 	orr.w	r3, r3, #1
 8003cc2:	6213      	str	r3, [r2, #32]
 8003cc4:	e02d      	b.n	8003d22 <HAL_RCC_OscConfig+0x36e>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d10c      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x334>
 8003cce:	4b6a      	ldr	r3, [pc, #424]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	4a69      	ldr	r2, [pc, #420]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003cd4:	f023 0301 	bic.w	r3, r3, #1
 8003cd8:	6213      	str	r3, [r2, #32]
 8003cda:	4b67      	ldr	r3, [pc, #412]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	4a66      	ldr	r2, [pc, #408]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003ce0:	f023 0304 	bic.w	r3, r3, #4
 8003ce4:	6213      	str	r3, [r2, #32]
 8003ce6:	e01c      	b.n	8003d22 <HAL_RCC_OscConfig+0x36e>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	2b05      	cmp	r3, #5
 8003cee:	d10c      	bne.n	8003d0a <HAL_RCC_OscConfig+0x356>
 8003cf0:	4b61      	ldr	r3, [pc, #388]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003cf2:	6a1b      	ldr	r3, [r3, #32]
 8003cf4:	4a60      	ldr	r2, [pc, #384]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003cf6:	f043 0304 	orr.w	r3, r3, #4
 8003cfa:	6213      	str	r3, [r2, #32]
 8003cfc:	4b5e      	ldr	r3, [pc, #376]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003cfe:	6a1b      	ldr	r3, [r3, #32]
 8003d00:	4a5d      	ldr	r2, [pc, #372]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003d02:	f043 0301 	orr.w	r3, r3, #1
 8003d06:	6213      	str	r3, [r2, #32]
 8003d08:	e00b      	b.n	8003d22 <HAL_RCC_OscConfig+0x36e>
 8003d0a:	4b5b      	ldr	r3, [pc, #364]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003d0c:	6a1b      	ldr	r3, [r3, #32]
 8003d0e:	4a5a      	ldr	r2, [pc, #360]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003d10:	f023 0301 	bic.w	r3, r3, #1
 8003d14:	6213      	str	r3, [r2, #32]
 8003d16:	4b58      	ldr	r3, [pc, #352]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003d18:	6a1b      	ldr	r3, [r3, #32]
 8003d1a:	4a57      	ldr	r2, [pc, #348]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003d1c:	f023 0304 	bic.w	r3, r3, #4
 8003d20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d015      	beq.n	8003d56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d2a:	f7fe f9c9 	bl	80020c0 <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d30:	e00a      	b.n	8003d48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d32:	f7fe f9c5 	bl	80020c0 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d901      	bls.n	8003d48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e0b1      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d48:	4b4b      	ldr	r3, [pc, #300]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003d4a:	6a1b      	ldr	r3, [r3, #32]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d0ee      	beq.n	8003d32 <HAL_RCC_OscConfig+0x37e>
 8003d54:	e014      	b.n	8003d80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d56:	f7fe f9b3 	bl	80020c0 <HAL_GetTick>
 8003d5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d5c:	e00a      	b.n	8003d74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d5e:	f7fe f9af 	bl	80020c0 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e09b      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d74:	4b40      	ldr	r3, [pc, #256]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003d76:	6a1b      	ldr	r3, [r3, #32]
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1ee      	bne.n	8003d5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d80:	7dfb      	ldrb	r3, [r7, #23]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d105      	bne.n	8003d92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d86:	4b3c      	ldr	r3, [pc, #240]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	4a3b      	ldr	r2, [pc, #236]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003d8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f000 8087 	beq.w	8003eaa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d9c:	4b36      	ldr	r3, [pc, #216]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f003 030c 	and.w	r3, r3, #12
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	d061      	beq.n	8003e6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	69db      	ldr	r3, [r3, #28]
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d146      	bne.n	8003e3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003db0:	4b33      	ldr	r3, [pc, #204]	@ (8003e80 <HAL_RCC_OscConfig+0x4cc>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db6:	f7fe f983 	bl	80020c0 <HAL_GetTick>
 8003dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dbc:	e008      	b.n	8003dd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dbe:	f7fe f97f 	bl	80020c0 <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e06d      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dd0:	4b29      	ldr	r3, [pc, #164]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1f0      	bne.n	8003dbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003de4:	d108      	bne.n	8003df8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003de6:	4b24      	ldr	r3, [pc, #144]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	4921      	ldr	r1, [pc, #132]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003df8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a19      	ldr	r1, [r3, #32]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	491b      	ldr	r1, [pc, #108]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e10:	4b1b      	ldr	r3, [pc, #108]	@ (8003e80 <HAL_RCC_OscConfig+0x4cc>)
 8003e12:	2201      	movs	r2, #1
 8003e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e16:	f7fe f953 	bl	80020c0 <HAL_GetTick>
 8003e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e1c:	e008      	b.n	8003e30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e1e:	f7fe f94f 	bl	80020c0 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e03d      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e30:	4b11      	ldr	r3, [pc, #68]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0f0      	beq.n	8003e1e <HAL_RCC_OscConfig+0x46a>
 8003e3c:	e035      	b.n	8003eaa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e3e:	4b10      	ldr	r3, [pc, #64]	@ (8003e80 <HAL_RCC_OscConfig+0x4cc>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e44:	f7fe f93c 	bl	80020c0 <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e4a:	e008      	b.n	8003e5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e4c:	f7fe f938 	bl	80020c0 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d901      	bls.n	8003e5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e026      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e5e:	4b06      	ldr	r3, [pc, #24]	@ (8003e78 <HAL_RCC_OscConfig+0x4c4>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1f0      	bne.n	8003e4c <HAL_RCC_OscConfig+0x498>
 8003e6a:	e01e      	b.n	8003eaa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d107      	bne.n	8003e84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e019      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
 8003e78:	40021000 	.word	0x40021000
 8003e7c:	40007000 	.word	0x40007000
 8003e80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e84:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb4 <HAL_RCC_OscConfig+0x500>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d106      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d001      	beq.n	8003eaa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e000      	b.n	8003eac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3718      	adds	r7, #24
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40021000 	.word	0x40021000

08003eb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d101      	bne.n	8003ecc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e0d0      	b.n	800406e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ecc:	4b6a      	ldr	r3, [pc, #424]	@ (8004078 <HAL_RCC_ClockConfig+0x1c0>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0307 	and.w	r3, r3, #7
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d910      	bls.n	8003efc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eda:	4b67      	ldr	r3, [pc, #412]	@ (8004078 <HAL_RCC_ClockConfig+0x1c0>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f023 0207 	bic.w	r2, r3, #7
 8003ee2:	4965      	ldr	r1, [pc, #404]	@ (8004078 <HAL_RCC_ClockConfig+0x1c0>)
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eea:	4b63      	ldr	r3, [pc, #396]	@ (8004078 <HAL_RCC_ClockConfig+0x1c0>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0307 	and.w	r3, r3, #7
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d001      	beq.n	8003efc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e0b8      	b.n	800406e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d020      	beq.n	8003f4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0304 	and.w	r3, r3, #4
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d005      	beq.n	8003f20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f14:	4b59      	ldr	r3, [pc, #356]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	4a58      	ldr	r2, [pc, #352]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003f1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0308 	and.w	r3, r3, #8
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d005      	beq.n	8003f38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f2c:	4b53      	ldr	r3, [pc, #332]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	4a52      	ldr	r2, [pc, #328]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003f32:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f38:	4b50      	ldr	r3, [pc, #320]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	494d      	ldr	r1, [pc, #308]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d040      	beq.n	8003fd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d107      	bne.n	8003f6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f5e:	4b47      	ldr	r3, [pc, #284]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d115      	bne.n	8003f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e07f      	b.n	800406e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d107      	bne.n	8003f86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f76:	4b41      	ldr	r3, [pc, #260]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d109      	bne.n	8003f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e073      	b.n	800406e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f86:	4b3d      	ldr	r3, [pc, #244]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d101      	bne.n	8003f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e06b      	b.n	800406e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f96:	4b39      	ldr	r3, [pc, #228]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f023 0203 	bic.w	r2, r3, #3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	4936      	ldr	r1, [pc, #216]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fa8:	f7fe f88a 	bl	80020c0 <HAL_GetTick>
 8003fac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fae:	e00a      	b.n	8003fc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fb0:	f7fe f886 	bl	80020c0 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d901      	bls.n	8003fc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e053      	b.n	800406e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fc6:	4b2d      	ldr	r3, [pc, #180]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f003 020c 	and.w	r2, r3, #12
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d1eb      	bne.n	8003fb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fd8:	4b27      	ldr	r3, [pc, #156]	@ (8004078 <HAL_RCC_ClockConfig+0x1c0>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0307 	and.w	r3, r3, #7
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d210      	bcs.n	8004008 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fe6:	4b24      	ldr	r3, [pc, #144]	@ (8004078 <HAL_RCC_ClockConfig+0x1c0>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f023 0207 	bic.w	r2, r3, #7
 8003fee:	4922      	ldr	r1, [pc, #136]	@ (8004078 <HAL_RCC_ClockConfig+0x1c0>)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ff6:	4b20      	ldr	r3, [pc, #128]	@ (8004078 <HAL_RCC_ClockConfig+0x1c0>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0307 	and.w	r3, r3, #7
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	429a      	cmp	r2, r3
 8004002:	d001      	beq.n	8004008 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e032      	b.n	800406e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0304 	and.w	r3, r3, #4
 8004010:	2b00      	cmp	r3, #0
 8004012:	d008      	beq.n	8004026 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004014:	4b19      	ldr	r3, [pc, #100]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	4916      	ldr	r1, [pc, #88]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8004022:	4313      	orrs	r3, r2
 8004024:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0308 	and.w	r3, r3, #8
 800402e:	2b00      	cmp	r3, #0
 8004030:	d009      	beq.n	8004046 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004032:	4b12      	ldr	r3, [pc, #72]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	490e      	ldr	r1, [pc, #56]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 8004042:	4313      	orrs	r3, r2
 8004044:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004046:	f000 f821 	bl	800408c <HAL_RCC_GetSysClockFreq>
 800404a:	4602      	mov	r2, r0
 800404c:	4b0b      	ldr	r3, [pc, #44]	@ (800407c <HAL_RCC_ClockConfig+0x1c4>)
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	091b      	lsrs	r3, r3, #4
 8004052:	f003 030f 	and.w	r3, r3, #15
 8004056:	490a      	ldr	r1, [pc, #40]	@ (8004080 <HAL_RCC_ClockConfig+0x1c8>)
 8004058:	5ccb      	ldrb	r3, [r1, r3]
 800405a:	fa22 f303 	lsr.w	r3, r2, r3
 800405e:	4a09      	ldr	r2, [pc, #36]	@ (8004084 <HAL_RCC_ClockConfig+0x1cc>)
 8004060:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004062:	4b09      	ldr	r3, [pc, #36]	@ (8004088 <HAL_RCC_ClockConfig+0x1d0>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4618      	mov	r0, r3
 8004068:	f7fd ffe8 	bl	800203c <HAL_InitTick>

  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	40022000 	.word	0x40022000
 800407c:	40021000 	.word	0x40021000
 8004080:	080096b8 	.word	0x080096b8
 8004084:	20000008 	.word	0x20000008
 8004088:	2000000c 	.word	0x2000000c

0800408c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800408c:	b480      	push	{r7}
 800408e:	b087      	sub	sp, #28
 8004090:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004092:	2300      	movs	r3, #0
 8004094:	60fb      	str	r3, [r7, #12]
 8004096:	2300      	movs	r3, #0
 8004098:	60bb      	str	r3, [r7, #8]
 800409a:	2300      	movs	r3, #0
 800409c:	617b      	str	r3, [r7, #20]
 800409e:	2300      	movs	r3, #0
 80040a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040a2:	2300      	movs	r3, #0
 80040a4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80040a6:	4b1e      	ldr	r3, [pc, #120]	@ (8004120 <HAL_RCC_GetSysClockFreq+0x94>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f003 030c 	and.w	r3, r3, #12
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	d002      	beq.n	80040bc <HAL_RCC_GetSysClockFreq+0x30>
 80040b6:	2b08      	cmp	r3, #8
 80040b8:	d003      	beq.n	80040c2 <HAL_RCC_GetSysClockFreq+0x36>
 80040ba:	e027      	b.n	800410c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040bc:	4b19      	ldr	r3, [pc, #100]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x98>)
 80040be:	613b      	str	r3, [r7, #16]
      break;
 80040c0:	e027      	b.n	8004112 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	0c9b      	lsrs	r3, r3, #18
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	4a17      	ldr	r2, [pc, #92]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x9c>)
 80040cc:	5cd3      	ldrb	r3, [r2, r3]
 80040ce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d010      	beq.n	80040fc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040da:	4b11      	ldr	r3, [pc, #68]	@ (8004120 <HAL_RCC_GetSysClockFreq+0x94>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	0c5b      	lsrs	r3, r3, #17
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	4a11      	ldr	r2, [pc, #68]	@ (800412c <HAL_RCC_GetSysClockFreq+0xa0>)
 80040e6:	5cd3      	ldrb	r3, [r2, r3]
 80040e8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a0d      	ldr	r2, [pc, #52]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x98>)
 80040ee:	fb03 f202 	mul.w	r2, r3, r2
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f8:	617b      	str	r3, [r7, #20]
 80040fa:	e004      	b.n	8004106 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004130 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004100:	fb02 f303 	mul.w	r3, r2, r3
 8004104:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	613b      	str	r3, [r7, #16]
      break;
 800410a:	e002      	b.n	8004112 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800410c:	4b05      	ldr	r3, [pc, #20]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x98>)
 800410e:	613b      	str	r3, [r7, #16]
      break;
 8004110:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004112:	693b      	ldr	r3, [r7, #16]
}
 8004114:	4618      	mov	r0, r3
 8004116:	371c      	adds	r7, #28
 8004118:	46bd      	mov	sp, r7
 800411a:	bc80      	pop	{r7}
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	40021000 	.word	0x40021000
 8004124:	007a1200 	.word	0x007a1200
 8004128:	080096d0 	.word	0x080096d0
 800412c:	080096e0 	.word	0x080096e0
 8004130:	003d0900 	.word	0x003d0900

08004134 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004138:	4b02      	ldr	r3, [pc, #8]	@ (8004144 <HAL_RCC_GetHCLKFreq+0x10>)
 800413a:	681b      	ldr	r3, [r3, #0]
}
 800413c:	4618      	mov	r0, r3
 800413e:	46bd      	mov	sp, r7
 8004140:	bc80      	pop	{r7}
 8004142:	4770      	bx	lr
 8004144:	20000008 	.word	0x20000008

08004148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800414c:	f7ff fff2 	bl	8004134 <HAL_RCC_GetHCLKFreq>
 8004150:	4602      	mov	r2, r0
 8004152:	4b05      	ldr	r3, [pc, #20]	@ (8004168 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	0a1b      	lsrs	r3, r3, #8
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	4903      	ldr	r1, [pc, #12]	@ (800416c <HAL_RCC_GetPCLK1Freq+0x24>)
 800415e:	5ccb      	ldrb	r3, [r1, r3]
 8004160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004164:	4618      	mov	r0, r3
 8004166:	bd80      	pop	{r7, pc}
 8004168:	40021000 	.word	0x40021000
 800416c:	080096c8 	.word	0x080096c8

08004170 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004174:	f7ff ffde 	bl	8004134 <HAL_RCC_GetHCLKFreq>
 8004178:	4602      	mov	r2, r0
 800417a:	4b05      	ldr	r3, [pc, #20]	@ (8004190 <HAL_RCC_GetPCLK2Freq+0x20>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	0adb      	lsrs	r3, r3, #11
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	4903      	ldr	r1, [pc, #12]	@ (8004194 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004186:	5ccb      	ldrb	r3, [r1, r3]
 8004188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800418c:	4618      	mov	r0, r3
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40021000 	.word	0x40021000
 8004194:	080096c8 	.word	0x080096c8

08004198 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004198:	b480      	push	{r7}
 800419a:	b085      	sub	sp, #20
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041a0:	4b0a      	ldr	r3, [pc, #40]	@ (80041cc <RCC_Delay+0x34>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a0a      	ldr	r2, [pc, #40]	@ (80041d0 <RCC_Delay+0x38>)
 80041a6:	fba2 2303 	umull	r2, r3, r2, r3
 80041aa:	0a5b      	lsrs	r3, r3, #9
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	fb02 f303 	mul.w	r3, r2, r3
 80041b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80041b4:	bf00      	nop
  }
  while (Delay --);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	1e5a      	subs	r2, r3, #1
 80041ba:	60fa      	str	r2, [r7, #12]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1f9      	bne.n	80041b4 <RCC_Delay+0x1c>
}
 80041c0:	bf00      	nop
 80041c2:	bf00      	nop
 80041c4:	3714      	adds	r7, #20
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bc80      	pop	{r7}
 80041ca:	4770      	bx	lr
 80041cc:	20000008 	.word	0x20000008
 80041d0:	10624dd3 	.word	0x10624dd3

080041d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80041dc:	2300      	movs	r3, #0
 80041de:	613b      	str	r3, [r7, #16]
 80041e0:	2300      	movs	r3, #0
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0301 	and.w	r3, r3, #1
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d07d      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80041f0:	2300      	movs	r3, #0
 80041f2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041f4:	4b4f      	ldr	r3, [pc, #316]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041f6:	69db      	ldr	r3, [r3, #28]
 80041f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d10d      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004200:	4b4c      	ldr	r3, [pc, #304]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004202:	69db      	ldr	r3, [r3, #28]
 8004204:	4a4b      	ldr	r2, [pc, #300]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800420a:	61d3      	str	r3, [r2, #28]
 800420c:	4b49      	ldr	r3, [pc, #292]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800420e:	69db      	ldr	r3, [r3, #28]
 8004210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004214:	60bb      	str	r3, [r7, #8]
 8004216:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004218:	2301      	movs	r3, #1
 800421a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421c:	4b46      	ldr	r3, [pc, #280]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004224:	2b00      	cmp	r3, #0
 8004226:	d118      	bne.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004228:	4b43      	ldr	r3, [pc, #268]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a42      	ldr	r2, [pc, #264]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800422e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004232:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004234:	f7fd ff44 	bl	80020c0 <HAL_GetTick>
 8004238:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800423a:	e008      	b.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800423c:	f7fd ff40 	bl	80020c0 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b64      	cmp	r3, #100	@ 0x64
 8004248:	d901      	bls.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e06d      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800424e:	4b3a      	ldr	r3, [pc, #232]	@ (8004338 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0f0      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800425a:	4b36      	ldr	r3, [pc, #216]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800425c:	6a1b      	ldr	r3, [r3, #32]
 800425e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004262:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d02e      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	429a      	cmp	r2, r3
 8004276:	d027      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004278:	4b2e      	ldr	r3, [pc, #184]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004280:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004282:	4b2e      	ldr	r3, [pc, #184]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004284:	2201      	movs	r2, #1
 8004286:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004288:	4b2c      	ldr	r3, [pc, #176]	@ (800433c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800428a:	2200      	movs	r2, #0
 800428c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800428e:	4a29      	ldr	r2, [pc, #164]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f003 0301 	and.w	r3, r3, #1
 800429a:	2b00      	cmp	r3, #0
 800429c:	d014      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800429e:	f7fd ff0f 	bl	80020c0 <HAL_GetTick>
 80042a2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042a4:	e00a      	b.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042a6:	f7fd ff0b 	bl	80020c0 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d901      	bls.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e036      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	f003 0302 	and.w	r3, r3, #2
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d0ee      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	4917      	ldr	r1, [pc, #92]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042da:	7dfb      	ldrb	r3, [r7, #23]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d105      	bne.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042e0:	4b14      	ldr	r3, [pc, #80]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	4a13      	ldr	r2, [pc, #76]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d008      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	490b      	ldr	r1, [pc, #44]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004306:	4313      	orrs	r3, r2
 8004308:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0310 	and.w	r3, r3, #16
 8004312:	2b00      	cmp	r3, #0
 8004314:	d008      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004316:	4b07      	ldr	r3, [pc, #28]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	4904      	ldr	r1, [pc, #16]	@ (8004334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004324:	4313      	orrs	r3, r2
 8004326:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	3718      	adds	r7, #24
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	40021000 	.word	0x40021000
 8004338:	40007000 	.word	0x40007000
 800433c:	42420440 	.word	0x42420440

08004340 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b088      	sub	sp, #32
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004348:	2300      	movs	r3, #0
 800434a:	617b      	str	r3, [r7, #20]
 800434c:	2300      	movs	r3, #0
 800434e:	61fb      	str	r3, [r7, #28]
 8004350:	2300      	movs	r3, #0
 8004352:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004354:	2300      	movs	r3, #0
 8004356:	60fb      	str	r3, [r7, #12]
 8004358:	2300      	movs	r3, #0
 800435a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2b10      	cmp	r3, #16
 8004360:	d00a      	beq.n	8004378 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2b10      	cmp	r3, #16
 8004366:	f200 808a 	bhi.w	800447e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d045      	beq.n	80043fc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b02      	cmp	r3, #2
 8004374:	d075      	beq.n	8004462 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004376:	e082      	b.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004378:	4b46      	ldr	r3, [pc, #280]	@ (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800437e:	4b45      	ldr	r3, [pc, #276]	@ (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d07b      	beq.n	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	0c9b      	lsrs	r3, r3, #18
 800438e:	f003 030f 	and.w	r3, r3, #15
 8004392:	4a41      	ldr	r2, [pc, #260]	@ (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004394:	5cd3      	ldrb	r3, [r2, r3]
 8004396:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d015      	beq.n	80043ce <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043a2:	4b3c      	ldr	r3, [pc, #240]	@ (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	0c5b      	lsrs	r3, r3, #17
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	4a3b      	ldr	r2, [pc, #236]	@ (800449c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80043ae:	5cd3      	ldrb	r3, [r2, r3]
 80043b0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00d      	beq.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80043bc:	4a38      	ldr	r2, [pc, #224]	@ (80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	fb02 f303 	mul.w	r3, r2, r3
 80043ca:	61fb      	str	r3, [r7, #28]
 80043cc:	e004      	b.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	4a34      	ldr	r2, [pc, #208]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80043d2:	fb02 f303 	mul.w	r3, r2, r3
 80043d6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80043d8:	4b2e      	ldr	r3, [pc, #184]	@ (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043e4:	d102      	bne.n	80043ec <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	61bb      	str	r3, [r7, #24]
      break;
 80043ea:	e04a      	b.n	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	005b      	lsls	r3, r3, #1
 80043f0:	4a2d      	ldr	r2, [pc, #180]	@ (80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80043f2:	fba2 2303 	umull	r2, r3, r2, r3
 80043f6:	085b      	lsrs	r3, r3, #1
 80043f8:	61bb      	str	r3, [r7, #24]
      break;
 80043fa:	e042      	b.n	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80043fc:	4b25      	ldr	r3, [pc, #148]	@ (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004408:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800440c:	d108      	bne.n	8004420 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004418:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800441c:	61bb      	str	r3, [r7, #24]
 800441e:	e01f      	b.n	8004460 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004426:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800442a:	d109      	bne.n	8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800442c:	4b19      	ldr	r3, [pc, #100]	@ (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800442e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004438:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800443c:	61bb      	str	r3, [r7, #24]
 800443e:	e00f      	b.n	8004460 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004446:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800444a:	d11c      	bne.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800444c:	4b11      	ldr	r3, [pc, #68]	@ (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d016      	beq.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004458:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800445c:	61bb      	str	r3, [r7, #24]
      break;
 800445e:	e012      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004460:	e011      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004462:	f7ff fe85 	bl	8004170 <HAL_RCC_GetPCLK2Freq>
 8004466:	4602      	mov	r2, r0
 8004468:	4b0a      	ldr	r3, [pc, #40]	@ (8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	0b9b      	lsrs	r3, r3, #14
 800446e:	f003 0303 	and.w	r3, r3, #3
 8004472:	3301      	adds	r3, #1
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	fbb2 f3f3 	udiv	r3, r2, r3
 800447a:	61bb      	str	r3, [r7, #24]
      break;
 800447c:	e004      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800447e:	bf00      	nop
 8004480:	e002      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004482:	bf00      	nop
 8004484:	e000      	b.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004486:	bf00      	nop
    }
  }
  return (frequency);
 8004488:	69bb      	ldr	r3, [r7, #24]
}
 800448a:	4618      	mov	r0, r3
 800448c:	3720      	adds	r7, #32
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	40021000 	.word	0x40021000
 8004498:	080096e4 	.word	0x080096e4
 800449c:	080096f4 	.word	0x080096f4
 80044a0:	007a1200 	.word	0x007a1200
 80044a4:	003d0900 	.word	0x003d0900
 80044a8:	aaaaaaab 	.word	0xaaaaaaab

080044ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e041      	b.n	8004542 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d106      	bne.n	80044d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7fd fd50 	bl	8001f78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	3304      	adds	r3, #4
 80044e8:	4619      	mov	r1, r3
 80044ea:	4610      	mov	r0, r2
 80044ec:	f000 fa5c 	bl	80049a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
	...

0800454c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800455a:	b2db      	uxtb	r3, r3
 800455c:	2b01      	cmp	r3, #1
 800455e:	d001      	beq.n	8004564 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e03a      	b.n	80045da <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2202      	movs	r2, #2
 8004568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68da      	ldr	r2, [r3, #12]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f042 0201 	orr.w	r2, r2, #1
 800457a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a18      	ldr	r2, [pc, #96]	@ (80045e4 <HAL_TIM_Base_Start_IT+0x98>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d00e      	beq.n	80045a4 <HAL_TIM_Base_Start_IT+0x58>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800458e:	d009      	beq.n	80045a4 <HAL_TIM_Base_Start_IT+0x58>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a14      	ldr	r2, [pc, #80]	@ (80045e8 <HAL_TIM_Base_Start_IT+0x9c>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d004      	beq.n	80045a4 <HAL_TIM_Base_Start_IT+0x58>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a13      	ldr	r2, [pc, #76]	@ (80045ec <HAL_TIM_Base_Start_IT+0xa0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d111      	bne.n	80045c8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f003 0307 	and.w	r3, r3, #7
 80045ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2b06      	cmp	r3, #6
 80045b4:	d010      	beq.n	80045d8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f042 0201 	orr.w	r2, r2, #1
 80045c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045c6:	e007      	b.n	80045d8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0201 	orr.w	r2, r2, #1
 80045d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045d8:	2300      	movs	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3714      	adds	r7, #20
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr
 80045e4:	40012c00 	.word	0x40012c00
 80045e8:	40000400 	.word	0x40000400
 80045ec:	40000800 	.word	0x40000800

080045f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	f003 0302 	and.w	r3, r3, #2
 800460e:	2b00      	cmp	r3, #0
 8004610:	d020      	beq.n	8004654 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d01b      	beq.n	8004654 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f06f 0202 	mvn.w	r2, #2
 8004624:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2201      	movs	r2, #1
 800462a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	f003 0303 	and.w	r3, r3, #3
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f998 	bl	8004970 <HAL_TIM_IC_CaptureCallback>
 8004640:	e005      	b.n	800464e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f98b 	bl	800495e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 f99a 	bl	8004982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f003 0304 	and.w	r3, r3, #4
 800465a:	2b00      	cmp	r3, #0
 800465c:	d020      	beq.n	80046a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b00      	cmp	r3, #0
 8004666:	d01b      	beq.n	80046a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f06f 0204 	mvn.w	r2, #4
 8004670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2202      	movs	r2, #2
 8004676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f972 	bl	8004970 <HAL_TIM_IC_CaptureCallback>
 800468c:	e005      	b.n	800469a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 f965 	bl	800495e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f000 f974 	bl	8004982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	f003 0308 	and.w	r3, r3, #8
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d020      	beq.n	80046ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f003 0308 	and.w	r3, r3, #8
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d01b      	beq.n	80046ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f06f 0208 	mvn.w	r2, #8
 80046bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2204      	movs	r2, #4
 80046c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	69db      	ldr	r3, [r3, #28]
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f94c 	bl	8004970 <HAL_TIM_IC_CaptureCallback>
 80046d8:	e005      	b.n	80046e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f93f 	bl	800495e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 f94e 	bl	8004982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f003 0310 	and.w	r3, r3, #16
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d020      	beq.n	8004738 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f003 0310 	and.w	r3, r3, #16
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d01b      	beq.n	8004738 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f06f 0210 	mvn.w	r2, #16
 8004708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2208      	movs	r2, #8
 800470e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	69db      	ldr	r3, [r3, #28]
 8004716:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 f926 	bl	8004970 <HAL_TIM_IC_CaptureCallback>
 8004724:	e005      	b.n	8004732 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f919 	bl	800495e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f928 	bl	8004982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00c      	beq.n	800475c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f003 0301 	and.w	r3, r3, #1
 8004748:	2b00      	cmp	r3, #0
 800474a:	d007      	beq.n	800475c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f06f 0201 	mvn.w	r2, #1
 8004754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f7fd fa3c 	bl	8001bd4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00c      	beq.n	8004780 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800476c:	2b00      	cmp	r3, #0
 800476e:	d007      	beq.n	8004780 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 fa7f 	bl	8004c7e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00c      	beq.n	80047a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004790:	2b00      	cmp	r3, #0
 8004792:	d007      	beq.n	80047a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800479c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 f8f8 	bl	8004994 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f003 0320 	and.w	r3, r3, #32
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00c      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	f003 0320 	and.w	r3, r3, #32
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d007      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f06f 0220 	mvn.w	r2, #32
 80047c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 fa52 	bl	8004c6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047c8:	bf00      	nop
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047da:	2300      	movs	r3, #0
 80047dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d101      	bne.n	80047ec <HAL_TIM_ConfigClockSource+0x1c>
 80047e8:	2302      	movs	r3, #2
 80047ea:	e0b4      	b.n	8004956 <HAL_TIM_ConfigClockSource+0x186>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800480a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004812:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68ba      	ldr	r2, [r7, #8]
 800481a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004824:	d03e      	beq.n	80048a4 <HAL_TIM_ConfigClockSource+0xd4>
 8004826:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800482a:	f200 8087 	bhi.w	800493c <HAL_TIM_ConfigClockSource+0x16c>
 800482e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004832:	f000 8086 	beq.w	8004942 <HAL_TIM_ConfigClockSource+0x172>
 8004836:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800483a:	d87f      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 800483c:	2b70      	cmp	r3, #112	@ 0x70
 800483e:	d01a      	beq.n	8004876 <HAL_TIM_ConfigClockSource+0xa6>
 8004840:	2b70      	cmp	r3, #112	@ 0x70
 8004842:	d87b      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 8004844:	2b60      	cmp	r3, #96	@ 0x60
 8004846:	d050      	beq.n	80048ea <HAL_TIM_ConfigClockSource+0x11a>
 8004848:	2b60      	cmp	r3, #96	@ 0x60
 800484a:	d877      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 800484c:	2b50      	cmp	r3, #80	@ 0x50
 800484e:	d03c      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0xfa>
 8004850:	2b50      	cmp	r3, #80	@ 0x50
 8004852:	d873      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 8004854:	2b40      	cmp	r3, #64	@ 0x40
 8004856:	d058      	beq.n	800490a <HAL_TIM_ConfigClockSource+0x13a>
 8004858:	2b40      	cmp	r3, #64	@ 0x40
 800485a:	d86f      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 800485c:	2b30      	cmp	r3, #48	@ 0x30
 800485e:	d064      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x15a>
 8004860:	2b30      	cmp	r3, #48	@ 0x30
 8004862:	d86b      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 8004864:	2b20      	cmp	r3, #32
 8004866:	d060      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x15a>
 8004868:	2b20      	cmp	r3, #32
 800486a:	d867      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
 800486c:	2b00      	cmp	r3, #0
 800486e:	d05c      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x15a>
 8004870:	2b10      	cmp	r3, #16
 8004872:	d05a      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x15a>
 8004874:	e062      	b.n	800493c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004886:	f000 f974 	bl	8004b72 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004898:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	609a      	str	r2, [r3, #8]
      break;
 80048a2:	e04f      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048b4:	f000 f95d 	bl	8004b72 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689a      	ldr	r2, [r3, #8]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048c6:	609a      	str	r2, [r3, #8]
      break;
 80048c8:	e03c      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048d6:	461a      	mov	r2, r3
 80048d8:	f000 f8d4 	bl	8004a84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2150      	movs	r1, #80	@ 0x50
 80048e2:	4618      	mov	r0, r3
 80048e4:	f000 f92b 	bl	8004b3e <TIM_ITRx_SetConfig>
      break;
 80048e8:	e02c      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048f6:	461a      	mov	r2, r3
 80048f8:	f000 f8f2 	bl	8004ae0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2160      	movs	r1, #96	@ 0x60
 8004902:	4618      	mov	r0, r3
 8004904:	f000 f91b 	bl	8004b3e <TIM_ITRx_SetConfig>
      break;
 8004908:	e01c      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004916:	461a      	mov	r2, r3
 8004918:	f000 f8b4 	bl	8004a84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2140      	movs	r1, #64	@ 0x40
 8004922:	4618      	mov	r0, r3
 8004924:	f000 f90b 	bl	8004b3e <TIM_ITRx_SetConfig>
      break;
 8004928:	e00c      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4619      	mov	r1, r3
 8004934:	4610      	mov	r0, r2
 8004936:	f000 f902 	bl	8004b3e <TIM_ITRx_SetConfig>
      break;
 800493a:	e003      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	73fb      	strb	r3, [r7, #15]
      break;
 8004940:	e000      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004942:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004954:	7bfb      	ldrb	r3, [r7, #15]
}
 8004956:	4618      	mov	r0, r3
 8004958:	3710      	adds	r7, #16
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}

0800495e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800495e:	b480      	push	{r7}
 8004960:	b083      	sub	sp, #12
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004966:	bf00      	nop
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	bc80      	pop	{r7}
 800496e:	4770      	bx	lr

08004970 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr

08004982 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004982:	b480      	push	{r7}
 8004984:	b083      	sub	sp, #12
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800498a:	bf00      	nop
 800498c:	370c      	adds	r7, #12
 800498e:	46bd      	mov	sp, r7
 8004990:	bc80      	pop	{r7}
 8004992:	4770      	bx	lr

08004994 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bc80      	pop	{r7}
 80049a4:	4770      	bx	lr
	...

080049a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	4a2f      	ldr	r2, [pc, #188]	@ (8004a78 <TIM_Base_SetConfig+0xd0>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d00b      	beq.n	80049d8 <TIM_Base_SetConfig+0x30>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c6:	d007      	beq.n	80049d8 <TIM_Base_SetConfig+0x30>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a2c      	ldr	r2, [pc, #176]	@ (8004a7c <TIM_Base_SetConfig+0xd4>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d003      	beq.n	80049d8 <TIM_Base_SetConfig+0x30>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a2b      	ldr	r2, [pc, #172]	@ (8004a80 <TIM_Base_SetConfig+0xd8>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d108      	bne.n	80049ea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a22      	ldr	r2, [pc, #136]	@ (8004a78 <TIM_Base_SetConfig+0xd0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d00b      	beq.n	8004a0a <TIM_Base_SetConfig+0x62>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049f8:	d007      	beq.n	8004a0a <TIM_Base_SetConfig+0x62>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a1f      	ldr	r2, [pc, #124]	@ (8004a7c <TIM_Base_SetConfig+0xd4>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d003      	beq.n	8004a0a <TIM_Base_SetConfig+0x62>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a1e      	ldr	r2, [pc, #120]	@ (8004a80 <TIM_Base_SetConfig+0xd8>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d108      	bne.n	8004a1c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	695b      	ldr	r3, [r3, #20]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a0d      	ldr	r2, [pc, #52]	@ (8004a78 <TIM_Base_SetConfig+0xd0>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d103      	bne.n	8004a50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	691a      	ldr	r2, [r3, #16]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d005      	beq.n	8004a6e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	f023 0201 	bic.w	r2, r3, #1
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	611a      	str	r2, [r3, #16]
  }
}
 8004a6e:	bf00      	nop
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bc80      	pop	{r7}
 8004a76:	4770      	bx	lr
 8004a78:	40012c00 	.word	0x40012c00
 8004a7c:	40000400 	.word	0x40000400
 8004a80:	40000800 	.word	0x40000800

08004a84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	f023 0201 	bic.w	r2, r3, #1
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	699b      	ldr	r3, [r3, #24]
 8004aa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004aae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	011b      	lsls	r3, r3, #4
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f023 030a 	bic.w	r3, r3, #10
 8004ac0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	621a      	str	r2, [r3, #32]
}
 8004ad6:	bf00      	nop
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bc80      	pop	{r7}
 8004ade:	4770      	bx	lr

08004ae0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b087      	sub	sp, #28
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6a1b      	ldr	r3, [r3, #32]
 8004af0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	f023 0210 	bic.w	r2, r3, #16
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	031b      	lsls	r3, r3, #12
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b1c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	621a      	str	r2, [r3, #32]
}
 8004b34:	bf00      	nop
 8004b36:	371c      	adds	r7, #28
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bc80      	pop	{r7}
 8004b3c:	4770      	bx	lr

08004b3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	b085      	sub	sp, #20
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
 8004b46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b56:	683a      	ldr	r2, [r7, #0]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	f043 0307 	orr.w	r3, r3, #7
 8004b60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	609a      	str	r2, [r3, #8]
}
 8004b68:	bf00      	nop
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bc80      	pop	{r7}
 8004b70:	4770      	bx	lr

08004b72 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b087      	sub	sp, #28
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	60f8      	str	r0, [r7, #12]
 8004b7a:	60b9      	str	r1, [r7, #8]
 8004b7c:	607a      	str	r2, [r7, #4]
 8004b7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b8c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	021a      	lsls	r2, r3, #8
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	431a      	orrs	r2, r3
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	609a      	str	r2, [r3, #8]
}
 8004ba6:	bf00      	nop
 8004ba8:	371c      	adds	r7, #28
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bc80      	pop	{r7}
 8004bae:	4770      	bx	lr

08004bb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d101      	bne.n	8004bc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bc4:	2302      	movs	r3, #2
 8004bc6:	e046      	b.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68fa      	ldr	r2, [r7, #12]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a16      	ldr	r2, [pc, #88]	@ (8004c60 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d00e      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c14:	d009      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a12      	ldr	r2, [pc, #72]	@ (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d004      	beq.n	8004c2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a10      	ldr	r2, [pc, #64]	@ (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d10c      	bne.n	8004c44 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68ba      	ldr	r2, [r7, #8]
 8004c42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3714      	adds	r7, #20
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bc80      	pop	{r7}
 8004c5e:	4770      	bx	lr
 8004c60:	40012c00 	.word	0x40012c00
 8004c64:	40000400 	.word	0x40000400
 8004c68:	40000800 	.word	0x40000800

08004c6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bc80      	pop	{r7}
 8004c7c:	4770      	bx	lr

08004c7e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c7e:	b480      	push	{r7}
 8004c80:	b083      	sub	sp, #12
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bc80      	pop	{r7}
 8004c8e:	4770      	bx	lr

08004c90 <__cvt>:
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c96:	461d      	mov	r5, r3
 8004c98:	bfbb      	ittet	lt
 8004c9a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004c9e:	461d      	movlt	r5, r3
 8004ca0:	2300      	movge	r3, #0
 8004ca2:	232d      	movlt	r3, #45	@ 0x2d
 8004ca4:	b088      	sub	sp, #32
 8004ca6:	4614      	mov	r4, r2
 8004ca8:	bfb8      	it	lt
 8004caa:	4614      	movlt	r4, r2
 8004cac:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004cae:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004cb0:	7013      	strb	r3, [r2, #0]
 8004cb2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004cb4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004cb8:	f023 0820 	bic.w	r8, r3, #32
 8004cbc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004cc0:	d005      	beq.n	8004cce <__cvt+0x3e>
 8004cc2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004cc6:	d100      	bne.n	8004cca <__cvt+0x3a>
 8004cc8:	3601      	adds	r6, #1
 8004cca:	2302      	movs	r3, #2
 8004ccc:	e000      	b.n	8004cd0 <__cvt+0x40>
 8004cce:	2303      	movs	r3, #3
 8004cd0:	aa07      	add	r2, sp, #28
 8004cd2:	9204      	str	r2, [sp, #16]
 8004cd4:	aa06      	add	r2, sp, #24
 8004cd6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004cda:	e9cd 3600 	strd	r3, r6, [sp]
 8004cde:	4622      	mov	r2, r4
 8004ce0:	462b      	mov	r3, r5
 8004ce2:	f001 f8b1 	bl	8005e48 <_dtoa_r>
 8004ce6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004cea:	4607      	mov	r7, r0
 8004cec:	d119      	bne.n	8004d22 <__cvt+0x92>
 8004cee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004cf0:	07db      	lsls	r3, r3, #31
 8004cf2:	d50e      	bpl.n	8004d12 <__cvt+0x82>
 8004cf4:	eb00 0906 	add.w	r9, r0, r6
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	4620      	mov	r0, r4
 8004cfe:	4629      	mov	r1, r5
 8004d00:	f7fb fe52 	bl	80009a8 <__aeabi_dcmpeq>
 8004d04:	b108      	cbz	r0, 8004d0a <__cvt+0x7a>
 8004d06:	f8cd 901c 	str.w	r9, [sp, #28]
 8004d0a:	2230      	movs	r2, #48	@ 0x30
 8004d0c:	9b07      	ldr	r3, [sp, #28]
 8004d0e:	454b      	cmp	r3, r9
 8004d10:	d31e      	bcc.n	8004d50 <__cvt+0xc0>
 8004d12:	4638      	mov	r0, r7
 8004d14:	9b07      	ldr	r3, [sp, #28]
 8004d16:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004d18:	1bdb      	subs	r3, r3, r7
 8004d1a:	6013      	str	r3, [r2, #0]
 8004d1c:	b008      	add	sp, #32
 8004d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d22:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004d26:	eb00 0906 	add.w	r9, r0, r6
 8004d2a:	d1e5      	bne.n	8004cf8 <__cvt+0x68>
 8004d2c:	7803      	ldrb	r3, [r0, #0]
 8004d2e:	2b30      	cmp	r3, #48	@ 0x30
 8004d30:	d10a      	bne.n	8004d48 <__cvt+0xb8>
 8004d32:	2200      	movs	r2, #0
 8004d34:	2300      	movs	r3, #0
 8004d36:	4620      	mov	r0, r4
 8004d38:	4629      	mov	r1, r5
 8004d3a:	f7fb fe35 	bl	80009a8 <__aeabi_dcmpeq>
 8004d3e:	b918      	cbnz	r0, 8004d48 <__cvt+0xb8>
 8004d40:	f1c6 0601 	rsb	r6, r6, #1
 8004d44:	f8ca 6000 	str.w	r6, [sl]
 8004d48:	f8da 3000 	ldr.w	r3, [sl]
 8004d4c:	4499      	add	r9, r3
 8004d4e:	e7d3      	b.n	8004cf8 <__cvt+0x68>
 8004d50:	1c59      	adds	r1, r3, #1
 8004d52:	9107      	str	r1, [sp, #28]
 8004d54:	701a      	strb	r2, [r3, #0]
 8004d56:	e7d9      	b.n	8004d0c <__cvt+0x7c>

08004d58 <__exponent>:
 8004d58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d5a:	2900      	cmp	r1, #0
 8004d5c:	bfb6      	itet	lt
 8004d5e:	232d      	movlt	r3, #45	@ 0x2d
 8004d60:	232b      	movge	r3, #43	@ 0x2b
 8004d62:	4249      	neglt	r1, r1
 8004d64:	2909      	cmp	r1, #9
 8004d66:	7002      	strb	r2, [r0, #0]
 8004d68:	7043      	strb	r3, [r0, #1]
 8004d6a:	dd29      	ble.n	8004dc0 <__exponent+0x68>
 8004d6c:	f10d 0307 	add.w	r3, sp, #7
 8004d70:	461d      	mov	r5, r3
 8004d72:	270a      	movs	r7, #10
 8004d74:	fbb1 f6f7 	udiv	r6, r1, r7
 8004d78:	461a      	mov	r2, r3
 8004d7a:	fb07 1416 	mls	r4, r7, r6, r1
 8004d7e:	3430      	adds	r4, #48	@ 0x30
 8004d80:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004d84:	460c      	mov	r4, r1
 8004d86:	2c63      	cmp	r4, #99	@ 0x63
 8004d88:	4631      	mov	r1, r6
 8004d8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d8e:	dcf1      	bgt.n	8004d74 <__exponent+0x1c>
 8004d90:	3130      	adds	r1, #48	@ 0x30
 8004d92:	1e94      	subs	r4, r2, #2
 8004d94:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004d98:	4623      	mov	r3, r4
 8004d9a:	1c41      	adds	r1, r0, #1
 8004d9c:	42ab      	cmp	r3, r5
 8004d9e:	d30a      	bcc.n	8004db6 <__exponent+0x5e>
 8004da0:	f10d 0309 	add.w	r3, sp, #9
 8004da4:	1a9b      	subs	r3, r3, r2
 8004da6:	42ac      	cmp	r4, r5
 8004da8:	bf88      	it	hi
 8004daa:	2300      	movhi	r3, #0
 8004dac:	3302      	adds	r3, #2
 8004dae:	4403      	add	r3, r0
 8004db0:	1a18      	subs	r0, r3, r0
 8004db2:	b003      	add	sp, #12
 8004db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004db6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004dba:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004dbe:	e7ed      	b.n	8004d9c <__exponent+0x44>
 8004dc0:	2330      	movs	r3, #48	@ 0x30
 8004dc2:	3130      	adds	r1, #48	@ 0x30
 8004dc4:	7083      	strb	r3, [r0, #2]
 8004dc6:	70c1      	strb	r1, [r0, #3]
 8004dc8:	1d03      	adds	r3, r0, #4
 8004dca:	e7f1      	b.n	8004db0 <__exponent+0x58>

08004dcc <_printf_float>:
 8004dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dd0:	b091      	sub	sp, #68	@ 0x44
 8004dd2:	460c      	mov	r4, r1
 8004dd4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004dd8:	4616      	mov	r6, r2
 8004dda:	461f      	mov	r7, r3
 8004ddc:	4605      	mov	r5, r0
 8004dde:	f000 ff21 	bl	8005c24 <_localeconv_r>
 8004de2:	6803      	ldr	r3, [r0, #0]
 8004de4:	4618      	mov	r0, r3
 8004de6:	9308      	str	r3, [sp, #32]
 8004de8:	f7fb f9b2 	bl	8000150 <strlen>
 8004dec:	2300      	movs	r3, #0
 8004dee:	930e      	str	r3, [sp, #56]	@ 0x38
 8004df0:	f8d8 3000 	ldr.w	r3, [r8]
 8004df4:	9009      	str	r0, [sp, #36]	@ 0x24
 8004df6:	3307      	adds	r3, #7
 8004df8:	f023 0307 	bic.w	r3, r3, #7
 8004dfc:	f103 0208 	add.w	r2, r3, #8
 8004e00:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004e04:	f8d4 b000 	ldr.w	fp, [r4]
 8004e08:	f8c8 2000 	str.w	r2, [r8]
 8004e0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e10:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004e14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e16:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004e1a:	f04f 32ff 	mov.w	r2, #4294967295
 8004e1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004e22:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004e26:	4b9c      	ldr	r3, [pc, #624]	@ (8005098 <_printf_float+0x2cc>)
 8004e28:	f7fb fdf0 	bl	8000a0c <__aeabi_dcmpun>
 8004e2c:	bb70      	cbnz	r0, 8004e8c <_printf_float+0xc0>
 8004e2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004e32:	f04f 32ff 	mov.w	r2, #4294967295
 8004e36:	4b98      	ldr	r3, [pc, #608]	@ (8005098 <_printf_float+0x2cc>)
 8004e38:	f7fb fdca 	bl	80009d0 <__aeabi_dcmple>
 8004e3c:	bb30      	cbnz	r0, 8004e8c <_printf_float+0xc0>
 8004e3e:	2200      	movs	r2, #0
 8004e40:	2300      	movs	r3, #0
 8004e42:	4640      	mov	r0, r8
 8004e44:	4649      	mov	r1, r9
 8004e46:	f7fb fdb9 	bl	80009bc <__aeabi_dcmplt>
 8004e4a:	b110      	cbz	r0, 8004e52 <_printf_float+0x86>
 8004e4c:	232d      	movs	r3, #45	@ 0x2d
 8004e4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e52:	4a92      	ldr	r2, [pc, #584]	@ (800509c <_printf_float+0x2d0>)
 8004e54:	4b92      	ldr	r3, [pc, #584]	@ (80050a0 <_printf_float+0x2d4>)
 8004e56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004e5a:	bf8c      	ite	hi
 8004e5c:	4690      	movhi	r8, r2
 8004e5e:	4698      	movls	r8, r3
 8004e60:	2303      	movs	r3, #3
 8004e62:	f04f 0900 	mov.w	r9, #0
 8004e66:	6123      	str	r3, [r4, #16]
 8004e68:	f02b 0304 	bic.w	r3, fp, #4
 8004e6c:	6023      	str	r3, [r4, #0]
 8004e6e:	4633      	mov	r3, r6
 8004e70:	4621      	mov	r1, r4
 8004e72:	4628      	mov	r0, r5
 8004e74:	9700      	str	r7, [sp, #0]
 8004e76:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004e78:	f000 f9d4 	bl	8005224 <_printf_common>
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	f040 8090 	bne.w	8004fa2 <_printf_float+0x1d6>
 8004e82:	f04f 30ff 	mov.w	r0, #4294967295
 8004e86:	b011      	add	sp, #68	@ 0x44
 8004e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e8c:	4642      	mov	r2, r8
 8004e8e:	464b      	mov	r3, r9
 8004e90:	4640      	mov	r0, r8
 8004e92:	4649      	mov	r1, r9
 8004e94:	f7fb fdba 	bl	8000a0c <__aeabi_dcmpun>
 8004e98:	b148      	cbz	r0, 8004eae <_printf_float+0xe2>
 8004e9a:	464b      	mov	r3, r9
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	bfb8      	it	lt
 8004ea0:	232d      	movlt	r3, #45	@ 0x2d
 8004ea2:	4a80      	ldr	r2, [pc, #512]	@ (80050a4 <_printf_float+0x2d8>)
 8004ea4:	bfb8      	it	lt
 8004ea6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004eaa:	4b7f      	ldr	r3, [pc, #508]	@ (80050a8 <_printf_float+0x2dc>)
 8004eac:	e7d3      	b.n	8004e56 <_printf_float+0x8a>
 8004eae:	6863      	ldr	r3, [r4, #4]
 8004eb0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004eb4:	1c5a      	adds	r2, r3, #1
 8004eb6:	d13f      	bne.n	8004f38 <_printf_float+0x16c>
 8004eb8:	2306      	movs	r3, #6
 8004eba:	6063      	str	r3, [r4, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004ec2:	6023      	str	r3, [r4, #0]
 8004ec4:	9206      	str	r2, [sp, #24]
 8004ec6:	aa0e      	add	r2, sp, #56	@ 0x38
 8004ec8:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004ecc:	aa0d      	add	r2, sp, #52	@ 0x34
 8004ece:	9203      	str	r2, [sp, #12]
 8004ed0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004ed4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004ed8:	6863      	ldr	r3, [r4, #4]
 8004eda:	4642      	mov	r2, r8
 8004edc:	9300      	str	r3, [sp, #0]
 8004ede:	4628      	mov	r0, r5
 8004ee0:	464b      	mov	r3, r9
 8004ee2:	910a      	str	r1, [sp, #40]	@ 0x28
 8004ee4:	f7ff fed4 	bl	8004c90 <__cvt>
 8004ee8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004eea:	4680      	mov	r8, r0
 8004eec:	2947      	cmp	r1, #71	@ 0x47
 8004eee:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004ef0:	d128      	bne.n	8004f44 <_printf_float+0x178>
 8004ef2:	1cc8      	adds	r0, r1, #3
 8004ef4:	db02      	blt.n	8004efc <_printf_float+0x130>
 8004ef6:	6863      	ldr	r3, [r4, #4]
 8004ef8:	4299      	cmp	r1, r3
 8004efa:	dd40      	ble.n	8004f7e <_printf_float+0x1b2>
 8004efc:	f1aa 0a02 	sub.w	sl, sl, #2
 8004f00:	fa5f fa8a 	uxtb.w	sl, sl
 8004f04:	4652      	mov	r2, sl
 8004f06:	3901      	subs	r1, #1
 8004f08:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004f0c:	910d      	str	r1, [sp, #52]	@ 0x34
 8004f0e:	f7ff ff23 	bl	8004d58 <__exponent>
 8004f12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004f14:	4681      	mov	r9, r0
 8004f16:	1813      	adds	r3, r2, r0
 8004f18:	2a01      	cmp	r2, #1
 8004f1a:	6123      	str	r3, [r4, #16]
 8004f1c:	dc02      	bgt.n	8004f24 <_printf_float+0x158>
 8004f1e:	6822      	ldr	r2, [r4, #0]
 8004f20:	07d2      	lsls	r2, r2, #31
 8004f22:	d501      	bpl.n	8004f28 <_printf_float+0x15c>
 8004f24:	3301      	adds	r3, #1
 8004f26:	6123      	str	r3, [r4, #16]
 8004f28:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d09e      	beq.n	8004e6e <_printf_float+0xa2>
 8004f30:	232d      	movs	r3, #45	@ 0x2d
 8004f32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f36:	e79a      	b.n	8004e6e <_printf_float+0xa2>
 8004f38:	2947      	cmp	r1, #71	@ 0x47
 8004f3a:	d1bf      	bne.n	8004ebc <_printf_float+0xf0>
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d1bd      	bne.n	8004ebc <_printf_float+0xf0>
 8004f40:	2301      	movs	r3, #1
 8004f42:	e7ba      	b.n	8004eba <_printf_float+0xee>
 8004f44:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f48:	d9dc      	bls.n	8004f04 <_printf_float+0x138>
 8004f4a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004f4e:	d118      	bne.n	8004f82 <_printf_float+0x1b6>
 8004f50:	2900      	cmp	r1, #0
 8004f52:	6863      	ldr	r3, [r4, #4]
 8004f54:	dd0b      	ble.n	8004f6e <_printf_float+0x1a2>
 8004f56:	6121      	str	r1, [r4, #16]
 8004f58:	b913      	cbnz	r3, 8004f60 <_printf_float+0x194>
 8004f5a:	6822      	ldr	r2, [r4, #0]
 8004f5c:	07d0      	lsls	r0, r2, #31
 8004f5e:	d502      	bpl.n	8004f66 <_printf_float+0x19a>
 8004f60:	3301      	adds	r3, #1
 8004f62:	440b      	add	r3, r1
 8004f64:	6123      	str	r3, [r4, #16]
 8004f66:	f04f 0900 	mov.w	r9, #0
 8004f6a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004f6c:	e7dc      	b.n	8004f28 <_printf_float+0x15c>
 8004f6e:	b913      	cbnz	r3, 8004f76 <_printf_float+0x1aa>
 8004f70:	6822      	ldr	r2, [r4, #0]
 8004f72:	07d2      	lsls	r2, r2, #31
 8004f74:	d501      	bpl.n	8004f7a <_printf_float+0x1ae>
 8004f76:	3302      	adds	r3, #2
 8004f78:	e7f4      	b.n	8004f64 <_printf_float+0x198>
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e7f2      	b.n	8004f64 <_printf_float+0x198>
 8004f7e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004f82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f84:	4299      	cmp	r1, r3
 8004f86:	db05      	blt.n	8004f94 <_printf_float+0x1c8>
 8004f88:	6823      	ldr	r3, [r4, #0]
 8004f8a:	6121      	str	r1, [r4, #16]
 8004f8c:	07d8      	lsls	r0, r3, #31
 8004f8e:	d5ea      	bpl.n	8004f66 <_printf_float+0x19a>
 8004f90:	1c4b      	adds	r3, r1, #1
 8004f92:	e7e7      	b.n	8004f64 <_printf_float+0x198>
 8004f94:	2900      	cmp	r1, #0
 8004f96:	bfcc      	ite	gt
 8004f98:	2201      	movgt	r2, #1
 8004f9a:	f1c1 0202 	rsble	r2, r1, #2
 8004f9e:	4413      	add	r3, r2
 8004fa0:	e7e0      	b.n	8004f64 <_printf_float+0x198>
 8004fa2:	6823      	ldr	r3, [r4, #0]
 8004fa4:	055a      	lsls	r2, r3, #21
 8004fa6:	d407      	bmi.n	8004fb8 <_printf_float+0x1ec>
 8004fa8:	6923      	ldr	r3, [r4, #16]
 8004faa:	4642      	mov	r2, r8
 8004fac:	4631      	mov	r1, r6
 8004fae:	4628      	mov	r0, r5
 8004fb0:	47b8      	blx	r7
 8004fb2:	3001      	adds	r0, #1
 8004fb4:	d12b      	bne.n	800500e <_printf_float+0x242>
 8004fb6:	e764      	b.n	8004e82 <_printf_float+0xb6>
 8004fb8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004fbc:	f240 80dc 	bls.w	8005178 <_printf_float+0x3ac>
 8004fc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	f7fb fcee 	bl	80009a8 <__aeabi_dcmpeq>
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	d033      	beq.n	8005038 <_printf_float+0x26c>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	4631      	mov	r1, r6
 8004fd4:	4628      	mov	r0, r5
 8004fd6:	4a35      	ldr	r2, [pc, #212]	@ (80050ac <_printf_float+0x2e0>)
 8004fd8:	47b8      	blx	r7
 8004fda:	3001      	adds	r0, #1
 8004fdc:	f43f af51 	beq.w	8004e82 <_printf_float+0xb6>
 8004fe0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004fe4:	4543      	cmp	r3, r8
 8004fe6:	db02      	blt.n	8004fee <_printf_float+0x222>
 8004fe8:	6823      	ldr	r3, [r4, #0]
 8004fea:	07d8      	lsls	r0, r3, #31
 8004fec:	d50f      	bpl.n	800500e <_printf_float+0x242>
 8004fee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004ff2:	4631      	mov	r1, r6
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	47b8      	blx	r7
 8004ff8:	3001      	adds	r0, #1
 8004ffa:	f43f af42 	beq.w	8004e82 <_printf_float+0xb6>
 8004ffe:	f04f 0900 	mov.w	r9, #0
 8005002:	f108 38ff 	add.w	r8, r8, #4294967295
 8005006:	f104 0a1a 	add.w	sl, r4, #26
 800500a:	45c8      	cmp	r8, r9
 800500c:	dc09      	bgt.n	8005022 <_printf_float+0x256>
 800500e:	6823      	ldr	r3, [r4, #0]
 8005010:	079b      	lsls	r3, r3, #30
 8005012:	f100 8102 	bmi.w	800521a <_printf_float+0x44e>
 8005016:	68e0      	ldr	r0, [r4, #12]
 8005018:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800501a:	4298      	cmp	r0, r3
 800501c:	bfb8      	it	lt
 800501e:	4618      	movlt	r0, r3
 8005020:	e731      	b.n	8004e86 <_printf_float+0xba>
 8005022:	2301      	movs	r3, #1
 8005024:	4652      	mov	r2, sl
 8005026:	4631      	mov	r1, r6
 8005028:	4628      	mov	r0, r5
 800502a:	47b8      	blx	r7
 800502c:	3001      	adds	r0, #1
 800502e:	f43f af28 	beq.w	8004e82 <_printf_float+0xb6>
 8005032:	f109 0901 	add.w	r9, r9, #1
 8005036:	e7e8      	b.n	800500a <_printf_float+0x23e>
 8005038:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800503a:	2b00      	cmp	r3, #0
 800503c:	dc38      	bgt.n	80050b0 <_printf_float+0x2e4>
 800503e:	2301      	movs	r3, #1
 8005040:	4631      	mov	r1, r6
 8005042:	4628      	mov	r0, r5
 8005044:	4a19      	ldr	r2, [pc, #100]	@ (80050ac <_printf_float+0x2e0>)
 8005046:	47b8      	blx	r7
 8005048:	3001      	adds	r0, #1
 800504a:	f43f af1a 	beq.w	8004e82 <_printf_float+0xb6>
 800504e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005052:	ea59 0303 	orrs.w	r3, r9, r3
 8005056:	d102      	bne.n	800505e <_printf_float+0x292>
 8005058:	6823      	ldr	r3, [r4, #0]
 800505a:	07d9      	lsls	r1, r3, #31
 800505c:	d5d7      	bpl.n	800500e <_printf_float+0x242>
 800505e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005062:	4631      	mov	r1, r6
 8005064:	4628      	mov	r0, r5
 8005066:	47b8      	blx	r7
 8005068:	3001      	adds	r0, #1
 800506a:	f43f af0a 	beq.w	8004e82 <_printf_float+0xb6>
 800506e:	f04f 0a00 	mov.w	sl, #0
 8005072:	f104 0b1a 	add.w	fp, r4, #26
 8005076:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005078:	425b      	negs	r3, r3
 800507a:	4553      	cmp	r3, sl
 800507c:	dc01      	bgt.n	8005082 <_printf_float+0x2b6>
 800507e:	464b      	mov	r3, r9
 8005080:	e793      	b.n	8004faa <_printf_float+0x1de>
 8005082:	2301      	movs	r3, #1
 8005084:	465a      	mov	r2, fp
 8005086:	4631      	mov	r1, r6
 8005088:	4628      	mov	r0, r5
 800508a:	47b8      	blx	r7
 800508c:	3001      	adds	r0, #1
 800508e:	f43f aef8 	beq.w	8004e82 <_printf_float+0xb6>
 8005092:	f10a 0a01 	add.w	sl, sl, #1
 8005096:	e7ee      	b.n	8005076 <_printf_float+0x2aa>
 8005098:	7fefffff 	.word	0x7fefffff
 800509c:	080096fa 	.word	0x080096fa
 80050a0:	080096f6 	.word	0x080096f6
 80050a4:	08009702 	.word	0x08009702
 80050a8:	080096fe 	.word	0x080096fe
 80050ac:	08009706 	.word	0x08009706
 80050b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80050b2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80050b6:	4553      	cmp	r3, sl
 80050b8:	bfa8      	it	ge
 80050ba:	4653      	movge	r3, sl
 80050bc:	2b00      	cmp	r3, #0
 80050be:	4699      	mov	r9, r3
 80050c0:	dc36      	bgt.n	8005130 <_printf_float+0x364>
 80050c2:	f04f 0b00 	mov.w	fp, #0
 80050c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050ca:	f104 021a 	add.w	r2, r4, #26
 80050ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80050d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80050d2:	eba3 0309 	sub.w	r3, r3, r9
 80050d6:	455b      	cmp	r3, fp
 80050d8:	dc31      	bgt.n	800513e <_printf_float+0x372>
 80050da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050dc:	459a      	cmp	sl, r3
 80050de:	dc3a      	bgt.n	8005156 <_printf_float+0x38a>
 80050e0:	6823      	ldr	r3, [r4, #0]
 80050e2:	07da      	lsls	r2, r3, #31
 80050e4:	d437      	bmi.n	8005156 <_printf_float+0x38a>
 80050e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050e8:	ebaa 0903 	sub.w	r9, sl, r3
 80050ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050ee:	ebaa 0303 	sub.w	r3, sl, r3
 80050f2:	4599      	cmp	r9, r3
 80050f4:	bfa8      	it	ge
 80050f6:	4699      	movge	r9, r3
 80050f8:	f1b9 0f00 	cmp.w	r9, #0
 80050fc:	dc33      	bgt.n	8005166 <_printf_float+0x39a>
 80050fe:	f04f 0800 	mov.w	r8, #0
 8005102:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005106:	f104 0b1a 	add.w	fp, r4, #26
 800510a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800510c:	ebaa 0303 	sub.w	r3, sl, r3
 8005110:	eba3 0309 	sub.w	r3, r3, r9
 8005114:	4543      	cmp	r3, r8
 8005116:	f77f af7a 	ble.w	800500e <_printf_float+0x242>
 800511a:	2301      	movs	r3, #1
 800511c:	465a      	mov	r2, fp
 800511e:	4631      	mov	r1, r6
 8005120:	4628      	mov	r0, r5
 8005122:	47b8      	blx	r7
 8005124:	3001      	adds	r0, #1
 8005126:	f43f aeac 	beq.w	8004e82 <_printf_float+0xb6>
 800512a:	f108 0801 	add.w	r8, r8, #1
 800512e:	e7ec      	b.n	800510a <_printf_float+0x33e>
 8005130:	4642      	mov	r2, r8
 8005132:	4631      	mov	r1, r6
 8005134:	4628      	mov	r0, r5
 8005136:	47b8      	blx	r7
 8005138:	3001      	adds	r0, #1
 800513a:	d1c2      	bne.n	80050c2 <_printf_float+0x2f6>
 800513c:	e6a1      	b.n	8004e82 <_printf_float+0xb6>
 800513e:	2301      	movs	r3, #1
 8005140:	4631      	mov	r1, r6
 8005142:	4628      	mov	r0, r5
 8005144:	920a      	str	r2, [sp, #40]	@ 0x28
 8005146:	47b8      	blx	r7
 8005148:	3001      	adds	r0, #1
 800514a:	f43f ae9a 	beq.w	8004e82 <_printf_float+0xb6>
 800514e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005150:	f10b 0b01 	add.w	fp, fp, #1
 8005154:	e7bb      	b.n	80050ce <_printf_float+0x302>
 8005156:	4631      	mov	r1, r6
 8005158:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800515c:	4628      	mov	r0, r5
 800515e:	47b8      	blx	r7
 8005160:	3001      	adds	r0, #1
 8005162:	d1c0      	bne.n	80050e6 <_printf_float+0x31a>
 8005164:	e68d      	b.n	8004e82 <_printf_float+0xb6>
 8005166:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005168:	464b      	mov	r3, r9
 800516a:	4631      	mov	r1, r6
 800516c:	4628      	mov	r0, r5
 800516e:	4442      	add	r2, r8
 8005170:	47b8      	blx	r7
 8005172:	3001      	adds	r0, #1
 8005174:	d1c3      	bne.n	80050fe <_printf_float+0x332>
 8005176:	e684      	b.n	8004e82 <_printf_float+0xb6>
 8005178:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800517c:	f1ba 0f01 	cmp.w	sl, #1
 8005180:	dc01      	bgt.n	8005186 <_printf_float+0x3ba>
 8005182:	07db      	lsls	r3, r3, #31
 8005184:	d536      	bpl.n	80051f4 <_printf_float+0x428>
 8005186:	2301      	movs	r3, #1
 8005188:	4642      	mov	r2, r8
 800518a:	4631      	mov	r1, r6
 800518c:	4628      	mov	r0, r5
 800518e:	47b8      	blx	r7
 8005190:	3001      	adds	r0, #1
 8005192:	f43f ae76 	beq.w	8004e82 <_printf_float+0xb6>
 8005196:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800519a:	4631      	mov	r1, r6
 800519c:	4628      	mov	r0, r5
 800519e:	47b8      	blx	r7
 80051a0:	3001      	adds	r0, #1
 80051a2:	f43f ae6e 	beq.w	8004e82 <_printf_float+0xb6>
 80051a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80051aa:	2200      	movs	r2, #0
 80051ac:	2300      	movs	r3, #0
 80051ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051b2:	f7fb fbf9 	bl	80009a8 <__aeabi_dcmpeq>
 80051b6:	b9c0      	cbnz	r0, 80051ea <_printf_float+0x41e>
 80051b8:	4653      	mov	r3, sl
 80051ba:	f108 0201 	add.w	r2, r8, #1
 80051be:	4631      	mov	r1, r6
 80051c0:	4628      	mov	r0, r5
 80051c2:	47b8      	blx	r7
 80051c4:	3001      	adds	r0, #1
 80051c6:	d10c      	bne.n	80051e2 <_printf_float+0x416>
 80051c8:	e65b      	b.n	8004e82 <_printf_float+0xb6>
 80051ca:	2301      	movs	r3, #1
 80051cc:	465a      	mov	r2, fp
 80051ce:	4631      	mov	r1, r6
 80051d0:	4628      	mov	r0, r5
 80051d2:	47b8      	blx	r7
 80051d4:	3001      	adds	r0, #1
 80051d6:	f43f ae54 	beq.w	8004e82 <_printf_float+0xb6>
 80051da:	f108 0801 	add.w	r8, r8, #1
 80051de:	45d0      	cmp	r8, sl
 80051e0:	dbf3      	blt.n	80051ca <_printf_float+0x3fe>
 80051e2:	464b      	mov	r3, r9
 80051e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80051e8:	e6e0      	b.n	8004fac <_printf_float+0x1e0>
 80051ea:	f04f 0800 	mov.w	r8, #0
 80051ee:	f104 0b1a 	add.w	fp, r4, #26
 80051f2:	e7f4      	b.n	80051de <_printf_float+0x412>
 80051f4:	2301      	movs	r3, #1
 80051f6:	4642      	mov	r2, r8
 80051f8:	e7e1      	b.n	80051be <_printf_float+0x3f2>
 80051fa:	2301      	movs	r3, #1
 80051fc:	464a      	mov	r2, r9
 80051fe:	4631      	mov	r1, r6
 8005200:	4628      	mov	r0, r5
 8005202:	47b8      	blx	r7
 8005204:	3001      	adds	r0, #1
 8005206:	f43f ae3c 	beq.w	8004e82 <_printf_float+0xb6>
 800520a:	f108 0801 	add.w	r8, r8, #1
 800520e:	68e3      	ldr	r3, [r4, #12]
 8005210:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005212:	1a5b      	subs	r3, r3, r1
 8005214:	4543      	cmp	r3, r8
 8005216:	dcf0      	bgt.n	80051fa <_printf_float+0x42e>
 8005218:	e6fd      	b.n	8005016 <_printf_float+0x24a>
 800521a:	f04f 0800 	mov.w	r8, #0
 800521e:	f104 0919 	add.w	r9, r4, #25
 8005222:	e7f4      	b.n	800520e <_printf_float+0x442>

08005224 <_printf_common>:
 8005224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005228:	4616      	mov	r6, r2
 800522a:	4698      	mov	r8, r3
 800522c:	688a      	ldr	r2, [r1, #8]
 800522e:	690b      	ldr	r3, [r1, #16]
 8005230:	4607      	mov	r7, r0
 8005232:	4293      	cmp	r3, r2
 8005234:	bfb8      	it	lt
 8005236:	4613      	movlt	r3, r2
 8005238:	6033      	str	r3, [r6, #0]
 800523a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800523e:	460c      	mov	r4, r1
 8005240:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005244:	b10a      	cbz	r2, 800524a <_printf_common+0x26>
 8005246:	3301      	adds	r3, #1
 8005248:	6033      	str	r3, [r6, #0]
 800524a:	6823      	ldr	r3, [r4, #0]
 800524c:	0699      	lsls	r1, r3, #26
 800524e:	bf42      	ittt	mi
 8005250:	6833      	ldrmi	r3, [r6, #0]
 8005252:	3302      	addmi	r3, #2
 8005254:	6033      	strmi	r3, [r6, #0]
 8005256:	6825      	ldr	r5, [r4, #0]
 8005258:	f015 0506 	ands.w	r5, r5, #6
 800525c:	d106      	bne.n	800526c <_printf_common+0x48>
 800525e:	f104 0a19 	add.w	sl, r4, #25
 8005262:	68e3      	ldr	r3, [r4, #12]
 8005264:	6832      	ldr	r2, [r6, #0]
 8005266:	1a9b      	subs	r3, r3, r2
 8005268:	42ab      	cmp	r3, r5
 800526a:	dc2b      	bgt.n	80052c4 <_printf_common+0xa0>
 800526c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005270:	6822      	ldr	r2, [r4, #0]
 8005272:	3b00      	subs	r3, #0
 8005274:	bf18      	it	ne
 8005276:	2301      	movne	r3, #1
 8005278:	0692      	lsls	r2, r2, #26
 800527a:	d430      	bmi.n	80052de <_printf_common+0xba>
 800527c:	4641      	mov	r1, r8
 800527e:	4638      	mov	r0, r7
 8005280:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005284:	47c8      	blx	r9
 8005286:	3001      	adds	r0, #1
 8005288:	d023      	beq.n	80052d2 <_printf_common+0xae>
 800528a:	6823      	ldr	r3, [r4, #0]
 800528c:	6922      	ldr	r2, [r4, #16]
 800528e:	f003 0306 	and.w	r3, r3, #6
 8005292:	2b04      	cmp	r3, #4
 8005294:	bf14      	ite	ne
 8005296:	2500      	movne	r5, #0
 8005298:	6833      	ldreq	r3, [r6, #0]
 800529a:	f04f 0600 	mov.w	r6, #0
 800529e:	bf08      	it	eq
 80052a0:	68e5      	ldreq	r5, [r4, #12]
 80052a2:	f104 041a 	add.w	r4, r4, #26
 80052a6:	bf08      	it	eq
 80052a8:	1aed      	subeq	r5, r5, r3
 80052aa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80052ae:	bf08      	it	eq
 80052b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052b4:	4293      	cmp	r3, r2
 80052b6:	bfc4      	itt	gt
 80052b8:	1a9b      	subgt	r3, r3, r2
 80052ba:	18ed      	addgt	r5, r5, r3
 80052bc:	42b5      	cmp	r5, r6
 80052be:	d11a      	bne.n	80052f6 <_printf_common+0xd2>
 80052c0:	2000      	movs	r0, #0
 80052c2:	e008      	b.n	80052d6 <_printf_common+0xb2>
 80052c4:	2301      	movs	r3, #1
 80052c6:	4652      	mov	r2, sl
 80052c8:	4641      	mov	r1, r8
 80052ca:	4638      	mov	r0, r7
 80052cc:	47c8      	blx	r9
 80052ce:	3001      	adds	r0, #1
 80052d0:	d103      	bne.n	80052da <_printf_common+0xb6>
 80052d2:	f04f 30ff 	mov.w	r0, #4294967295
 80052d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052da:	3501      	adds	r5, #1
 80052dc:	e7c1      	b.n	8005262 <_printf_common+0x3e>
 80052de:	2030      	movs	r0, #48	@ 0x30
 80052e0:	18e1      	adds	r1, r4, r3
 80052e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052ec:	4422      	add	r2, r4
 80052ee:	3302      	adds	r3, #2
 80052f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052f4:	e7c2      	b.n	800527c <_printf_common+0x58>
 80052f6:	2301      	movs	r3, #1
 80052f8:	4622      	mov	r2, r4
 80052fa:	4641      	mov	r1, r8
 80052fc:	4638      	mov	r0, r7
 80052fe:	47c8      	blx	r9
 8005300:	3001      	adds	r0, #1
 8005302:	d0e6      	beq.n	80052d2 <_printf_common+0xae>
 8005304:	3601      	adds	r6, #1
 8005306:	e7d9      	b.n	80052bc <_printf_common+0x98>

08005308 <_printf_i>:
 8005308:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800530c:	7e0f      	ldrb	r7, [r1, #24]
 800530e:	4691      	mov	r9, r2
 8005310:	2f78      	cmp	r7, #120	@ 0x78
 8005312:	4680      	mov	r8, r0
 8005314:	460c      	mov	r4, r1
 8005316:	469a      	mov	sl, r3
 8005318:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800531a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800531e:	d807      	bhi.n	8005330 <_printf_i+0x28>
 8005320:	2f62      	cmp	r7, #98	@ 0x62
 8005322:	d80a      	bhi.n	800533a <_printf_i+0x32>
 8005324:	2f00      	cmp	r7, #0
 8005326:	f000 80d1 	beq.w	80054cc <_printf_i+0x1c4>
 800532a:	2f58      	cmp	r7, #88	@ 0x58
 800532c:	f000 80b8 	beq.w	80054a0 <_printf_i+0x198>
 8005330:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005334:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005338:	e03a      	b.n	80053b0 <_printf_i+0xa8>
 800533a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800533e:	2b15      	cmp	r3, #21
 8005340:	d8f6      	bhi.n	8005330 <_printf_i+0x28>
 8005342:	a101      	add	r1, pc, #4	@ (adr r1, 8005348 <_printf_i+0x40>)
 8005344:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005348:	080053a1 	.word	0x080053a1
 800534c:	080053b5 	.word	0x080053b5
 8005350:	08005331 	.word	0x08005331
 8005354:	08005331 	.word	0x08005331
 8005358:	08005331 	.word	0x08005331
 800535c:	08005331 	.word	0x08005331
 8005360:	080053b5 	.word	0x080053b5
 8005364:	08005331 	.word	0x08005331
 8005368:	08005331 	.word	0x08005331
 800536c:	08005331 	.word	0x08005331
 8005370:	08005331 	.word	0x08005331
 8005374:	080054b3 	.word	0x080054b3
 8005378:	080053df 	.word	0x080053df
 800537c:	0800546d 	.word	0x0800546d
 8005380:	08005331 	.word	0x08005331
 8005384:	08005331 	.word	0x08005331
 8005388:	080054d5 	.word	0x080054d5
 800538c:	08005331 	.word	0x08005331
 8005390:	080053df 	.word	0x080053df
 8005394:	08005331 	.word	0x08005331
 8005398:	08005331 	.word	0x08005331
 800539c:	08005475 	.word	0x08005475
 80053a0:	6833      	ldr	r3, [r6, #0]
 80053a2:	1d1a      	adds	r2, r3, #4
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6032      	str	r2, [r6, #0]
 80053a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053b0:	2301      	movs	r3, #1
 80053b2:	e09c      	b.n	80054ee <_printf_i+0x1e6>
 80053b4:	6833      	ldr	r3, [r6, #0]
 80053b6:	6820      	ldr	r0, [r4, #0]
 80053b8:	1d19      	adds	r1, r3, #4
 80053ba:	6031      	str	r1, [r6, #0]
 80053bc:	0606      	lsls	r6, r0, #24
 80053be:	d501      	bpl.n	80053c4 <_printf_i+0xbc>
 80053c0:	681d      	ldr	r5, [r3, #0]
 80053c2:	e003      	b.n	80053cc <_printf_i+0xc4>
 80053c4:	0645      	lsls	r5, r0, #25
 80053c6:	d5fb      	bpl.n	80053c0 <_printf_i+0xb8>
 80053c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053cc:	2d00      	cmp	r5, #0
 80053ce:	da03      	bge.n	80053d8 <_printf_i+0xd0>
 80053d0:	232d      	movs	r3, #45	@ 0x2d
 80053d2:	426d      	negs	r5, r5
 80053d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053d8:	230a      	movs	r3, #10
 80053da:	4858      	ldr	r0, [pc, #352]	@ (800553c <_printf_i+0x234>)
 80053dc:	e011      	b.n	8005402 <_printf_i+0xfa>
 80053de:	6821      	ldr	r1, [r4, #0]
 80053e0:	6833      	ldr	r3, [r6, #0]
 80053e2:	0608      	lsls	r0, r1, #24
 80053e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80053e8:	d402      	bmi.n	80053f0 <_printf_i+0xe8>
 80053ea:	0649      	lsls	r1, r1, #25
 80053ec:	bf48      	it	mi
 80053ee:	b2ad      	uxthmi	r5, r5
 80053f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80053f2:	6033      	str	r3, [r6, #0]
 80053f4:	bf14      	ite	ne
 80053f6:	230a      	movne	r3, #10
 80053f8:	2308      	moveq	r3, #8
 80053fa:	4850      	ldr	r0, [pc, #320]	@ (800553c <_printf_i+0x234>)
 80053fc:	2100      	movs	r1, #0
 80053fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005402:	6866      	ldr	r6, [r4, #4]
 8005404:	2e00      	cmp	r6, #0
 8005406:	60a6      	str	r6, [r4, #8]
 8005408:	db05      	blt.n	8005416 <_printf_i+0x10e>
 800540a:	6821      	ldr	r1, [r4, #0]
 800540c:	432e      	orrs	r6, r5
 800540e:	f021 0104 	bic.w	r1, r1, #4
 8005412:	6021      	str	r1, [r4, #0]
 8005414:	d04b      	beq.n	80054ae <_printf_i+0x1a6>
 8005416:	4616      	mov	r6, r2
 8005418:	fbb5 f1f3 	udiv	r1, r5, r3
 800541c:	fb03 5711 	mls	r7, r3, r1, r5
 8005420:	5dc7      	ldrb	r7, [r0, r7]
 8005422:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005426:	462f      	mov	r7, r5
 8005428:	42bb      	cmp	r3, r7
 800542a:	460d      	mov	r5, r1
 800542c:	d9f4      	bls.n	8005418 <_printf_i+0x110>
 800542e:	2b08      	cmp	r3, #8
 8005430:	d10b      	bne.n	800544a <_printf_i+0x142>
 8005432:	6823      	ldr	r3, [r4, #0]
 8005434:	07df      	lsls	r7, r3, #31
 8005436:	d508      	bpl.n	800544a <_printf_i+0x142>
 8005438:	6923      	ldr	r3, [r4, #16]
 800543a:	6861      	ldr	r1, [r4, #4]
 800543c:	4299      	cmp	r1, r3
 800543e:	bfde      	ittt	le
 8005440:	2330      	movle	r3, #48	@ 0x30
 8005442:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005446:	f106 36ff 	addle.w	r6, r6, #4294967295
 800544a:	1b92      	subs	r2, r2, r6
 800544c:	6122      	str	r2, [r4, #16]
 800544e:	464b      	mov	r3, r9
 8005450:	4621      	mov	r1, r4
 8005452:	4640      	mov	r0, r8
 8005454:	f8cd a000 	str.w	sl, [sp]
 8005458:	aa03      	add	r2, sp, #12
 800545a:	f7ff fee3 	bl	8005224 <_printf_common>
 800545e:	3001      	adds	r0, #1
 8005460:	d14a      	bne.n	80054f8 <_printf_i+0x1f0>
 8005462:	f04f 30ff 	mov.w	r0, #4294967295
 8005466:	b004      	add	sp, #16
 8005468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800546c:	6823      	ldr	r3, [r4, #0]
 800546e:	f043 0320 	orr.w	r3, r3, #32
 8005472:	6023      	str	r3, [r4, #0]
 8005474:	2778      	movs	r7, #120	@ 0x78
 8005476:	4832      	ldr	r0, [pc, #200]	@ (8005540 <_printf_i+0x238>)
 8005478:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800547c:	6823      	ldr	r3, [r4, #0]
 800547e:	6831      	ldr	r1, [r6, #0]
 8005480:	061f      	lsls	r7, r3, #24
 8005482:	f851 5b04 	ldr.w	r5, [r1], #4
 8005486:	d402      	bmi.n	800548e <_printf_i+0x186>
 8005488:	065f      	lsls	r7, r3, #25
 800548a:	bf48      	it	mi
 800548c:	b2ad      	uxthmi	r5, r5
 800548e:	6031      	str	r1, [r6, #0]
 8005490:	07d9      	lsls	r1, r3, #31
 8005492:	bf44      	itt	mi
 8005494:	f043 0320 	orrmi.w	r3, r3, #32
 8005498:	6023      	strmi	r3, [r4, #0]
 800549a:	b11d      	cbz	r5, 80054a4 <_printf_i+0x19c>
 800549c:	2310      	movs	r3, #16
 800549e:	e7ad      	b.n	80053fc <_printf_i+0xf4>
 80054a0:	4826      	ldr	r0, [pc, #152]	@ (800553c <_printf_i+0x234>)
 80054a2:	e7e9      	b.n	8005478 <_printf_i+0x170>
 80054a4:	6823      	ldr	r3, [r4, #0]
 80054a6:	f023 0320 	bic.w	r3, r3, #32
 80054aa:	6023      	str	r3, [r4, #0]
 80054ac:	e7f6      	b.n	800549c <_printf_i+0x194>
 80054ae:	4616      	mov	r6, r2
 80054b0:	e7bd      	b.n	800542e <_printf_i+0x126>
 80054b2:	6833      	ldr	r3, [r6, #0]
 80054b4:	6825      	ldr	r5, [r4, #0]
 80054b6:	1d18      	adds	r0, r3, #4
 80054b8:	6961      	ldr	r1, [r4, #20]
 80054ba:	6030      	str	r0, [r6, #0]
 80054bc:	062e      	lsls	r6, r5, #24
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	d501      	bpl.n	80054c6 <_printf_i+0x1be>
 80054c2:	6019      	str	r1, [r3, #0]
 80054c4:	e002      	b.n	80054cc <_printf_i+0x1c4>
 80054c6:	0668      	lsls	r0, r5, #25
 80054c8:	d5fb      	bpl.n	80054c2 <_printf_i+0x1ba>
 80054ca:	8019      	strh	r1, [r3, #0]
 80054cc:	2300      	movs	r3, #0
 80054ce:	4616      	mov	r6, r2
 80054d0:	6123      	str	r3, [r4, #16]
 80054d2:	e7bc      	b.n	800544e <_printf_i+0x146>
 80054d4:	6833      	ldr	r3, [r6, #0]
 80054d6:	2100      	movs	r1, #0
 80054d8:	1d1a      	adds	r2, r3, #4
 80054da:	6032      	str	r2, [r6, #0]
 80054dc:	681e      	ldr	r6, [r3, #0]
 80054de:	6862      	ldr	r2, [r4, #4]
 80054e0:	4630      	mov	r0, r6
 80054e2:	f000 fc16 	bl	8005d12 <memchr>
 80054e6:	b108      	cbz	r0, 80054ec <_printf_i+0x1e4>
 80054e8:	1b80      	subs	r0, r0, r6
 80054ea:	6060      	str	r0, [r4, #4]
 80054ec:	6863      	ldr	r3, [r4, #4]
 80054ee:	6123      	str	r3, [r4, #16]
 80054f0:	2300      	movs	r3, #0
 80054f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054f6:	e7aa      	b.n	800544e <_printf_i+0x146>
 80054f8:	4632      	mov	r2, r6
 80054fa:	4649      	mov	r1, r9
 80054fc:	4640      	mov	r0, r8
 80054fe:	6923      	ldr	r3, [r4, #16]
 8005500:	47d0      	blx	sl
 8005502:	3001      	adds	r0, #1
 8005504:	d0ad      	beq.n	8005462 <_printf_i+0x15a>
 8005506:	6823      	ldr	r3, [r4, #0]
 8005508:	079b      	lsls	r3, r3, #30
 800550a:	d413      	bmi.n	8005534 <_printf_i+0x22c>
 800550c:	68e0      	ldr	r0, [r4, #12]
 800550e:	9b03      	ldr	r3, [sp, #12]
 8005510:	4298      	cmp	r0, r3
 8005512:	bfb8      	it	lt
 8005514:	4618      	movlt	r0, r3
 8005516:	e7a6      	b.n	8005466 <_printf_i+0x15e>
 8005518:	2301      	movs	r3, #1
 800551a:	4632      	mov	r2, r6
 800551c:	4649      	mov	r1, r9
 800551e:	4640      	mov	r0, r8
 8005520:	47d0      	blx	sl
 8005522:	3001      	adds	r0, #1
 8005524:	d09d      	beq.n	8005462 <_printf_i+0x15a>
 8005526:	3501      	adds	r5, #1
 8005528:	68e3      	ldr	r3, [r4, #12]
 800552a:	9903      	ldr	r1, [sp, #12]
 800552c:	1a5b      	subs	r3, r3, r1
 800552e:	42ab      	cmp	r3, r5
 8005530:	dcf2      	bgt.n	8005518 <_printf_i+0x210>
 8005532:	e7eb      	b.n	800550c <_printf_i+0x204>
 8005534:	2500      	movs	r5, #0
 8005536:	f104 0619 	add.w	r6, r4, #25
 800553a:	e7f5      	b.n	8005528 <_printf_i+0x220>
 800553c:	08009708 	.word	0x08009708
 8005540:	08009719 	.word	0x08009719

08005544 <_scanf_float>:
 8005544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005548:	b087      	sub	sp, #28
 800554a:	9303      	str	r3, [sp, #12]
 800554c:	688b      	ldr	r3, [r1, #8]
 800554e:	4691      	mov	r9, r2
 8005550:	1e5a      	subs	r2, r3, #1
 8005552:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005556:	bf82      	ittt	hi
 8005558:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800555c:	eb03 0b05 	addhi.w	fp, r3, r5
 8005560:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005564:	460a      	mov	r2, r1
 8005566:	f04f 0500 	mov.w	r5, #0
 800556a:	bf88      	it	hi
 800556c:	608b      	strhi	r3, [r1, #8]
 800556e:	680b      	ldr	r3, [r1, #0]
 8005570:	4680      	mov	r8, r0
 8005572:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005576:	f842 3b1c 	str.w	r3, [r2], #28
 800557a:	460c      	mov	r4, r1
 800557c:	bf98      	it	ls
 800557e:	f04f 0b00 	movls.w	fp, #0
 8005582:	4616      	mov	r6, r2
 8005584:	46aa      	mov	sl, r5
 8005586:	462f      	mov	r7, r5
 8005588:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800558c:	9201      	str	r2, [sp, #4]
 800558e:	9502      	str	r5, [sp, #8]
 8005590:	68a2      	ldr	r2, [r4, #8]
 8005592:	b15a      	cbz	r2, 80055ac <_scanf_float+0x68>
 8005594:	f8d9 3000 	ldr.w	r3, [r9]
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	2b4e      	cmp	r3, #78	@ 0x4e
 800559c:	d862      	bhi.n	8005664 <_scanf_float+0x120>
 800559e:	2b40      	cmp	r3, #64	@ 0x40
 80055a0:	d83a      	bhi.n	8005618 <_scanf_float+0xd4>
 80055a2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80055a6:	b2c8      	uxtb	r0, r1
 80055a8:	280e      	cmp	r0, #14
 80055aa:	d938      	bls.n	800561e <_scanf_float+0xda>
 80055ac:	b11f      	cbz	r7, 80055b6 <_scanf_float+0x72>
 80055ae:	6823      	ldr	r3, [r4, #0]
 80055b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055b4:	6023      	str	r3, [r4, #0]
 80055b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80055ba:	f1ba 0f01 	cmp.w	sl, #1
 80055be:	f200 8114 	bhi.w	80057ea <_scanf_float+0x2a6>
 80055c2:	9b01      	ldr	r3, [sp, #4]
 80055c4:	429e      	cmp	r6, r3
 80055c6:	f200 8105 	bhi.w	80057d4 <_scanf_float+0x290>
 80055ca:	2001      	movs	r0, #1
 80055cc:	b007      	add	sp, #28
 80055ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055d2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80055d6:	2a0d      	cmp	r2, #13
 80055d8:	d8e8      	bhi.n	80055ac <_scanf_float+0x68>
 80055da:	a101      	add	r1, pc, #4	@ (adr r1, 80055e0 <_scanf_float+0x9c>)
 80055dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80055e0:	08005729 	.word	0x08005729
 80055e4:	080055ad 	.word	0x080055ad
 80055e8:	080055ad 	.word	0x080055ad
 80055ec:	080055ad 	.word	0x080055ad
 80055f0:	08005785 	.word	0x08005785
 80055f4:	0800575f 	.word	0x0800575f
 80055f8:	080055ad 	.word	0x080055ad
 80055fc:	080055ad 	.word	0x080055ad
 8005600:	08005737 	.word	0x08005737
 8005604:	080055ad 	.word	0x080055ad
 8005608:	080055ad 	.word	0x080055ad
 800560c:	080055ad 	.word	0x080055ad
 8005610:	080055ad 	.word	0x080055ad
 8005614:	080056f3 	.word	0x080056f3
 8005618:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800561c:	e7db      	b.n	80055d6 <_scanf_float+0x92>
 800561e:	290e      	cmp	r1, #14
 8005620:	d8c4      	bhi.n	80055ac <_scanf_float+0x68>
 8005622:	a001      	add	r0, pc, #4	@ (adr r0, 8005628 <_scanf_float+0xe4>)
 8005624:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005628:	080056e3 	.word	0x080056e3
 800562c:	080055ad 	.word	0x080055ad
 8005630:	080056e3 	.word	0x080056e3
 8005634:	08005773 	.word	0x08005773
 8005638:	080055ad 	.word	0x080055ad
 800563c:	08005685 	.word	0x08005685
 8005640:	080056c9 	.word	0x080056c9
 8005644:	080056c9 	.word	0x080056c9
 8005648:	080056c9 	.word	0x080056c9
 800564c:	080056c9 	.word	0x080056c9
 8005650:	080056c9 	.word	0x080056c9
 8005654:	080056c9 	.word	0x080056c9
 8005658:	080056c9 	.word	0x080056c9
 800565c:	080056c9 	.word	0x080056c9
 8005660:	080056c9 	.word	0x080056c9
 8005664:	2b6e      	cmp	r3, #110	@ 0x6e
 8005666:	d809      	bhi.n	800567c <_scanf_float+0x138>
 8005668:	2b60      	cmp	r3, #96	@ 0x60
 800566a:	d8b2      	bhi.n	80055d2 <_scanf_float+0x8e>
 800566c:	2b54      	cmp	r3, #84	@ 0x54
 800566e:	d07b      	beq.n	8005768 <_scanf_float+0x224>
 8005670:	2b59      	cmp	r3, #89	@ 0x59
 8005672:	d19b      	bne.n	80055ac <_scanf_float+0x68>
 8005674:	2d07      	cmp	r5, #7
 8005676:	d199      	bne.n	80055ac <_scanf_float+0x68>
 8005678:	2508      	movs	r5, #8
 800567a:	e02f      	b.n	80056dc <_scanf_float+0x198>
 800567c:	2b74      	cmp	r3, #116	@ 0x74
 800567e:	d073      	beq.n	8005768 <_scanf_float+0x224>
 8005680:	2b79      	cmp	r3, #121	@ 0x79
 8005682:	e7f6      	b.n	8005672 <_scanf_float+0x12e>
 8005684:	6821      	ldr	r1, [r4, #0]
 8005686:	05c8      	lsls	r0, r1, #23
 8005688:	d51e      	bpl.n	80056c8 <_scanf_float+0x184>
 800568a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800568e:	6021      	str	r1, [r4, #0]
 8005690:	3701      	adds	r7, #1
 8005692:	f1bb 0f00 	cmp.w	fp, #0
 8005696:	d003      	beq.n	80056a0 <_scanf_float+0x15c>
 8005698:	3201      	adds	r2, #1
 800569a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800569e:	60a2      	str	r2, [r4, #8]
 80056a0:	68a3      	ldr	r3, [r4, #8]
 80056a2:	3b01      	subs	r3, #1
 80056a4:	60a3      	str	r3, [r4, #8]
 80056a6:	6923      	ldr	r3, [r4, #16]
 80056a8:	3301      	adds	r3, #1
 80056aa:	6123      	str	r3, [r4, #16]
 80056ac:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80056b0:	3b01      	subs	r3, #1
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f8c9 3004 	str.w	r3, [r9, #4]
 80056b8:	f340 8083 	ble.w	80057c2 <_scanf_float+0x27e>
 80056bc:	f8d9 3000 	ldr.w	r3, [r9]
 80056c0:	3301      	adds	r3, #1
 80056c2:	f8c9 3000 	str.w	r3, [r9]
 80056c6:	e763      	b.n	8005590 <_scanf_float+0x4c>
 80056c8:	eb1a 0105 	adds.w	r1, sl, r5
 80056cc:	f47f af6e 	bne.w	80055ac <_scanf_float+0x68>
 80056d0:	460d      	mov	r5, r1
 80056d2:	468a      	mov	sl, r1
 80056d4:	6822      	ldr	r2, [r4, #0]
 80056d6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80056da:	6022      	str	r2, [r4, #0]
 80056dc:	f806 3b01 	strb.w	r3, [r6], #1
 80056e0:	e7de      	b.n	80056a0 <_scanf_float+0x15c>
 80056e2:	6822      	ldr	r2, [r4, #0]
 80056e4:	0610      	lsls	r0, r2, #24
 80056e6:	f57f af61 	bpl.w	80055ac <_scanf_float+0x68>
 80056ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80056ee:	6022      	str	r2, [r4, #0]
 80056f0:	e7f4      	b.n	80056dc <_scanf_float+0x198>
 80056f2:	f1ba 0f00 	cmp.w	sl, #0
 80056f6:	d10c      	bne.n	8005712 <_scanf_float+0x1ce>
 80056f8:	b977      	cbnz	r7, 8005718 <_scanf_float+0x1d4>
 80056fa:	6822      	ldr	r2, [r4, #0]
 80056fc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005700:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005704:	d108      	bne.n	8005718 <_scanf_float+0x1d4>
 8005706:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800570a:	f04f 0a01 	mov.w	sl, #1
 800570e:	6022      	str	r2, [r4, #0]
 8005710:	e7e4      	b.n	80056dc <_scanf_float+0x198>
 8005712:	f1ba 0f02 	cmp.w	sl, #2
 8005716:	d051      	beq.n	80057bc <_scanf_float+0x278>
 8005718:	2d01      	cmp	r5, #1
 800571a:	d002      	beq.n	8005722 <_scanf_float+0x1de>
 800571c:	2d04      	cmp	r5, #4
 800571e:	f47f af45 	bne.w	80055ac <_scanf_float+0x68>
 8005722:	3501      	adds	r5, #1
 8005724:	b2ed      	uxtb	r5, r5
 8005726:	e7d9      	b.n	80056dc <_scanf_float+0x198>
 8005728:	f1ba 0f01 	cmp.w	sl, #1
 800572c:	f47f af3e 	bne.w	80055ac <_scanf_float+0x68>
 8005730:	f04f 0a02 	mov.w	sl, #2
 8005734:	e7d2      	b.n	80056dc <_scanf_float+0x198>
 8005736:	b975      	cbnz	r5, 8005756 <_scanf_float+0x212>
 8005738:	2f00      	cmp	r7, #0
 800573a:	f47f af38 	bne.w	80055ae <_scanf_float+0x6a>
 800573e:	6822      	ldr	r2, [r4, #0]
 8005740:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005744:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005748:	f040 80ff 	bne.w	800594a <_scanf_float+0x406>
 800574c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005750:	2501      	movs	r5, #1
 8005752:	6022      	str	r2, [r4, #0]
 8005754:	e7c2      	b.n	80056dc <_scanf_float+0x198>
 8005756:	2d03      	cmp	r5, #3
 8005758:	d0e3      	beq.n	8005722 <_scanf_float+0x1de>
 800575a:	2d05      	cmp	r5, #5
 800575c:	e7df      	b.n	800571e <_scanf_float+0x1da>
 800575e:	2d02      	cmp	r5, #2
 8005760:	f47f af24 	bne.w	80055ac <_scanf_float+0x68>
 8005764:	2503      	movs	r5, #3
 8005766:	e7b9      	b.n	80056dc <_scanf_float+0x198>
 8005768:	2d06      	cmp	r5, #6
 800576a:	f47f af1f 	bne.w	80055ac <_scanf_float+0x68>
 800576e:	2507      	movs	r5, #7
 8005770:	e7b4      	b.n	80056dc <_scanf_float+0x198>
 8005772:	6822      	ldr	r2, [r4, #0]
 8005774:	0591      	lsls	r1, r2, #22
 8005776:	f57f af19 	bpl.w	80055ac <_scanf_float+0x68>
 800577a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800577e:	6022      	str	r2, [r4, #0]
 8005780:	9702      	str	r7, [sp, #8]
 8005782:	e7ab      	b.n	80056dc <_scanf_float+0x198>
 8005784:	6822      	ldr	r2, [r4, #0]
 8005786:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800578a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800578e:	d005      	beq.n	800579c <_scanf_float+0x258>
 8005790:	0550      	lsls	r0, r2, #21
 8005792:	f57f af0b 	bpl.w	80055ac <_scanf_float+0x68>
 8005796:	2f00      	cmp	r7, #0
 8005798:	f000 80d7 	beq.w	800594a <_scanf_float+0x406>
 800579c:	0591      	lsls	r1, r2, #22
 800579e:	bf58      	it	pl
 80057a0:	9902      	ldrpl	r1, [sp, #8]
 80057a2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80057a6:	bf58      	it	pl
 80057a8:	1a79      	subpl	r1, r7, r1
 80057aa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80057ae:	f04f 0700 	mov.w	r7, #0
 80057b2:	bf58      	it	pl
 80057b4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80057b8:	6022      	str	r2, [r4, #0]
 80057ba:	e78f      	b.n	80056dc <_scanf_float+0x198>
 80057bc:	f04f 0a03 	mov.w	sl, #3
 80057c0:	e78c      	b.n	80056dc <_scanf_float+0x198>
 80057c2:	4649      	mov	r1, r9
 80057c4:	4640      	mov	r0, r8
 80057c6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80057ca:	4798      	blx	r3
 80057cc:	2800      	cmp	r0, #0
 80057ce:	f43f aedf 	beq.w	8005590 <_scanf_float+0x4c>
 80057d2:	e6eb      	b.n	80055ac <_scanf_float+0x68>
 80057d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80057d8:	464a      	mov	r2, r9
 80057da:	4640      	mov	r0, r8
 80057dc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80057e0:	4798      	blx	r3
 80057e2:	6923      	ldr	r3, [r4, #16]
 80057e4:	3b01      	subs	r3, #1
 80057e6:	6123      	str	r3, [r4, #16]
 80057e8:	e6eb      	b.n	80055c2 <_scanf_float+0x7e>
 80057ea:	1e6b      	subs	r3, r5, #1
 80057ec:	2b06      	cmp	r3, #6
 80057ee:	d824      	bhi.n	800583a <_scanf_float+0x2f6>
 80057f0:	2d02      	cmp	r5, #2
 80057f2:	d836      	bhi.n	8005862 <_scanf_float+0x31e>
 80057f4:	9b01      	ldr	r3, [sp, #4]
 80057f6:	429e      	cmp	r6, r3
 80057f8:	f67f aee7 	bls.w	80055ca <_scanf_float+0x86>
 80057fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005800:	464a      	mov	r2, r9
 8005802:	4640      	mov	r0, r8
 8005804:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005808:	4798      	blx	r3
 800580a:	6923      	ldr	r3, [r4, #16]
 800580c:	3b01      	subs	r3, #1
 800580e:	6123      	str	r3, [r4, #16]
 8005810:	e7f0      	b.n	80057f4 <_scanf_float+0x2b0>
 8005812:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005816:	464a      	mov	r2, r9
 8005818:	4640      	mov	r0, r8
 800581a:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800581e:	4798      	blx	r3
 8005820:	6923      	ldr	r3, [r4, #16]
 8005822:	3b01      	subs	r3, #1
 8005824:	6123      	str	r3, [r4, #16]
 8005826:	f10a 3aff 	add.w	sl, sl, #4294967295
 800582a:	fa5f fa8a 	uxtb.w	sl, sl
 800582e:	f1ba 0f02 	cmp.w	sl, #2
 8005832:	d1ee      	bne.n	8005812 <_scanf_float+0x2ce>
 8005834:	3d03      	subs	r5, #3
 8005836:	b2ed      	uxtb	r5, r5
 8005838:	1b76      	subs	r6, r6, r5
 800583a:	6823      	ldr	r3, [r4, #0]
 800583c:	05da      	lsls	r2, r3, #23
 800583e:	d530      	bpl.n	80058a2 <_scanf_float+0x35e>
 8005840:	055b      	lsls	r3, r3, #21
 8005842:	d511      	bpl.n	8005868 <_scanf_float+0x324>
 8005844:	9b01      	ldr	r3, [sp, #4]
 8005846:	429e      	cmp	r6, r3
 8005848:	f67f aebf 	bls.w	80055ca <_scanf_float+0x86>
 800584c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005850:	464a      	mov	r2, r9
 8005852:	4640      	mov	r0, r8
 8005854:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005858:	4798      	blx	r3
 800585a:	6923      	ldr	r3, [r4, #16]
 800585c:	3b01      	subs	r3, #1
 800585e:	6123      	str	r3, [r4, #16]
 8005860:	e7f0      	b.n	8005844 <_scanf_float+0x300>
 8005862:	46aa      	mov	sl, r5
 8005864:	46b3      	mov	fp, r6
 8005866:	e7de      	b.n	8005826 <_scanf_float+0x2e2>
 8005868:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800586c:	6923      	ldr	r3, [r4, #16]
 800586e:	2965      	cmp	r1, #101	@ 0x65
 8005870:	f103 33ff 	add.w	r3, r3, #4294967295
 8005874:	f106 35ff 	add.w	r5, r6, #4294967295
 8005878:	6123      	str	r3, [r4, #16]
 800587a:	d00c      	beq.n	8005896 <_scanf_float+0x352>
 800587c:	2945      	cmp	r1, #69	@ 0x45
 800587e:	d00a      	beq.n	8005896 <_scanf_float+0x352>
 8005880:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005884:	464a      	mov	r2, r9
 8005886:	4640      	mov	r0, r8
 8005888:	4798      	blx	r3
 800588a:	6923      	ldr	r3, [r4, #16]
 800588c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005890:	3b01      	subs	r3, #1
 8005892:	1eb5      	subs	r5, r6, #2
 8005894:	6123      	str	r3, [r4, #16]
 8005896:	464a      	mov	r2, r9
 8005898:	4640      	mov	r0, r8
 800589a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800589e:	4798      	blx	r3
 80058a0:	462e      	mov	r6, r5
 80058a2:	6822      	ldr	r2, [r4, #0]
 80058a4:	f012 0210 	ands.w	r2, r2, #16
 80058a8:	d001      	beq.n	80058ae <_scanf_float+0x36a>
 80058aa:	2000      	movs	r0, #0
 80058ac:	e68e      	b.n	80055cc <_scanf_float+0x88>
 80058ae:	7032      	strb	r2, [r6, #0]
 80058b0:	6823      	ldr	r3, [r4, #0]
 80058b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80058b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058ba:	d125      	bne.n	8005908 <_scanf_float+0x3c4>
 80058bc:	9b02      	ldr	r3, [sp, #8]
 80058be:	429f      	cmp	r7, r3
 80058c0:	d00a      	beq.n	80058d8 <_scanf_float+0x394>
 80058c2:	1bda      	subs	r2, r3, r7
 80058c4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80058c8:	429e      	cmp	r6, r3
 80058ca:	bf28      	it	cs
 80058cc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80058d0:	4630      	mov	r0, r6
 80058d2:	491f      	ldr	r1, [pc, #124]	@ (8005950 <_scanf_float+0x40c>)
 80058d4:	f000 f938 	bl	8005b48 <siprintf>
 80058d8:	2200      	movs	r2, #0
 80058da:	4640      	mov	r0, r8
 80058dc:	9901      	ldr	r1, [sp, #4]
 80058de:	f002 fc1f 	bl	8008120 <_strtod_r>
 80058e2:	9b03      	ldr	r3, [sp, #12]
 80058e4:	6825      	ldr	r5, [r4, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f015 0f02 	tst.w	r5, #2
 80058ec:	4606      	mov	r6, r0
 80058ee:	460f      	mov	r7, r1
 80058f0:	f103 0204 	add.w	r2, r3, #4
 80058f4:	d015      	beq.n	8005922 <_scanf_float+0x3de>
 80058f6:	9903      	ldr	r1, [sp, #12]
 80058f8:	600a      	str	r2, [r1, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	e9c3 6700 	strd	r6, r7, [r3]
 8005900:	68e3      	ldr	r3, [r4, #12]
 8005902:	3301      	adds	r3, #1
 8005904:	60e3      	str	r3, [r4, #12]
 8005906:	e7d0      	b.n	80058aa <_scanf_float+0x366>
 8005908:	9b04      	ldr	r3, [sp, #16]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d0e4      	beq.n	80058d8 <_scanf_float+0x394>
 800590e:	9905      	ldr	r1, [sp, #20]
 8005910:	230a      	movs	r3, #10
 8005912:	4640      	mov	r0, r8
 8005914:	3101      	adds	r1, #1
 8005916:	f002 fc83 	bl	8008220 <_strtol_r>
 800591a:	9b04      	ldr	r3, [sp, #16]
 800591c:	9e05      	ldr	r6, [sp, #20]
 800591e:	1ac2      	subs	r2, r0, r3
 8005920:	e7d0      	b.n	80058c4 <_scanf_float+0x380>
 8005922:	076d      	lsls	r5, r5, #29
 8005924:	d4e7      	bmi.n	80058f6 <_scanf_float+0x3b2>
 8005926:	9d03      	ldr	r5, [sp, #12]
 8005928:	602a      	str	r2, [r5, #0]
 800592a:	681d      	ldr	r5, [r3, #0]
 800592c:	4602      	mov	r2, r0
 800592e:	460b      	mov	r3, r1
 8005930:	f7fb f86c 	bl	8000a0c <__aeabi_dcmpun>
 8005934:	b120      	cbz	r0, 8005940 <_scanf_float+0x3fc>
 8005936:	4807      	ldr	r0, [pc, #28]	@ (8005954 <_scanf_float+0x410>)
 8005938:	f000 f9fa 	bl	8005d30 <nanf>
 800593c:	6028      	str	r0, [r5, #0]
 800593e:	e7df      	b.n	8005900 <_scanf_float+0x3bc>
 8005940:	4630      	mov	r0, r6
 8005942:	4639      	mov	r1, r7
 8005944:	f7fb f8c0 	bl	8000ac8 <__aeabi_d2f>
 8005948:	e7f8      	b.n	800593c <_scanf_float+0x3f8>
 800594a:	2700      	movs	r7, #0
 800594c:	e633      	b.n	80055b6 <_scanf_float+0x72>
 800594e:	bf00      	nop
 8005950:	0800972a 	.word	0x0800972a
 8005954:	0800986b 	.word	0x0800986b

08005958 <std>:
 8005958:	2300      	movs	r3, #0
 800595a:	b510      	push	{r4, lr}
 800595c:	4604      	mov	r4, r0
 800595e:	e9c0 3300 	strd	r3, r3, [r0]
 8005962:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005966:	6083      	str	r3, [r0, #8]
 8005968:	8181      	strh	r1, [r0, #12]
 800596a:	6643      	str	r3, [r0, #100]	@ 0x64
 800596c:	81c2      	strh	r2, [r0, #14]
 800596e:	6183      	str	r3, [r0, #24]
 8005970:	4619      	mov	r1, r3
 8005972:	2208      	movs	r2, #8
 8005974:	305c      	adds	r0, #92	@ 0x5c
 8005976:	f000 f94c 	bl	8005c12 <memset>
 800597a:	4b0d      	ldr	r3, [pc, #52]	@ (80059b0 <std+0x58>)
 800597c:	6224      	str	r4, [r4, #32]
 800597e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005980:	4b0c      	ldr	r3, [pc, #48]	@ (80059b4 <std+0x5c>)
 8005982:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005984:	4b0c      	ldr	r3, [pc, #48]	@ (80059b8 <std+0x60>)
 8005986:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005988:	4b0c      	ldr	r3, [pc, #48]	@ (80059bc <std+0x64>)
 800598a:	6323      	str	r3, [r4, #48]	@ 0x30
 800598c:	4b0c      	ldr	r3, [pc, #48]	@ (80059c0 <std+0x68>)
 800598e:	429c      	cmp	r4, r3
 8005990:	d006      	beq.n	80059a0 <std+0x48>
 8005992:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005996:	4294      	cmp	r4, r2
 8005998:	d002      	beq.n	80059a0 <std+0x48>
 800599a:	33d0      	adds	r3, #208	@ 0xd0
 800599c:	429c      	cmp	r4, r3
 800599e:	d105      	bne.n	80059ac <std+0x54>
 80059a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80059a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059a8:	f000 b9b0 	b.w	8005d0c <__retarget_lock_init_recursive>
 80059ac:	bd10      	pop	{r4, pc}
 80059ae:	bf00      	nop
 80059b0:	08005b8d 	.word	0x08005b8d
 80059b4:	08005baf 	.word	0x08005baf
 80059b8:	08005be7 	.word	0x08005be7
 80059bc:	08005c0b 	.word	0x08005c0b
 80059c0:	200002e4 	.word	0x200002e4

080059c4 <stdio_exit_handler>:
 80059c4:	4a02      	ldr	r2, [pc, #8]	@ (80059d0 <stdio_exit_handler+0xc>)
 80059c6:	4903      	ldr	r1, [pc, #12]	@ (80059d4 <stdio_exit_handler+0x10>)
 80059c8:	4803      	ldr	r0, [pc, #12]	@ (80059d8 <stdio_exit_handler+0x14>)
 80059ca:	f000 b869 	b.w	8005aa0 <_fwalk_sglue>
 80059ce:	bf00      	nop
 80059d0:	20000014 	.word	0x20000014
 80059d4:	080085d5 	.word	0x080085d5
 80059d8:	20000024 	.word	0x20000024

080059dc <cleanup_stdio>:
 80059dc:	6841      	ldr	r1, [r0, #4]
 80059de:	4b0c      	ldr	r3, [pc, #48]	@ (8005a10 <cleanup_stdio+0x34>)
 80059e0:	b510      	push	{r4, lr}
 80059e2:	4299      	cmp	r1, r3
 80059e4:	4604      	mov	r4, r0
 80059e6:	d001      	beq.n	80059ec <cleanup_stdio+0x10>
 80059e8:	f002 fdf4 	bl	80085d4 <_fflush_r>
 80059ec:	68a1      	ldr	r1, [r4, #8]
 80059ee:	4b09      	ldr	r3, [pc, #36]	@ (8005a14 <cleanup_stdio+0x38>)
 80059f0:	4299      	cmp	r1, r3
 80059f2:	d002      	beq.n	80059fa <cleanup_stdio+0x1e>
 80059f4:	4620      	mov	r0, r4
 80059f6:	f002 fded 	bl	80085d4 <_fflush_r>
 80059fa:	68e1      	ldr	r1, [r4, #12]
 80059fc:	4b06      	ldr	r3, [pc, #24]	@ (8005a18 <cleanup_stdio+0x3c>)
 80059fe:	4299      	cmp	r1, r3
 8005a00:	d004      	beq.n	8005a0c <cleanup_stdio+0x30>
 8005a02:	4620      	mov	r0, r4
 8005a04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a08:	f002 bde4 	b.w	80085d4 <_fflush_r>
 8005a0c:	bd10      	pop	{r4, pc}
 8005a0e:	bf00      	nop
 8005a10:	200002e4 	.word	0x200002e4
 8005a14:	2000034c 	.word	0x2000034c
 8005a18:	200003b4 	.word	0x200003b4

08005a1c <global_stdio_init.part.0>:
 8005a1c:	b510      	push	{r4, lr}
 8005a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8005a4c <global_stdio_init.part.0+0x30>)
 8005a20:	4c0b      	ldr	r4, [pc, #44]	@ (8005a50 <global_stdio_init.part.0+0x34>)
 8005a22:	4a0c      	ldr	r2, [pc, #48]	@ (8005a54 <global_stdio_init.part.0+0x38>)
 8005a24:	4620      	mov	r0, r4
 8005a26:	601a      	str	r2, [r3, #0]
 8005a28:	2104      	movs	r1, #4
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f7ff ff94 	bl	8005958 <std>
 8005a30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a34:	2201      	movs	r2, #1
 8005a36:	2109      	movs	r1, #9
 8005a38:	f7ff ff8e 	bl	8005958 <std>
 8005a3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a40:	2202      	movs	r2, #2
 8005a42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a46:	2112      	movs	r1, #18
 8005a48:	f7ff bf86 	b.w	8005958 <std>
 8005a4c:	2000041c 	.word	0x2000041c
 8005a50:	200002e4 	.word	0x200002e4
 8005a54:	080059c5 	.word	0x080059c5

08005a58 <__sfp_lock_acquire>:
 8005a58:	4801      	ldr	r0, [pc, #4]	@ (8005a60 <__sfp_lock_acquire+0x8>)
 8005a5a:	f000 b958 	b.w	8005d0e <__retarget_lock_acquire_recursive>
 8005a5e:	bf00      	nop
 8005a60:	20000425 	.word	0x20000425

08005a64 <__sfp_lock_release>:
 8005a64:	4801      	ldr	r0, [pc, #4]	@ (8005a6c <__sfp_lock_release+0x8>)
 8005a66:	f000 b953 	b.w	8005d10 <__retarget_lock_release_recursive>
 8005a6a:	bf00      	nop
 8005a6c:	20000425 	.word	0x20000425

08005a70 <__sinit>:
 8005a70:	b510      	push	{r4, lr}
 8005a72:	4604      	mov	r4, r0
 8005a74:	f7ff fff0 	bl	8005a58 <__sfp_lock_acquire>
 8005a78:	6a23      	ldr	r3, [r4, #32]
 8005a7a:	b11b      	cbz	r3, 8005a84 <__sinit+0x14>
 8005a7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a80:	f7ff bff0 	b.w	8005a64 <__sfp_lock_release>
 8005a84:	4b04      	ldr	r3, [pc, #16]	@ (8005a98 <__sinit+0x28>)
 8005a86:	6223      	str	r3, [r4, #32]
 8005a88:	4b04      	ldr	r3, [pc, #16]	@ (8005a9c <__sinit+0x2c>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1f5      	bne.n	8005a7c <__sinit+0xc>
 8005a90:	f7ff ffc4 	bl	8005a1c <global_stdio_init.part.0>
 8005a94:	e7f2      	b.n	8005a7c <__sinit+0xc>
 8005a96:	bf00      	nop
 8005a98:	080059dd 	.word	0x080059dd
 8005a9c:	2000041c 	.word	0x2000041c

08005aa0 <_fwalk_sglue>:
 8005aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005aa4:	4607      	mov	r7, r0
 8005aa6:	4688      	mov	r8, r1
 8005aa8:	4614      	mov	r4, r2
 8005aaa:	2600      	movs	r6, #0
 8005aac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ab0:	f1b9 0901 	subs.w	r9, r9, #1
 8005ab4:	d505      	bpl.n	8005ac2 <_fwalk_sglue+0x22>
 8005ab6:	6824      	ldr	r4, [r4, #0]
 8005ab8:	2c00      	cmp	r4, #0
 8005aba:	d1f7      	bne.n	8005aac <_fwalk_sglue+0xc>
 8005abc:	4630      	mov	r0, r6
 8005abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ac2:	89ab      	ldrh	r3, [r5, #12]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d907      	bls.n	8005ad8 <_fwalk_sglue+0x38>
 8005ac8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005acc:	3301      	adds	r3, #1
 8005ace:	d003      	beq.n	8005ad8 <_fwalk_sglue+0x38>
 8005ad0:	4629      	mov	r1, r5
 8005ad2:	4638      	mov	r0, r7
 8005ad4:	47c0      	blx	r8
 8005ad6:	4306      	orrs	r6, r0
 8005ad8:	3568      	adds	r5, #104	@ 0x68
 8005ada:	e7e9      	b.n	8005ab0 <_fwalk_sglue+0x10>

08005adc <sniprintf>:
 8005adc:	b40c      	push	{r2, r3}
 8005ade:	b530      	push	{r4, r5, lr}
 8005ae0:	4b18      	ldr	r3, [pc, #96]	@ (8005b44 <sniprintf+0x68>)
 8005ae2:	1e0c      	subs	r4, r1, #0
 8005ae4:	681d      	ldr	r5, [r3, #0]
 8005ae6:	b09d      	sub	sp, #116	@ 0x74
 8005ae8:	da08      	bge.n	8005afc <sniprintf+0x20>
 8005aea:	238b      	movs	r3, #139	@ 0x8b
 8005aec:	f04f 30ff 	mov.w	r0, #4294967295
 8005af0:	602b      	str	r3, [r5, #0]
 8005af2:	b01d      	add	sp, #116	@ 0x74
 8005af4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005af8:	b002      	add	sp, #8
 8005afa:	4770      	bx	lr
 8005afc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005b00:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005b04:	f04f 0300 	mov.w	r3, #0
 8005b08:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005b0a:	bf0c      	ite	eq
 8005b0c:	4623      	moveq	r3, r4
 8005b0e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005b12:	9304      	str	r3, [sp, #16]
 8005b14:	9307      	str	r3, [sp, #28]
 8005b16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005b1a:	9002      	str	r0, [sp, #8]
 8005b1c:	9006      	str	r0, [sp, #24]
 8005b1e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005b22:	4628      	mov	r0, r5
 8005b24:	ab21      	add	r3, sp, #132	@ 0x84
 8005b26:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005b28:	a902      	add	r1, sp, #8
 8005b2a:	9301      	str	r3, [sp, #4]
 8005b2c:	f002 fbd6 	bl	80082dc <_svfiprintf_r>
 8005b30:	1c43      	adds	r3, r0, #1
 8005b32:	bfbc      	itt	lt
 8005b34:	238b      	movlt	r3, #139	@ 0x8b
 8005b36:	602b      	strlt	r3, [r5, #0]
 8005b38:	2c00      	cmp	r4, #0
 8005b3a:	d0da      	beq.n	8005af2 <sniprintf+0x16>
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	9b02      	ldr	r3, [sp, #8]
 8005b40:	701a      	strb	r2, [r3, #0]
 8005b42:	e7d6      	b.n	8005af2 <sniprintf+0x16>
 8005b44:	20000020 	.word	0x20000020

08005b48 <siprintf>:
 8005b48:	b40e      	push	{r1, r2, r3}
 8005b4a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005b4e:	b510      	push	{r4, lr}
 8005b50:	2400      	movs	r4, #0
 8005b52:	b09d      	sub	sp, #116	@ 0x74
 8005b54:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005b56:	9002      	str	r0, [sp, #8]
 8005b58:	9006      	str	r0, [sp, #24]
 8005b5a:	9107      	str	r1, [sp, #28]
 8005b5c:	9104      	str	r1, [sp, #16]
 8005b5e:	4809      	ldr	r0, [pc, #36]	@ (8005b84 <siprintf+0x3c>)
 8005b60:	4909      	ldr	r1, [pc, #36]	@ (8005b88 <siprintf+0x40>)
 8005b62:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b66:	9105      	str	r1, [sp, #20]
 8005b68:	6800      	ldr	r0, [r0, #0]
 8005b6a:	a902      	add	r1, sp, #8
 8005b6c:	9301      	str	r3, [sp, #4]
 8005b6e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005b70:	f002 fbb4 	bl	80082dc <_svfiprintf_r>
 8005b74:	9b02      	ldr	r3, [sp, #8]
 8005b76:	701c      	strb	r4, [r3, #0]
 8005b78:	b01d      	add	sp, #116	@ 0x74
 8005b7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b7e:	b003      	add	sp, #12
 8005b80:	4770      	bx	lr
 8005b82:	bf00      	nop
 8005b84:	20000020 	.word	0x20000020
 8005b88:	ffff0208 	.word	0xffff0208

08005b8c <__sread>:
 8005b8c:	b510      	push	{r4, lr}
 8005b8e:	460c      	mov	r4, r1
 8005b90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b94:	f000 f86c 	bl	8005c70 <_read_r>
 8005b98:	2800      	cmp	r0, #0
 8005b9a:	bfab      	itete	ge
 8005b9c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b9e:	89a3      	ldrhlt	r3, [r4, #12]
 8005ba0:	181b      	addge	r3, r3, r0
 8005ba2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005ba6:	bfac      	ite	ge
 8005ba8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005baa:	81a3      	strhlt	r3, [r4, #12]
 8005bac:	bd10      	pop	{r4, pc}

08005bae <__swrite>:
 8005bae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bb2:	461f      	mov	r7, r3
 8005bb4:	898b      	ldrh	r3, [r1, #12]
 8005bb6:	4605      	mov	r5, r0
 8005bb8:	05db      	lsls	r3, r3, #23
 8005bba:	460c      	mov	r4, r1
 8005bbc:	4616      	mov	r6, r2
 8005bbe:	d505      	bpl.n	8005bcc <__swrite+0x1e>
 8005bc0:	2302      	movs	r3, #2
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bc8:	f000 f840 	bl	8005c4c <_lseek_r>
 8005bcc:	89a3      	ldrh	r3, [r4, #12]
 8005bce:	4632      	mov	r2, r6
 8005bd0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005bd4:	81a3      	strh	r3, [r4, #12]
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	463b      	mov	r3, r7
 8005bda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005be2:	f000 b857 	b.w	8005c94 <_write_r>

08005be6 <__sseek>:
 8005be6:	b510      	push	{r4, lr}
 8005be8:	460c      	mov	r4, r1
 8005bea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bee:	f000 f82d 	bl	8005c4c <_lseek_r>
 8005bf2:	1c43      	adds	r3, r0, #1
 8005bf4:	89a3      	ldrh	r3, [r4, #12]
 8005bf6:	bf15      	itete	ne
 8005bf8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bfa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bfe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005c02:	81a3      	strheq	r3, [r4, #12]
 8005c04:	bf18      	it	ne
 8005c06:	81a3      	strhne	r3, [r4, #12]
 8005c08:	bd10      	pop	{r4, pc}

08005c0a <__sclose>:
 8005c0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c0e:	f000 b80d 	b.w	8005c2c <_close_r>

08005c12 <memset>:
 8005c12:	4603      	mov	r3, r0
 8005c14:	4402      	add	r2, r0
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d100      	bne.n	8005c1c <memset+0xa>
 8005c1a:	4770      	bx	lr
 8005c1c:	f803 1b01 	strb.w	r1, [r3], #1
 8005c20:	e7f9      	b.n	8005c16 <memset+0x4>
	...

08005c24 <_localeconv_r>:
 8005c24:	4800      	ldr	r0, [pc, #0]	@ (8005c28 <_localeconv_r+0x4>)
 8005c26:	4770      	bx	lr
 8005c28:	20000160 	.word	0x20000160

08005c2c <_close_r>:
 8005c2c:	b538      	push	{r3, r4, r5, lr}
 8005c2e:	2300      	movs	r3, #0
 8005c30:	4d05      	ldr	r5, [pc, #20]	@ (8005c48 <_close_r+0x1c>)
 8005c32:	4604      	mov	r4, r0
 8005c34:	4608      	mov	r0, r1
 8005c36:	602b      	str	r3, [r5, #0]
 8005c38:	f7fc f8e3 	bl	8001e02 <_close>
 8005c3c:	1c43      	adds	r3, r0, #1
 8005c3e:	d102      	bne.n	8005c46 <_close_r+0x1a>
 8005c40:	682b      	ldr	r3, [r5, #0]
 8005c42:	b103      	cbz	r3, 8005c46 <_close_r+0x1a>
 8005c44:	6023      	str	r3, [r4, #0]
 8005c46:	bd38      	pop	{r3, r4, r5, pc}
 8005c48:	20000420 	.word	0x20000420

08005c4c <_lseek_r>:
 8005c4c:	b538      	push	{r3, r4, r5, lr}
 8005c4e:	4604      	mov	r4, r0
 8005c50:	4608      	mov	r0, r1
 8005c52:	4611      	mov	r1, r2
 8005c54:	2200      	movs	r2, #0
 8005c56:	4d05      	ldr	r5, [pc, #20]	@ (8005c6c <_lseek_r+0x20>)
 8005c58:	602a      	str	r2, [r5, #0]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	f7fc f8f5 	bl	8001e4a <_lseek>
 8005c60:	1c43      	adds	r3, r0, #1
 8005c62:	d102      	bne.n	8005c6a <_lseek_r+0x1e>
 8005c64:	682b      	ldr	r3, [r5, #0]
 8005c66:	b103      	cbz	r3, 8005c6a <_lseek_r+0x1e>
 8005c68:	6023      	str	r3, [r4, #0]
 8005c6a:	bd38      	pop	{r3, r4, r5, pc}
 8005c6c:	20000420 	.word	0x20000420

08005c70 <_read_r>:
 8005c70:	b538      	push	{r3, r4, r5, lr}
 8005c72:	4604      	mov	r4, r0
 8005c74:	4608      	mov	r0, r1
 8005c76:	4611      	mov	r1, r2
 8005c78:	2200      	movs	r2, #0
 8005c7a:	4d05      	ldr	r5, [pc, #20]	@ (8005c90 <_read_r+0x20>)
 8005c7c:	602a      	str	r2, [r5, #0]
 8005c7e:	461a      	mov	r2, r3
 8005c80:	f7fc f886 	bl	8001d90 <_read>
 8005c84:	1c43      	adds	r3, r0, #1
 8005c86:	d102      	bne.n	8005c8e <_read_r+0x1e>
 8005c88:	682b      	ldr	r3, [r5, #0]
 8005c8a:	b103      	cbz	r3, 8005c8e <_read_r+0x1e>
 8005c8c:	6023      	str	r3, [r4, #0]
 8005c8e:	bd38      	pop	{r3, r4, r5, pc}
 8005c90:	20000420 	.word	0x20000420

08005c94 <_write_r>:
 8005c94:	b538      	push	{r3, r4, r5, lr}
 8005c96:	4604      	mov	r4, r0
 8005c98:	4608      	mov	r0, r1
 8005c9a:	4611      	mov	r1, r2
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	4d05      	ldr	r5, [pc, #20]	@ (8005cb4 <_write_r+0x20>)
 8005ca0:	602a      	str	r2, [r5, #0]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	f7fc f891 	bl	8001dca <_write>
 8005ca8:	1c43      	adds	r3, r0, #1
 8005caa:	d102      	bne.n	8005cb2 <_write_r+0x1e>
 8005cac:	682b      	ldr	r3, [r5, #0]
 8005cae:	b103      	cbz	r3, 8005cb2 <_write_r+0x1e>
 8005cb0:	6023      	str	r3, [r4, #0]
 8005cb2:	bd38      	pop	{r3, r4, r5, pc}
 8005cb4:	20000420 	.word	0x20000420

08005cb8 <__errno>:
 8005cb8:	4b01      	ldr	r3, [pc, #4]	@ (8005cc0 <__errno+0x8>)
 8005cba:	6818      	ldr	r0, [r3, #0]
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop
 8005cc0:	20000020 	.word	0x20000020

08005cc4 <__libc_init_array>:
 8005cc4:	b570      	push	{r4, r5, r6, lr}
 8005cc6:	2600      	movs	r6, #0
 8005cc8:	4d0c      	ldr	r5, [pc, #48]	@ (8005cfc <__libc_init_array+0x38>)
 8005cca:	4c0d      	ldr	r4, [pc, #52]	@ (8005d00 <__libc_init_array+0x3c>)
 8005ccc:	1b64      	subs	r4, r4, r5
 8005cce:	10a4      	asrs	r4, r4, #2
 8005cd0:	42a6      	cmp	r6, r4
 8005cd2:	d109      	bne.n	8005ce8 <__libc_init_array+0x24>
 8005cd4:	f003 fcc0 	bl	8009658 <_init>
 8005cd8:	2600      	movs	r6, #0
 8005cda:	4d0a      	ldr	r5, [pc, #40]	@ (8005d04 <__libc_init_array+0x40>)
 8005cdc:	4c0a      	ldr	r4, [pc, #40]	@ (8005d08 <__libc_init_array+0x44>)
 8005cde:	1b64      	subs	r4, r4, r5
 8005ce0:	10a4      	asrs	r4, r4, #2
 8005ce2:	42a6      	cmp	r6, r4
 8005ce4:	d105      	bne.n	8005cf2 <__libc_init_array+0x2e>
 8005ce6:	bd70      	pop	{r4, r5, r6, pc}
 8005ce8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cec:	4798      	blx	r3
 8005cee:	3601      	adds	r6, #1
 8005cf0:	e7ee      	b.n	8005cd0 <__libc_init_array+0xc>
 8005cf2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cf6:	4798      	blx	r3
 8005cf8:	3601      	adds	r6, #1
 8005cfa:	e7f2      	b.n	8005ce2 <__libc_init_array+0x1e>
 8005cfc:	08009b24 	.word	0x08009b24
 8005d00:	08009b24 	.word	0x08009b24
 8005d04:	08009b24 	.word	0x08009b24
 8005d08:	08009b28 	.word	0x08009b28

08005d0c <__retarget_lock_init_recursive>:
 8005d0c:	4770      	bx	lr

08005d0e <__retarget_lock_acquire_recursive>:
 8005d0e:	4770      	bx	lr

08005d10 <__retarget_lock_release_recursive>:
 8005d10:	4770      	bx	lr

08005d12 <memchr>:
 8005d12:	4603      	mov	r3, r0
 8005d14:	b510      	push	{r4, lr}
 8005d16:	b2c9      	uxtb	r1, r1
 8005d18:	4402      	add	r2, r0
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	d101      	bne.n	8005d24 <memchr+0x12>
 8005d20:	2000      	movs	r0, #0
 8005d22:	e003      	b.n	8005d2c <memchr+0x1a>
 8005d24:	7804      	ldrb	r4, [r0, #0]
 8005d26:	3301      	adds	r3, #1
 8005d28:	428c      	cmp	r4, r1
 8005d2a:	d1f6      	bne.n	8005d1a <memchr+0x8>
 8005d2c:	bd10      	pop	{r4, pc}
	...

08005d30 <nanf>:
 8005d30:	4800      	ldr	r0, [pc, #0]	@ (8005d34 <nanf+0x4>)
 8005d32:	4770      	bx	lr
 8005d34:	7fc00000 	.word	0x7fc00000

08005d38 <quorem>:
 8005d38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d3c:	6903      	ldr	r3, [r0, #16]
 8005d3e:	690c      	ldr	r4, [r1, #16]
 8005d40:	4607      	mov	r7, r0
 8005d42:	42a3      	cmp	r3, r4
 8005d44:	db7e      	blt.n	8005e44 <quorem+0x10c>
 8005d46:	3c01      	subs	r4, #1
 8005d48:	00a3      	lsls	r3, r4, #2
 8005d4a:	f100 0514 	add.w	r5, r0, #20
 8005d4e:	f101 0814 	add.w	r8, r1, #20
 8005d52:	9300      	str	r3, [sp, #0]
 8005d54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d58:	9301      	str	r3, [sp, #4]
 8005d5a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d62:	3301      	adds	r3, #1
 8005d64:	429a      	cmp	r2, r3
 8005d66:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d6a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d6e:	d32e      	bcc.n	8005dce <quorem+0x96>
 8005d70:	f04f 0a00 	mov.w	sl, #0
 8005d74:	46c4      	mov	ip, r8
 8005d76:	46ae      	mov	lr, r5
 8005d78:	46d3      	mov	fp, sl
 8005d7a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d7e:	b298      	uxth	r0, r3
 8005d80:	fb06 a000 	mla	r0, r6, r0, sl
 8005d84:	0c1b      	lsrs	r3, r3, #16
 8005d86:	0c02      	lsrs	r2, r0, #16
 8005d88:	fb06 2303 	mla	r3, r6, r3, r2
 8005d8c:	f8de 2000 	ldr.w	r2, [lr]
 8005d90:	b280      	uxth	r0, r0
 8005d92:	b292      	uxth	r2, r2
 8005d94:	1a12      	subs	r2, r2, r0
 8005d96:	445a      	add	r2, fp
 8005d98:	f8de 0000 	ldr.w	r0, [lr]
 8005d9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005da6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005daa:	b292      	uxth	r2, r2
 8005dac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005db0:	45e1      	cmp	r9, ip
 8005db2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005db6:	f84e 2b04 	str.w	r2, [lr], #4
 8005dba:	d2de      	bcs.n	8005d7a <quorem+0x42>
 8005dbc:	9b00      	ldr	r3, [sp, #0]
 8005dbe:	58eb      	ldr	r3, [r5, r3]
 8005dc0:	b92b      	cbnz	r3, 8005dce <quorem+0x96>
 8005dc2:	9b01      	ldr	r3, [sp, #4]
 8005dc4:	3b04      	subs	r3, #4
 8005dc6:	429d      	cmp	r5, r3
 8005dc8:	461a      	mov	r2, r3
 8005dca:	d32f      	bcc.n	8005e2c <quorem+0xf4>
 8005dcc:	613c      	str	r4, [r7, #16]
 8005dce:	4638      	mov	r0, r7
 8005dd0:	f001 f9c8 	bl	8007164 <__mcmp>
 8005dd4:	2800      	cmp	r0, #0
 8005dd6:	db25      	blt.n	8005e24 <quorem+0xec>
 8005dd8:	4629      	mov	r1, r5
 8005dda:	2000      	movs	r0, #0
 8005ddc:	f858 2b04 	ldr.w	r2, [r8], #4
 8005de0:	f8d1 c000 	ldr.w	ip, [r1]
 8005de4:	fa1f fe82 	uxth.w	lr, r2
 8005de8:	fa1f f38c 	uxth.w	r3, ip
 8005dec:	eba3 030e 	sub.w	r3, r3, lr
 8005df0:	4403      	add	r3, r0
 8005df2:	0c12      	lsrs	r2, r2, #16
 8005df4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005df8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e02:	45c1      	cmp	r9, r8
 8005e04:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005e08:	f841 3b04 	str.w	r3, [r1], #4
 8005e0c:	d2e6      	bcs.n	8005ddc <quorem+0xa4>
 8005e0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e16:	b922      	cbnz	r2, 8005e22 <quorem+0xea>
 8005e18:	3b04      	subs	r3, #4
 8005e1a:	429d      	cmp	r5, r3
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	d30b      	bcc.n	8005e38 <quorem+0x100>
 8005e20:	613c      	str	r4, [r7, #16]
 8005e22:	3601      	adds	r6, #1
 8005e24:	4630      	mov	r0, r6
 8005e26:	b003      	add	sp, #12
 8005e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e2c:	6812      	ldr	r2, [r2, #0]
 8005e2e:	3b04      	subs	r3, #4
 8005e30:	2a00      	cmp	r2, #0
 8005e32:	d1cb      	bne.n	8005dcc <quorem+0x94>
 8005e34:	3c01      	subs	r4, #1
 8005e36:	e7c6      	b.n	8005dc6 <quorem+0x8e>
 8005e38:	6812      	ldr	r2, [r2, #0]
 8005e3a:	3b04      	subs	r3, #4
 8005e3c:	2a00      	cmp	r2, #0
 8005e3e:	d1ef      	bne.n	8005e20 <quorem+0xe8>
 8005e40:	3c01      	subs	r4, #1
 8005e42:	e7ea      	b.n	8005e1a <quorem+0xe2>
 8005e44:	2000      	movs	r0, #0
 8005e46:	e7ee      	b.n	8005e26 <quorem+0xee>

08005e48 <_dtoa_r>:
 8005e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e4c:	4614      	mov	r4, r2
 8005e4e:	461d      	mov	r5, r3
 8005e50:	69c7      	ldr	r7, [r0, #28]
 8005e52:	b097      	sub	sp, #92	@ 0x5c
 8005e54:	4681      	mov	r9, r0
 8005e56:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005e5a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005e5c:	b97f      	cbnz	r7, 8005e7e <_dtoa_r+0x36>
 8005e5e:	2010      	movs	r0, #16
 8005e60:	f000 fe0e 	bl	8006a80 <malloc>
 8005e64:	4602      	mov	r2, r0
 8005e66:	f8c9 001c 	str.w	r0, [r9, #28]
 8005e6a:	b920      	cbnz	r0, 8005e76 <_dtoa_r+0x2e>
 8005e6c:	21ef      	movs	r1, #239	@ 0xef
 8005e6e:	4bac      	ldr	r3, [pc, #688]	@ (8006120 <_dtoa_r+0x2d8>)
 8005e70:	48ac      	ldr	r0, [pc, #688]	@ (8006124 <_dtoa_r+0x2dc>)
 8005e72:	f002 fc27 	bl	80086c4 <__assert_func>
 8005e76:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005e7a:	6007      	str	r7, [r0, #0]
 8005e7c:	60c7      	str	r7, [r0, #12]
 8005e7e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e82:	6819      	ldr	r1, [r3, #0]
 8005e84:	b159      	cbz	r1, 8005e9e <_dtoa_r+0x56>
 8005e86:	685a      	ldr	r2, [r3, #4]
 8005e88:	2301      	movs	r3, #1
 8005e8a:	4093      	lsls	r3, r2
 8005e8c:	604a      	str	r2, [r1, #4]
 8005e8e:	608b      	str	r3, [r1, #8]
 8005e90:	4648      	mov	r0, r9
 8005e92:	f000 feeb 	bl	8006c6c <_Bfree>
 8005e96:	2200      	movs	r2, #0
 8005e98:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e9c:	601a      	str	r2, [r3, #0]
 8005e9e:	1e2b      	subs	r3, r5, #0
 8005ea0:	bfaf      	iteee	ge
 8005ea2:	2300      	movge	r3, #0
 8005ea4:	2201      	movlt	r2, #1
 8005ea6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005eaa:	9307      	strlt	r3, [sp, #28]
 8005eac:	bfa8      	it	ge
 8005eae:	6033      	strge	r3, [r6, #0]
 8005eb0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005eb4:	4b9c      	ldr	r3, [pc, #624]	@ (8006128 <_dtoa_r+0x2e0>)
 8005eb6:	bfb8      	it	lt
 8005eb8:	6032      	strlt	r2, [r6, #0]
 8005eba:	ea33 0308 	bics.w	r3, r3, r8
 8005ebe:	d112      	bne.n	8005ee6 <_dtoa_r+0x9e>
 8005ec0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005ec4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005ec6:	6013      	str	r3, [r2, #0]
 8005ec8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005ecc:	4323      	orrs	r3, r4
 8005ece:	f000 855e 	beq.w	800698e <_dtoa_r+0xb46>
 8005ed2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ed4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800612c <_dtoa_r+0x2e4>
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f000 8560 	beq.w	800699e <_dtoa_r+0xb56>
 8005ede:	f10a 0303 	add.w	r3, sl, #3
 8005ee2:	f000 bd5a 	b.w	800699a <_dtoa_r+0xb52>
 8005ee6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005eea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005eee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	f7fa fd57 	bl	80009a8 <__aeabi_dcmpeq>
 8005efa:	4607      	mov	r7, r0
 8005efc:	b158      	cbz	r0, 8005f16 <_dtoa_r+0xce>
 8005efe:	2301      	movs	r3, #1
 8005f00:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005f02:	6013      	str	r3, [r2, #0]
 8005f04:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f06:	b113      	cbz	r3, 8005f0e <_dtoa_r+0xc6>
 8005f08:	4b89      	ldr	r3, [pc, #548]	@ (8006130 <_dtoa_r+0x2e8>)
 8005f0a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005f0c:	6013      	str	r3, [r2, #0]
 8005f0e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006134 <_dtoa_r+0x2ec>
 8005f12:	f000 bd44 	b.w	800699e <_dtoa_r+0xb56>
 8005f16:	ab14      	add	r3, sp, #80	@ 0x50
 8005f18:	9301      	str	r3, [sp, #4]
 8005f1a:	ab15      	add	r3, sp, #84	@ 0x54
 8005f1c:	9300      	str	r3, [sp, #0]
 8005f1e:	4648      	mov	r0, r9
 8005f20:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005f24:	f001 fa36 	bl	8007394 <__d2b>
 8005f28:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005f2c:	9003      	str	r0, [sp, #12]
 8005f2e:	2e00      	cmp	r6, #0
 8005f30:	d078      	beq.n	8006024 <_dtoa_r+0x1dc>
 8005f32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f38:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005f3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f40:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005f44:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005f48:	9712      	str	r7, [sp, #72]	@ 0x48
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	4b7a      	ldr	r3, [pc, #488]	@ (8006138 <_dtoa_r+0x2f0>)
 8005f50:	f7fa f90a 	bl	8000168 <__aeabi_dsub>
 8005f54:	a36c      	add	r3, pc, #432	@ (adr r3, 8006108 <_dtoa_r+0x2c0>)
 8005f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f5a:	f7fa fabd 	bl	80004d8 <__aeabi_dmul>
 8005f5e:	a36c      	add	r3, pc, #432	@ (adr r3, 8006110 <_dtoa_r+0x2c8>)
 8005f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f64:	f7fa f902 	bl	800016c <__adddf3>
 8005f68:	4604      	mov	r4, r0
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	460d      	mov	r5, r1
 8005f6e:	f7fa fa49 	bl	8000404 <__aeabi_i2d>
 8005f72:	a369      	add	r3, pc, #420	@ (adr r3, 8006118 <_dtoa_r+0x2d0>)
 8005f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f78:	f7fa faae 	bl	80004d8 <__aeabi_dmul>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	460b      	mov	r3, r1
 8005f80:	4620      	mov	r0, r4
 8005f82:	4629      	mov	r1, r5
 8005f84:	f7fa f8f2 	bl	800016c <__adddf3>
 8005f88:	4604      	mov	r4, r0
 8005f8a:	460d      	mov	r5, r1
 8005f8c:	f7fa fd54 	bl	8000a38 <__aeabi_d2iz>
 8005f90:	2200      	movs	r2, #0
 8005f92:	4607      	mov	r7, r0
 8005f94:	2300      	movs	r3, #0
 8005f96:	4620      	mov	r0, r4
 8005f98:	4629      	mov	r1, r5
 8005f9a:	f7fa fd0f 	bl	80009bc <__aeabi_dcmplt>
 8005f9e:	b140      	cbz	r0, 8005fb2 <_dtoa_r+0x16a>
 8005fa0:	4638      	mov	r0, r7
 8005fa2:	f7fa fa2f 	bl	8000404 <__aeabi_i2d>
 8005fa6:	4622      	mov	r2, r4
 8005fa8:	462b      	mov	r3, r5
 8005faa:	f7fa fcfd 	bl	80009a8 <__aeabi_dcmpeq>
 8005fae:	b900      	cbnz	r0, 8005fb2 <_dtoa_r+0x16a>
 8005fb0:	3f01      	subs	r7, #1
 8005fb2:	2f16      	cmp	r7, #22
 8005fb4:	d854      	bhi.n	8006060 <_dtoa_r+0x218>
 8005fb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005fba:	4b60      	ldr	r3, [pc, #384]	@ (800613c <_dtoa_r+0x2f4>)
 8005fbc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc4:	f7fa fcfa 	bl	80009bc <__aeabi_dcmplt>
 8005fc8:	2800      	cmp	r0, #0
 8005fca:	d04b      	beq.n	8006064 <_dtoa_r+0x21c>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	3f01      	subs	r7, #1
 8005fd0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005fd2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fd4:	1b9b      	subs	r3, r3, r6
 8005fd6:	1e5a      	subs	r2, r3, #1
 8005fd8:	bf49      	itett	mi
 8005fda:	f1c3 0301 	rsbmi	r3, r3, #1
 8005fde:	2300      	movpl	r3, #0
 8005fe0:	9304      	strmi	r3, [sp, #16]
 8005fe2:	2300      	movmi	r3, #0
 8005fe4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fe6:	bf54      	ite	pl
 8005fe8:	9304      	strpl	r3, [sp, #16]
 8005fea:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005fec:	2f00      	cmp	r7, #0
 8005fee:	db3b      	blt.n	8006068 <_dtoa_r+0x220>
 8005ff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ff2:	970e      	str	r7, [sp, #56]	@ 0x38
 8005ff4:	443b      	add	r3, r7
 8005ff6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ffc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ffe:	2b09      	cmp	r3, #9
 8006000:	d865      	bhi.n	80060ce <_dtoa_r+0x286>
 8006002:	2b05      	cmp	r3, #5
 8006004:	bfc4      	itt	gt
 8006006:	3b04      	subgt	r3, #4
 8006008:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800600a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800600c:	bfc8      	it	gt
 800600e:	2400      	movgt	r4, #0
 8006010:	f1a3 0302 	sub.w	r3, r3, #2
 8006014:	bfd8      	it	le
 8006016:	2401      	movle	r4, #1
 8006018:	2b03      	cmp	r3, #3
 800601a:	d864      	bhi.n	80060e6 <_dtoa_r+0x29e>
 800601c:	e8df f003 	tbb	[pc, r3]
 8006020:	2c385553 	.word	0x2c385553
 8006024:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006028:	441e      	add	r6, r3
 800602a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800602e:	2b20      	cmp	r3, #32
 8006030:	bfc1      	itttt	gt
 8006032:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006036:	fa08 f803 	lslgt.w	r8, r8, r3
 800603a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800603e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006042:	bfd6      	itet	le
 8006044:	f1c3 0320 	rsble	r3, r3, #32
 8006048:	ea48 0003 	orrgt.w	r0, r8, r3
 800604c:	fa04 f003 	lslle.w	r0, r4, r3
 8006050:	f7fa f9c8 	bl	80003e4 <__aeabi_ui2d>
 8006054:	2201      	movs	r2, #1
 8006056:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800605a:	3e01      	subs	r6, #1
 800605c:	9212      	str	r2, [sp, #72]	@ 0x48
 800605e:	e774      	b.n	8005f4a <_dtoa_r+0x102>
 8006060:	2301      	movs	r3, #1
 8006062:	e7b5      	b.n	8005fd0 <_dtoa_r+0x188>
 8006064:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006066:	e7b4      	b.n	8005fd2 <_dtoa_r+0x18a>
 8006068:	9b04      	ldr	r3, [sp, #16]
 800606a:	1bdb      	subs	r3, r3, r7
 800606c:	9304      	str	r3, [sp, #16]
 800606e:	427b      	negs	r3, r7
 8006070:	930a      	str	r3, [sp, #40]	@ 0x28
 8006072:	2300      	movs	r3, #0
 8006074:	930e      	str	r3, [sp, #56]	@ 0x38
 8006076:	e7c1      	b.n	8005ffc <_dtoa_r+0x1b4>
 8006078:	2301      	movs	r3, #1
 800607a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800607c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800607e:	eb07 0b03 	add.w	fp, r7, r3
 8006082:	f10b 0301 	add.w	r3, fp, #1
 8006086:	2b01      	cmp	r3, #1
 8006088:	9308      	str	r3, [sp, #32]
 800608a:	bfb8      	it	lt
 800608c:	2301      	movlt	r3, #1
 800608e:	e006      	b.n	800609e <_dtoa_r+0x256>
 8006090:	2301      	movs	r3, #1
 8006092:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006094:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006096:	2b00      	cmp	r3, #0
 8006098:	dd28      	ble.n	80060ec <_dtoa_r+0x2a4>
 800609a:	469b      	mov	fp, r3
 800609c:	9308      	str	r3, [sp, #32]
 800609e:	2100      	movs	r1, #0
 80060a0:	2204      	movs	r2, #4
 80060a2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80060a6:	f102 0514 	add.w	r5, r2, #20
 80060aa:	429d      	cmp	r5, r3
 80060ac:	d926      	bls.n	80060fc <_dtoa_r+0x2b4>
 80060ae:	6041      	str	r1, [r0, #4]
 80060b0:	4648      	mov	r0, r9
 80060b2:	f000 fd9b 	bl	8006bec <_Balloc>
 80060b6:	4682      	mov	sl, r0
 80060b8:	2800      	cmp	r0, #0
 80060ba:	d143      	bne.n	8006144 <_dtoa_r+0x2fc>
 80060bc:	4602      	mov	r2, r0
 80060be:	f240 11af 	movw	r1, #431	@ 0x1af
 80060c2:	4b1f      	ldr	r3, [pc, #124]	@ (8006140 <_dtoa_r+0x2f8>)
 80060c4:	e6d4      	b.n	8005e70 <_dtoa_r+0x28>
 80060c6:	2300      	movs	r3, #0
 80060c8:	e7e3      	b.n	8006092 <_dtoa_r+0x24a>
 80060ca:	2300      	movs	r3, #0
 80060cc:	e7d5      	b.n	800607a <_dtoa_r+0x232>
 80060ce:	2401      	movs	r4, #1
 80060d0:	2300      	movs	r3, #0
 80060d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80060d4:	9320      	str	r3, [sp, #128]	@ 0x80
 80060d6:	f04f 3bff 	mov.w	fp, #4294967295
 80060da:	2200      	movs	r2, #0
 80060dc:	2312      	movs	r3, #18
 80060de:	f8cd b020 	str.w	fp, [sp, #32]
 80060e2:	9221      	str	r2, [sp, #132]	@ 0x84
 80060e4:	e7db      	b.n	800609e <_dtoa_r+0x256>
 80060e6:	2301      	movs	r3, #1
 80060e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060ea:	e7f4      	b.n	80060d6 <_dtoa_r+0x28e>
 80060ec:	f04f 0b01 	mov.w	fp, #1
 80060f0:	465b      	mov	r3, fp
 80060f2:	f8cd b020 	str.w	fp, [sp, #32]
 80060f6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80060fa:	e7d0      	b.n	800609e <_dtoa_r+0x256>
 80060fc:	3101      	adds	r1, #1
 80060fe:	0052      	lsls	r2, r2, #1
 8006100:	e7d1      	b.n	80060a6 <_dtoa_r+0x25e>
 8006102:	bf00      	nop
 8006104:	f3af 8000 	nop.w
 8006108:	636f4361 	.word	0x636f4361
 800610c:	3fd287a7 	.word	0x3fd287a7
 8006110:	8b60c8b3 	.word	0x8b60c8b3
 8006114:	3fc68a28 	.word	0x3fc68a28
 8006118:	509f79fb 	.word	0x509f79fb
 800611c:	3fd34413 	.word	0x3fd34413
 8006120:	0800973c 	.word	0x0800973c
 8006124:	08009753 	.word	0x08009753
 8006128:	7ff00000 	.word	0x7ff00000
 800612c:	08009738 	.word	0x08009738
 8006130:	08009707 	.word	0x08009707
 8006134:	08009706 	.word	0x08009706
 8006138:	3ff80000 	.word	0x3ff80000
 800613c:	08009900 	.word	0x08009900
 8006140:	080097ab 	.word	0x080097ab
 8006144:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006148:	6018      	str	r0, [r3, #0]
 800614a:	9b08      	ldr	r3, [sp, #32]
 800614c:	2b0e      	cmp	r3, #14
 800614e:	f200 80a1 	bhi.w	8006294 <_dtoa_r+0x44c>
 8006152:	2c00      	cmp	r4, #0
 8006154:	f000 809e 	beq.w	8006294 <_dtoa_r+0x44c>
 8006158:	2f00      	cmp	r7, #0
 800615a:	dd33      	ble.n	80061c4 <_dtoa_r+0x37c>
 800615c:	4b9c      	ldr	r3, [pc, #624]	@ (80063d0 <_dtoa_r+0x588>)
 800615e:	f007 020f 	and.w	r2, r7, #15
 8006162:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006166:	05f8      	lsls	r0, r7, #23
 8006168:	e9d3 3400 	ldrd	r3, r4, [r3]
 800616c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006170:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006174:	d516      	bpl.n	80061a4 <_dtoa_r+0x35c>
 8006176:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800617a:	4b96      	ldr	r3, [pc, #600]	@ (80063d4 <_dtoa_r+0x58c>)
 800617c:	2603      	movs	r6, #3
 800617e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006182:	f7fa fad3 	bl	800072c <__aeabi_ddiv>
 8006186:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800618a:	f004 040f 	and.w	r4, r4, #15
 800618e:	4d91      	ldr	r5, [pc, #580]	@ (80063d4 <_dtoa_r+0x58c>)
 8006190:	b954      	cbnz	r4, 80061a8 <_dtoa_r+0x360>
 8006192:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006196:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800619a:	f7fa fac7 	bl	800072c <__aeabi_ddiv>
 800619e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061a2:	e028      	b.n	80061f6 <_dtoa_r+0x3ae>
 80061a4:	2602      	movs	r6, #2
 80061a6:	e7f2      	b.n	800618e <_dtoa_r+0x346>
 80061a8:	07e1      	lsls	r1, r4, #31
 80061aa:	d508      	bpl.n	80061be <_dtoa_r+0x376>
 80061ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80061b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80061b4:	f7fa f990 	bl	80004d8 <__aeabi_dmul>
 80061b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80061bc:	3601      	adds	r6, #1
 80061be:	1064      	asrs	r4, r4, #1
 80061c0:	3508      	adds	r5, #8
 80061c2:	e7e5      	b.n	8006190 <_dtoa_r+0x348>
 80061c4:	f000 80af 	beq.w	8006326 <_dtoa_r+0x4de>
 80061c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061cc:	427c      	negs	r4, r7
 80061ce:	4b80      	ldr	r3, [pc, #512]	@ (80063d0 <_dtoa_r+0x588>)
 80061d0:	f004 020f 	and.w	r2, r4, #15
 80061d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061dc:	f7fa f97c 	bl	80004d8 <__aeabi_dmul>
 80061e0:	2602      	movs	r6, #2
 80061e2:	2300      	movs	r3, #0
 80061e4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061e8:	4d7a      	ldr	r5, [pc, #488]	@ (80063d4 <_dtoa_r+0x58c>)
 80061ea:	1124      	asrs	r4, r4, #4
 80061ec:	2c00      	cmp	r4, #0
 80061ee:	f040 808f 	bne.w	8006310 <_dtoa_r+0x4c8>
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1d3      	bne.n	800619e <_dtoa_r+0x356>
 80061f6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80061fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f000 8094 	beq.w	800632a <_dtoa_r+0x4e2>
 8006202:	2200      	movs	r2, #0
 8006204:	4620      	mov	r0, r4
 8006206:	4629      	mov	r1, r5
 8006208:	4b73      	ldr	r3, [pc, #460]	@ (80063d8 <_dtoa_r+0x590>)
 800620a:	f7fa fbd7 	bl	80009bc <__aeabi_dcmplt>
 800620e:	2800      	cmp	r0, #0
 8006210:	f000 808b 	beq.w	800632a <_dtoa_r+0x4e2>
 8006214:	9b08      	ldr	r3, [sp, #32]
 8006216:	2b00      	cmp	r3, #0
 8006218:	f000 8087 	beq.w	800632a <_dtoa_r+0x4e2>
 800621c:	f1bb 0f00 	cmp.w	fp, #0
 8006220:	dd34      	ble.n	800628c <_dtoa_r+0x444>
 8006222:	4620      	mov	r0, r4
 8006224:	2200      	movs	r2, #0
 8006226:	4629      	mov	r1, r5
 8006228:	4b6c      	ldr	r3, [pc, #432]	@ (80063dc <_dtoa_r+0x594>)
 800622a:	f7fa f955 	bl	80004d8 <__aeabi_dmul>
 800622e:	465c      	mov	r4, fp
 8006230:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006234:	f107 38ff 	add.w	r8, r7, #4294967295
 8006238:	3601      	adds	r6, #1
 800623a:	4630      	mov	r0, r6
 800623c:	f7fa f8e2 	bl	8000404 <__aeabi_i2d>
 8006240:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006244:	f7fa f948 	bl	80004d8 <__aeabi_dmul>
 8006248:	2200      	movs	r2, #0
 800624a:	4b65      	ldr	r3, [pc, #404]	@ (80063e0 <_dtoa_r+0x598>)
 800624c:	f7f9 ff8e 	bl	800016c <__adddf3>
 8006250:	4605      	mov	r5, r0
 8006252:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006256:	2c00      	cmp	r4, #0
 8006258:	d16a      	bne.n	8006330 <_dtoa_r+0x4e8>
 800625a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800625e:	2200      	movs	r2, #0
 8006260:	4b60      	ldr	r3, [pc, #384]	@ (80063e4 <_dtoa_r+0x59c>)
 8006262:	f7f9 ff81 	bl	8000168 <__aeabi_dsub>
 8006266:	4602      	mov	r2, r0
 8006268:	460b      	mov	r3, r1
 800626a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800626e:	462a      	mov	r2, r5
 8006270:	4633      	mov	r3, r6
 8006272:	f7fa fbc1 	bl	80009f8 <__aeabi_dcmpgt>
 8006276:	2800      	cmp	r0, #0
 8006278:	f040 8298 	bne.w	80067ac <_dtoa_r+0x964>
 800627c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006280:	462a      	mov	r2, r5
 8006282:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006286:	f7fa fb99 	bl	80009bc <__aeabi_dcmplt>
 800628a:	bb38      	cbnz	r0, 80062dc <_dtoa_r+0x494>
 800628c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006290:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006294:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006296:	2b00      	cmp	r3, #0
 8006298:	f2c0 8157 	blt.w	800654a <_dtoa_r+0x702>
 800629c:	2f0e      	cmp	r7, #14
 800629e:	f300 8154 	bgt.w	800654a <_dtoa_r+0x702>
 80062a2:	4b4b      	ldr	r3, [pc, #300]	@ (80063d0 <_dtoa_r+0x588>)
 80062a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80062a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80062ac:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80062b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	f280 80e5 	bge.w	8006482 <_dtoa_r+0x63a>
 80062b8:	9b08      	ldr	r3, [sp, #32]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f300 80e1 	bgt.w	8006482 <_dtoa_r+0x63a>
 80062c0:	d10c      	bne.n	80062dc <_dtoa_r+0x494>
 80062c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062c6:	2200      	movs	r2, #0
 80062c8:	4b46      	ldr	r3, [pc, #280]	@ (80063e4 <_dtoa_r+0x59c>)
 80062ca:	f7fa f905 	bl	80004d8 <__aeabi_dmul>
 80062ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062d2:	f7fa fb87 	bl	80009e4 <__aeabi_dcmpge>
 80062d6:	2800      	cmp	r0, #0
 80062d8:	f000 8266 	beq.w	80067a8 <_dtoa_r+0x960>
 80062dc:	2400      	movs	r4, #0
 80062de:	4625      	mov	r5, r4
 80062e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062e2:	4656      	mov	r6, sl
 80062e4:	ea6f 0803 	mvn.w	r8, r3
 80062e8:	2700      	movs	r7, #0
 80062ea:	4621      	mov	r1, r4
 80062ec:	4648      	mov	r0, r9
 80062ee:	f000 fcbd 	bl	8006c6c <_Bfree>
 80062f2:	2d00      	cmp	r5, #0
 80062f4:	f000 80bd 	beq.w	8006472 <_dtoa_r+0x62a>
 80062f8:	b12f      	cbz	r7, 8006306 <_dtoa_r+0x4be>
 80062fa:	42af      	cmp	r7, r5
 80062fc:	d003      	beq.n	8006306 <_dtoa_r+0x4be>
 80062fe:	4639      	mov	r1, r7
 8006300:	4648      	mov	r0, r9
 8006302:	f000 fcb3 	bl	8006c6c <_Bfree>
 8006306:	4629      	mov	r1, r5
 8006308:	4648      	mov	r0, r9
 800630a:	f000 fcaf 	bl	8006c6c <_Bfree>
 800630e:	e0b0      	b.n	8006472 <_dtoa_r+0x62a>
 8006310:	07e2      	lsls	r2, r4, #31
 8006312:	d505      	bpl.n	8006320 <_dtoa_r+0x4d8>
 8006314:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006318:	f7fa f8de 	bl	80004d8 <__aeabi_dmul>
 800631c:	2301      	movs	r3, #1
 800631e:	3601      	adds	r6, #1
 8006320:	1064      	asrs	r4, r4, #1
 8006322:	3508      	adds	r5, #8
 8006324:	e762      	b.n	80061ec <_dtoa_r+0x3a4>
 8006326:	2602      	movs	r6, #2
 8006328:	e765      	b.n	80061f6 <_dtoa_r+0x3ae>
 800632a:	46b8      	mov	r8, r7
 800632c:	9c08      	ldr	r4, [sp, #32]
 800632e:	e784      	b.n	800623a <_dtoa_r+0x3f2>
 8006330:	4b27      	ldr	r3, [pc, #156]	@ (80063d0 <_dtoa_r+0x588>)
 8006332:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006334:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006338:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800633c:	4454      	add	r4, sl
 800633e:	2900      	cmp	r1, #0
 8006340:	d054      	beq.n	80063ec <_dtoa_r+0x5a4>
 8006342:	2000      	movs	r0, #0
 8006344:	4928      	ldr	r1, [pc, #160]	@ (80063e8 <_dtoa_r+0x5a0>)
 8006346:	f7fa f9f1 	bl	800072c <__aeabi_ddiv>
 800634a:	4633      	mov	r3, r6
 800634c:	462a      	mov	r2, r5
 800634e:	f7f9 ff0b 	bl	8000168 <__aeabi_dsub>
 8006352:	4656      	mov	r6, sl
 8006354:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006358:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800635c:	f7fa fb6c 	bl	8000a38 <__aeabi_d2iz>
 8006360:	4605      	mov	r5, r0
 8006362:	f7fa f84f 	bl	8000404 <__aeabi_i2d>
 8006366:	4602      	mov	r2, r0
 8006368:	460b      	mov	r3, r1
 800636a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800636e:	f7f9 fefb 	bl	8000168 <__aeabi_dsub>
 8006372:	4602      	mov	r2, r0
 8006374:	460b      	mov	r3, r1
 8006376:	3530      	adds	r5, #48	@ 0x30
 8006378:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800637c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006380:	f806 5b01 	strb.w	r5, [r6], #1
 8006384:	f7fa fb1a 	bl	80009bc <__aeabi_dcmplt>
 8006388:	2800      	cmp	r0, #0
 800638a:	d172      	bne.n	8006472 <_dtoa_r+0x62a>
 800638c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006390:	2000      	movs	r0, #0
 8006392:	4911      	ldr	r1, [pc, #68]	@ (80063d8 <_dtoa_r+0x590>)
 8006394:	f7f9 fee8 	bl	8000168 <__aeabi_dsub>
 8006398:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800639c:	f7fa fb0e 	bl	80009bc <__aeabi_dcmplt>
 80063a0:	2800      	cmp	r0, #0
 80063a2:	f040 80b4 	bne.w	800650e <_dtoa_r+0x6c6>
 80063a6:	42a6      	cmp	r6, r4
 80063a8:	f43f af70 	beq.w	800628c <_dtoa_r+0x444>
 80063ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80063b0:	2200      	movs	r2, #0
 80063b2:	4b0a      	ldr	r3, [pc, #40]	@ (80063dc <_dtoa_r+0x594>)
 80063b4:	f7fa f890 	bl	80004d8 <__aeabi_dmul>
 80063b8:	2200      	movs	r2, #0
 80063ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063c2:	4b06      	ldr	r3, [pc, #24]	@ (80063dc <_dtoa_r+0x594>)
 80063c4:	f7fa f888 	bl	80004d8 <__aeabi_dmul>
 80063c8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80063cc:	e7c4      	b.n	8006358 <_dtoa_r+0x510>
 80063ce:	bf00      	nop
 80063d0:	08009900 	.word	0x08009900
 80063d4:	080098d8 	.word	0x080098d8
 80063d8:	3ff00000 	.word	0x3ff00000
 80063dc:	40240000 	.word	0x40240000
 80063e0:	401c0000 	.word	0x401c0000
 80063e4:	40140000 	.word	0x40140000
 80063e8:	3fe00000 	.word	0x3fe00000
 80063ec:	4631      	mov	r1, r6
 80063ee:	4628      	mov	r0, r5
 80063f0:	f7fa f872 	bl	80004d8 <__aeabi_dmul>
 80063f4:	4656      	mov	r6, sl
 80063f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063fa:	9413      	str	r4, [sp, #76]	@ 0x4c
 80063fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006400:	f7fa fb1a 	bl	8000a38 <__aeabi_d2iz>
 8006404:	4605      	mov	r5, r0
 8006406:	f7f9 fffd 	bl	8000404 <__aeabi_i2d>
 800640a:	4602      	mov	r2, r0
 800640c:	460b      	mov	r3, r1
 800640e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006412:	f7f9 fea9 	bl	8000168 <__aeabi_dsub>
 8006416:	4602      	mov	r2, r0
 8006418:	460b      	mov	r3, r1
 800641a:	3530      	adds	r5, #48	@ 0x30
 800641c:	f806 5b01 	strb.w	r5, [r6], #1
 8006420:	42a6      	cmp	r6, r4
 8006422:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006426:	f04f 0200 	mov.w	r2, #0
 800642a:	d124      	bne.n	8006476 <_dtoa_r+0x62e>
 800642c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006430:	4bae      	ldr	r3, [pc, #696]	@ (80066ec <_dtoa_r+0x8a4>)
 8006432:	f7f9 fe9b 	bl	800016c <__adddf3>
 8006436:	4602      	mov	r2, r0
 8006438:	460b      	mov	r3, r1
 800643a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800643e:	f7fa fadb 	bl	80009f8 <__aeabi_dcmpgt>
 8006442:	2800      	cmp	r0, #0
 8006444:	d163      	bne.n	800650e <_dtoa_r+0x6c6>
 8006446:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800644a:	2000      	movs	r0, #0
 800644c:	49a7      	ldr	r1, [pc, #668]	@ (80066ec <_dtoa_r+0x8a4>)
 800644e:	f7f9 fe8b 	bl	8000168 <__aeabi_dsub>
 8006452:	4602      	mov	r2, r0
 8006454:	460b      	mov	r3, r1
 8006456:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800645a:	f7fa faaf 	bl	80009bc <__aeabi_dcmplt>
 800645e:	2800      	cmp	r0, #0
 8006460:	f43f af14 	beq.w	800628c <_dtoa_r+0x444>
 8006464:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006466:	1e73      	subs	r3, r6, #1
 8006468:	9313      	str	r3, [sp, #76]	@ 0x4c
 800646a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800646e:	2b30      	cmp	r3, #48	@ 0x30
 8006470:	d0f8      	beq.n	8006464 <_dtoa_r+0x61c>
 8006472:	4647      	mov	r7, r8
 8006474:	e03b      	b.n	80064ee <_dtoa_r+0x6a6>
 8006476:	4b9e      	ldr	r3, [pc, #632]	@ (80066f0 <_dtoa_r+0x8a8>)
 8006478:	f7fa f82e 	bl	80004d8 <__aeabi_dmul>
 800647c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006480:	e7bc      	b.n	80063fc <_dtoa_r+0x5b4>
 8006482:	4656      	mov	r6, sl
 8006484:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006488:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800648c:	4620      	mov	r0, r4
 800648e:	4629      	mov	r1, r5
 8006490:	f7fa f94c 	bl	800072c <__aeabi_ddiv>
 8006494:	f7fa fad0 	bl	8000a38 <__aeabi_d2iz>
 8006498:	4680      	mov	r8, r0
 800649a:	f7f9 ffb3 	bl	8000404 <__aeabi_i2d>
 800649e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064a2:	f7fa f819 	bl	80004d8 <__aeabi_dmul>
 80064a6:	4602      	mov	r2, r0
 80064a8:	460b      	mov	r3, r1
 80064aa:	4620      	mov	r0, r4
 80064ac:	4629      	mov	r1, r5
 80064ae:	f7f9 fe5b 	bl	8000168 <__aeabi_dsub>
 80064b2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80064b6:	9d08      	ldr	r5, [sp, #32]
 80064b8:	f806 4b01 	strb.w	r4, [r6], #1
 80064bc:	eba6 040a 	sub.w	r4, r6, sl
 80064c0:	42a5      	cmp	r5, r4
 80064c2:	4602      	mov	r2, r0
 80064c4:	460b      	mov	r3, r1
 80064c6:	d133      	bne.n	8006530 <_dtoa_r+0x6e8>
 80064c8:	f7f9 fe50 	bl	800016c <__adddf3>
 80064cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064d0:	4604      	mov	r4, r0
 80064d2:	460d      	mov	r5, r1
 80064d4:	f7fa fa90 	bl	80009f8 <__aeabi_dcmpgt>
 80064d8:	b9c0      	cbnz	r0, 800650c <_dtoa_r+0x6c4>
 80064da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064de:	4620      	mov	r0, r4
 80064e0:	4629      	mov	r1, r5
 80064e2:	f7fa fa61 	bl	80009a8 <__aeabi_dcmpeq>
 80064e6:	b110      	cbz	r0, 80064ee <_dtoa_r+0x6a6>
 80064e8:	f018 0f01 	tst.w	r8, #1
 80064ec:	d10e      	bne.n	800650c <_dtoa_r+0x6c4>
 80064ee:	4648      	mov	r0, r9
 80064f0:	9903      	ldr	r1, [sp, #12]
 80064f2:	f000 fbbb 	bl	8006c6c <_Bfree>
 80064f6:	2300      	movs	r3, #0
 80064f8:	7033      	strb	r3, [r6, #0]
 80064fa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80064fc:	3701      	adds	r7, #1
 80064fe:	601f      	str	r7, [r3, #0]
 8006500:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006502:	2b00      	cmp	r3, #0
 8006504:	f000 824b 	beq.w	800699e <_dtoa_r+0xb56>
 8006508:	601e      	str	r6, [r3, #0]
 800650a:	e248      	b.n	800699e <_dtoa_r+0xb56>
 800650c:	46b8      	mov	r8, r7
 800650e:	4633      	mov	r3, r6
 8006510:	461e      	mov	r6, r3
 8006512:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006516:	2a39      	cmp	r2, #57	@ 0x39
 8006518:	d106      	bne.n	8006528 <_dtoa_r+0x6e0>
 800651a:	459a      	cmp	sl, r3
 800651c:	d1f8      	bne.n	8006510 <_dtoa_r+0x6c8>
 800651e:	2230      	movs	r2, #48	@ 0x30
 8006520:	f108 0801 	add.w	r8, r8, #1
 8006524:	f88a 2000 	strb.w	r2, [sl]
 8006528:	781a      	ldrb	r2, [r3, #0]
 800652a:	3201      	adds	r2, #1
 800652c:	701a      	strb	r2, [r3, #0]
 800652e:	e7a0      	b.n	8006472 <_dtoa_r+0x62a>
 8006530:	2200      	movs	r2, #0
 8006532:	4b6f      	ldr	r3, [pc, #444]	@ (80066f0 <_dtoa_r+0x8a8>)
 8006534:	f7f9 ffd0 	bl	80004d8 <__aeabi_dmul>
 8006538:	2200      	movs	r2, #0
 800653a:	2300      	movs	r3, #0
 800653c:	4604      	mov	r4, r0
 800653e:	460d      	mov	r5, r1
 8006540:	f7fa fa32 	bl	80009a8 <__aeabi_dcmpeq>
 8006544:	2800      	cmp	r0, #0
 8006546:	d09f      	beq.n	8006488 <_dtoa_r+0x640>
 8006548:	e7d1      	b.n	80064ee <_dtoa_r+0x6a6>
 800654a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800654c:	2a00      	cmp	r2, #0
 800654e:	f000 80ea 	beq.w	8006726 <_dtoa_r+0x8de>
 8006552:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006554:	2a01      	cmp	r2, #1
 8006556:	f300 80cd 	bgt.w	80066f4 <_dtoa_r+0x8ac>
 800655a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800655c:	2a00      	cmp	r2, #0
 800655e:	f000 80c1 	beq.w	80066e4 <_dtoa_r+0x89c>
 8006562:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006566:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006568:	9e04      	ldr	r6, [sp, #16]
 800656a:	9a04      	ldr	r2, [sp, #16]
 800656c:	2101      	movs	r1, #1
 800656e:	441a      	add	r2, r3
 8006570:	9204      	str	r2, [sp, #16]
 8006572:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006574:	4648      	mov	r0, r9
 8006576:	441a      	add	r2, r3
 8006578:	9209      	str	r2, [sp, #36]	@ 0x24
 800657a:	f000 fc75 	bl	8006e68 <__i2b>
 800657e:	4605      	mov	r5, r0
 8006580:	b166      	cbz	r6, 800659c <_dtoa_r+0x754>
 8006582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006584:	2b00      	cmp	r3, #0
 8006586:	dd09      	ble.n	800659c <_dtoa_r+0x754>
 8006588:	42b3      	cmp	r3, r6
 800658a:	bfa8      	it	ge
 800658c:	4633      	movge	r3, r6
 800658e:	9a04      	ldr	r2, [sp, #16]
 8006590:	1af6      	subs	r6, r6, r3
 8006592:	1ad2      	subs	r2, r2, r3
 8006594:	9204      	str	r2, [sp, #16]
 8006596:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	9309      	str	r3, [sp, #36]	@ 0x24
 800659c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800659e:	b30b      	cbz	r3, 80065e4 <_dtoa_r+0x79c>
 80065a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f000 80c6 	beq.w	8006734 <_dtoa_r+0x8ec>
 80065a8:	2c00      	cmp	r4, #0
 80065aa:	f000 80c0 	beq.w	800672e <_dtoa_r+0x8e6>
 80065ae:	4629      	mov	r1, r5
 80065b0:	4622      	mov	r2, r4
 80065b2:	4648      	mov	r0, r9
 80065b4:	f000 fd10 	bl	8006fd8 <__pow5mult>
 80065b8:	9a03      	ldr	r2, [sp, #12]
 80065ba:	4601      	mov	r1, r0
 80065bc:	4605      	mov	r5, r0
 80065be:	4648      	mov	r0, r9
 80065c0:	f000 fc68 	bl	8006e94 <__multiply>
 80065c4:	9903      	ldr	r1, [sp, #12]
 80065c6:	4680      	mov	r8, r0
 80065c8:	4648      	mov	r0, r9
 80065ca:	f000 fb4f 	bl	8006c6c <_Bfree>
 80065ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065d0:	1b1b      	subs	r3, r3, r4
 80065d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80065d4:	f000 80b1 	beq.w	800673a <_dtoa_r+0x8f2>
 80065d8:	4641      	mov	r1, r8
 80065da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065dc:	4648      	mov	r0, r9
 80065de:	f000 fcfb 	bl	8006fd8 <__pow5mult>
 80065e2:	9003      	str	r0, [sp, #12]
 80065e4:	2101      	movs	r1, #1
 80065e6:	4648      	mov	r0, r9
 80065e8:	f000 fc3e 	bl	8006e68 <__i2b>
 80065ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065ee:	4604      	mov	r4, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f000 81d8 	beq.w	80069a6 <_dtoa_r+0xb5e>
 80065f6:	461a      	mov	r2, r3
 80065f8:	4601      	mov	r1, r0
 80065fa:	4648      	mov	r0, r9
 80065fc:	f000 fcec 	bl	8006fd8 <__pow5mult>
 8006600:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006602:	4604      	mov	r4, r0
 8006604:	2b01      	cmp	r3, #1
 8006606:	f300 809f 	bgt.w	8006748 <_dtoa_r+0x900>
 800660a:	9b06      	ldr	r3, [sp, #24]
 800660c:	2b00      	cmp	r3, #0
 800660e:	f040 8097 	bne.w	8006740 <_dtoa_r+0x8f8>
 8006612:	9b07      	ldr	r3, [sp, #28]
 8006614:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006618:	2b00      	cmp	r3, #0
 800661a:	f040 8093 	bne.w	8006744 <_dtoa_r+0x8fc>
 800661e:	9b07      	ldr	r3, [sp, #28]
 8006620:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006624:	0d1b      	lsrs	r3, r3, #20
 8006626:	051b      	lsls	r3, r3, #20
 8006628:	b133      	cbz	r3, 8006638 <_dtoa_r+0x7f0>
 800662a:	9b04      	ldr	r3, [sp, #16]
 800662c:	3301      	adds	r3, #1
 800662e:	9304      	str	r3, [sp, #16]
 8006630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006632:	3301      	adds	r3, #1
 8006634:	9309      	str	r3, [sp, #36]	@ 0x24
 8006636:	2301      	movs	r3, #1
 8006638:	930a      	str	r3, [sp, #40]	@ 0x28
 800663a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800663c:	2b00      	cmp	r3, #0
 800663e:	f000 81b8 	beq.w	80069b2 <_dtoa_r+0xb6a>
 8006642:	6923      	ldr	r3, [r4, #16]
 8006644:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006648:	6918      	ldr	r0, [r3, #16]
 800664a:	f000 fbc1 	bl	8006dd0 <__hi0bits>
 800664e:	f1c0 0020 	rsb	r0, r0, #32
 8006652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006654:	4418      	add	r0, r3
 8006656:	f010 001f 	ands.w	r0, r0, #31
 800665a:	f000 8082 	beq.w	8006762 <_dtoa_r+0x91a>
 800665e:	f1c0 0320 	rsb	r3, r0, #32
 8006662:	2b04      	cmp	r3, #4
 8006664:	dd73      	ble.n	800674e <_dtoa_r+0x906>
 8006666:	9b04      	ldr	r3, [sp, #16]
 8006668:	f1c0 001c 	rsb	r0, r0, #28
 800666c:	4403      	add	r3, r0
 800666e:	9304      	str	r3, [sp, #16]
 8006670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006672:	4406      	add	r6, r0
 8006674:	4403      	add	r3, r0
 8006676:	9309      	str	r3, [sp, #36]	@ 0x24
 8006678:	9b04      	ldr	r3, [sp, #16]
 800667a:	2b00      	cmp	r3, #0
 800667c:	dd05      	ble.n	800668a <_dtoa_r+0x842>
 800667e:	461a      	mov	r2, r3
 8006680:	4648      	mov	r0, r9
 8006682:	9903      	ldr	r1, [sp, #12]
 8006684:	f000 fd02 	bl	800708c <__lshift>
 8006688:	9003      	str	r0, [sp, #12]
 800668a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800668c:	2b00      	cmp	r3, #0
 800668e:	dd05      	ble.n	800669c <_dtoa_r+0x854>
 8006690:	4621      	mov	r1, r4
 8006692:	461a      	mov	r2, r3
 8006694:	4648      	mov	r0, r9
 8006696:	f000 fcf9 	bl	800708c <__lshift>
 800669a:	4604      	mov	r4, r0
 800669c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d061      	beq.n	8006766 <_dtoa_r+0x91e>
 80066a2:	4621      	mov	r1, r4
 80066a4:	9803      	ldr	r0, [sp, #12]
 80066a6:	f000 fd5d 	bl	8007164 <__mcmp>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	da5b      	bge.n	8006766 <_dtoa_r+0x91e>
 80066ae:	2300      	movs	r3, #0
 80066b0:	220a      	movs	r2, #10
 80066b2:	4648      	mov	r0, r9
 80066b4:	9903      	ldr	r1, [sp, #12]
 80066b6:	f000 fafb 	bl	8006cb0 <__multadd>
 80066ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066bc:	f107 38ff 	add.w	r8, r7, #4294967295
 80066c0:	9003      	str	r0, [sp, #12]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	f000 8177 	beq.w	80069b6 <_dtoa_r+0xb6e>
 80066c8:	4629      	mov	r1, r5
 80066ca:	2300      	movs	r3, #0
 80066cc:	220a      	movs	r2, #10
 80066ce:	4648      	mov	r0, r9
 80066d0:	f000 faee 	bl	8006cb0 <__multadd>
 80066d4:	f1bb 0f00 	cmp.w	fp, #0
 80066d8:	4605      	mov	r5, r0
 80066da:	dc6f      	bgt.n	80067bc <_dtoa_r+0x974>
 80066dc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066de:	2b02      	cmp	r3, #2
 80066e0:	dc49      	bgt.n	8006776 <_dtoa_r+0x92e>
 80066e2:	e06b      	b.n	80067bc <_dtoa_r+0x974>
 80066e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80066e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80066ea:	e73c      	b.n	8006566 <_dtoa_r+0x71e>
 80066ec:	3fe00000 	.word	0x3fe00000
 80066f0:	40240000 	.word	0x40240000
 80066f4:	9b08      	ldr	r3, [sp, #32]
 80066f6:	1e5c      	subs	r4, r3, #1
 80066f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066fa:	42a3      	cmp	r3, r4
 80066fc:	db09      	blt.n	8006712 <_dtoa_r+0x8ca>
 80066fe:	1b1c      	subs	r4, r3, r4
 8006700:	9b08      	ldr	r3, [sp, #32]
 8006702:	2b00      	cmp	r3, #0
 8006704:	f6bf af30 	bge.w	8006568 <_dtoa_r+0x720>
 8006708:	9b04      	ldr	r3, [sp, #16]
 800670a:	9a08      	ldr	r2, [sp, #32]
 800670c:	1a9e      	subs	r6, r3, r2
 800670e:	2300      	movs	r3, #0
 8006710:	e72b      	b.n	800656a <_dtoa_r+0x722>
 8006712:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006714:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006716:	1ae3      	subs	r3, r4, r3
 8006718:	441a      	add	r2, r3
 800671a:	940a      	str	r4, [sp, #40]	@ 0x28
 800671c:	9e04      	ldr	r6, [sp, #16]
 800671e:	2400      	movs	r4, #0
 8006720:	9b08      	ldr	r3, [sp, #32]
 8006722:	920e      	str	r2, [sp, #56]	@ 0x38
 8006724:	e721      	b.n	800656a <_dtoa_r+0x722>
 8006726:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006728:	9e04      	ldr	r6, [sp, #16]
 800672a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800672c:	e728      	b.n	8006580 <_dtoa_r+0x738>
 800672e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006732:	e751      	b.n	80065d8 <_dtoa_r+0x790>
 8006734:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006736:	9903      	ldr	r1, [sp, #12]
 8006738:	e750      	b.n	80065dc <_dtoa_r+0x794>
 800673a:	f8cd 800c 	str.w	r8, [sp, #12]
 800673e:	e751      	b.n	80065e4 <_dtoa_r+0x79c>
 8006740:	2300      	movs	r3, #0
 8006742:	e779      	b.n	8006638 <_dtoa_r+0x7f0>
 8006744:	9b06      	ldr	r3, [sp, #24]
 8006746:	e777      	b.n	8006638 <_dtoa_r+0x7f0>
 8006748:	2300      	movs	r3, #0
 800674a:	930a      	str	r3, [sp, #40]	@ 0x28
 800674c:	e779      	b.n	8006642 <_dtoa_r+0x7fa>
 800674e:	d093      	beq.n	8006678 <_dtoa_r+0x830>
 8006750:	9a04      	ldr	r2, [sp, #16]
 8006752:	331c      	adds	r3, #28
 8006754:	441a      	add	r2, r3
 8006756:	9204      	str	r2, [sp, #16]
 8006758:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800675a:	441e      	add	r6, r3
 800675c:	441a      	add	r2, r3
 800675e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006760:	e78a      	b.n	8006678 <_dtoa_r+0x830>
 8006762:	4603      	mov	r3, r0
 8006764:	e7f4      	b.n	8006750 <_dtoa_r+0x908>
 8006766:	9b08      	ldr	r3, [sp, #32]
 8006768:	46b8      	mov	r8, r7
 800676a:	2b00      	cmp	r3, #0
 800676c:	dc20      	bgt.n	80067b0 <_dtoa_r+0x968>
 800676e:	469b      	mov	fp, r3
 8006770:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006772:	2b02      	cmp	r3, #2
 8006774:	dd1e      	ble.n	80067b4 <_dtoa_r+0x96c>
 8006776:	f1bb 0f00 	cmp.w	fp, #0
 800677a:	f47f adb1 	bne.w	80062e0 <_dtoa_r+0x498>
 800677e:	4621      	mov	r1, r4
 8006780:	465b      	mov	r3, fp
 8006782:	2205      	movs	r2, #5
 8006784:	4648      	mov	r0, r9
 8006786:	f000 fa93 	bl	8006cb0 <__multadd>
 800678a:	4601      	mov	r1, r0
 800678c:	4604      	mov	r4, r0
 800678e:	9803      	ldr	r0, [sp, #12]
 8006790:	f000 fce8 	bl	8007164 <__mcmp>
 8006794:	2800      	cmp	r0, #0
 8006796:	f77f ada3 	ble.w	80062e0 <_dtoa_r+0x498>
 800679a:	4656      	mov	r6, sl
 800679c:	2331      	movs	r3, #49	@ 0x31
 800679e:	f108 0801 	add.w	r8, r8, #1
 80067a2:	f806 3b01 	strb.w	r3, [r6], #1
 80067a6:	e59f      	b.n	80062e8 <_dtoa_r+0x4a0>
 80067a8:	46b8      	mov	r8, r7
 80067aa:	9c08      	ldr	r4, [sp, #32]
 80067ac:	4625      	mov	r5, r4
 80067ae:	e7f4      	b.n	800679a <_dtoa_r+0x952>
 80067b0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80067b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	f000 8101 	beq.w	80069be <_dtoa_r+0xb76>
 80067bc:	2e00      	cmp	r6, #0
 80067be:	dd05      	ble.n	80067cc <_dtoa_r+0x984>
 80067c0:	4629      	mov	r1, r5
 80067c2:	4632      	mov	r2, r6
 80067c4:	4648      	mov	r0, r9
 80067c6:	f000 fc61 	bl	800708c <__lshift>
 80067ca:	4605      	mov	r5, r0
 80067cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d05c      	beq.n	800688c <_dtoa_r+0xa44>
 80067d2:	4648      	mov	r0, r9
 80067d4:	6869      	ldr	r1, [r5, #4]
 80067d6:	f000 fa09 	bl	8006bec <_Balloc>
 80067da:	4606      	mov	r6, r0
 80067dc:	b928      	cbnz	r0, 80067ea <_dtoa_r+0x9a2>
 80067de:	4602      	mov	r2, r0
 80067e0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80067e4:	4b80      	ldr	r3, [pc, #512]	@ (80069e8 <_dtoa_r+0xba0>)
 80067e6:	f7ff bb43 	b.w	8005e70 <_dtoa_r+0x28>
 80067ea:	692a      	ldr	r2, [r5, #16]
 80067ec:	f105 010c 	add.w	r1, r5, #12
 80067f0:	3202      	adds	r2, #2
 80067f2:	0092      	lsls	r2, r2, #2
 80067f4:	300c      	adds	r0, #12
 80067f6:	f001 ff51 	bl	800869c <memcpy>
 80067fa:	2201      	movs	r2, #1
 80067fc:	4631      	mov	r1, r6
 80067fe:	4648      	mov	r0, r9
 8006800:	f000 fc44 	bl	800708c <__lshift>
 8006804:	462f      	mov	r7, r5
 8006806:	4605      	mov	r5, r0
 8006808:	f10a 0301 	add.w	r3, sl, #1
 800680c:	9304      	str	r3, [sp, #16]
 800680e:	eb0a 030b 	add.w	r3, sl, fp
 8006812:	930a      	str	r3, [sp, #40]	@ 0x28
 8006814:	9b06      	ldr	r3, [sp, #24]
 8006816:	f003 0301 	and.w	r3, r3, #1
 800681a:	9309      	str	r3, [sp, #36]	@ 0x24
 800681c:	9b04      	ldr	r3, [sp, #16]
 800681e:	4621      	mov	r1, r4
 8006820:	9803      	ldr	r0, [sp, #12]
 8006822:	f103 3bff 	add.w	fp, r3, #4294967295
 8006826:	f7ff fa87 	bl	8005d38 <quorem>
 800682a:	4603      	mov	r3, r0
 800682c:	4639      	mov	r1, r7
 800682e:	3330      	adds	r3, #48	@ 0x30
 8006830:	9006      	str	r0, [sp, #24]
 8006832:	9803      	ldr	r0, [sp, #12]
 8006834:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006836:	f000 fc95 	bl	8007164 <__mcmp>
 800683a:	462a      	mov	r2, r5
 800683c:	9008      	str	r0, [sp, #32]
 800683e:	4621      	mov	r1, r4
 8006840:	4648      	mov	r0, r9
 8006842:	f000 fcab 	bl	800719c <__mdiff>
 8006846:	68c2      	ldr	r2, [r0, #12]
 8006848:	4606      	mov	r6, r0
 800684a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800684c:	bb02      	cbnz	r2, 8006890 <_dtoa_r+0xa48>
 800684e:	4601      	mov	r1, r0
 8006850:	9803      	ldr	r0, [sp, #12]
 8006852:	f000 fc87 	bl	8007164 <__mcmp>
 8006856:	4602      	mov	r2, r0
 8006858:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800685a:	4631      	mov	r1, r6
 800685c:	4648      	mov	r0, r9
 800685e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006862:	f000 fa03 	bl	8006c6c <_Bfree>
 8006866:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006868:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800686a:	9e04      	ldr	r6, [sp, #16]
 800686c:	ea42 0103 	orr.w	r1, r2, r3
 8006870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006872:	4319      	orrs	r1, r3
 8006874:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006876:	d10d      	bne.n	8006894 <_dtoa_r+0xa4c>
 8006878:	2b39      	cmp	r3, #57	@ 0x39
 800687a:	d027      	beq.n	80068cc <_dtoa_r+0xa84>
 800687c:	9a08      	ldr	r2, [sp, #32]
 800687e:	2a00      	cmp	r2, #0
 8006880:	dd01      	ble.n	8006886 <_dtoa_r+0xa3e>
 8006882:	9b06      	ldr	r3, [sp, #24]
 8006884:	3331      	adds	r3, #49	@ 0x31
 8006886:	f88b 3000 	strb.w	r3, [fp]
 800688a:	e52e      	b.n	80062ea <_dtoa_r+0x4a2>
 800688c:	4628      	mov	r0, r5
 800688e:	e7b9      	b.n	8006804 <_dtoa_r+0x9bc>
 8006890:	2201      	movs	r2, #1
 8006892:	e7e2      	b.n	800685a <_dtoa_r+0xa12>
 8006894:	9908      	ldr	r1, [sp, #32]
 8006896:	2900      	cmp	r1, #0
 8006898:	db04      	blt.n	80068a4 <_dtoa_r+0xa5c>
 800689a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800689c:	4301      	orrs	r1, r0
 800689e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80068a0:	4301      	orrs	r1, r0
 80068a2:	d120      	bne.n	80068e6 <_dtoa_r+0xa9e>
 80068a4:	2a00      	cmp	r2, #0
 80068a6:	ddee      	ble.n	8006886 <_dtoa_r+0xa3e>
 80068a8:	2201      	movs	r2, #1
 80068aa:	9903      	ldr	r1, [sp, #12]
 80068ac:	4648      	mov	r0, r9
 80068ae:	9304      	str	r3, [sp, #16]
 80068b0:	f000 fbec 	bl	800708c <__lshift>
 80068b4:	4621      	mov	r1, r4
 80068b6:	9003      	str	r0, [sp, #12]
 80068b8:	f000 fc54 	bl	8007164 <__mcmp>
 80068bc:	2800      	cmp	r0, #0
 80068be:	9b04      	ldr	r3, [sp, #16]
 80068c0:	dc02      	bgt.n	80068c8 <_dtoa_r+0xa80>
 80068c2:	d1e0      	bne.n	8006886 <_dtoa_r+0xa3e>
 80068c4:	07da      	lsls	r2, r3, #31
 80068c6:	d5de      	bpl.n	8006886 <_dtoa_r+0xa3e>
 80068c8:	2b39      	cmp	r3, #57	@ 0x39
 80068ca:	d1da      	bne.n	8006882 <_dtoa_r+0xa3a>
 80068cc:	2339      	movs	r3, #57	@ 0x39
 80068ce:	f88b 3000 	strb.w	r3, [fp]
 80068d2:	4633      	mov	r3, r6
 80068d4:	461e      	mov	r6, r3
 80068d6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80068da:	3b01      	subs	r3, #1
 80068dc:	2a39      	cmp	r2, #57	@ 0x39
 80068de:	d04e      	beq.n	800697e <_dtoa_r+0xb36>
 80068e0:	3201      	adds	r2, #1
 80068e2:	701a      	strb	r2, [r3, #0]
 80068e4:	e501      	b.n	80062ea <_dtoa_r+0x4a2>
 80068e6:	2a00      	cmp	r2, #0
 80068e8:	dd03      	ble.n	80068f2 <_dtoa_r+0xaaa>
 80068ea:	2b39      	cmp	r3, #57	@ 0x39
 80068ec:	d0ee      	beq.n	80068cc <_dtoa_r+0xa84>
 80068ee:	3301      	adds	r3, #1
 80068f0:	e7c9      	b.n	8006886 <_dtoa_r+0xa3e>
 80068f2:	9a04      	ldr	r2, [sp, #16]
 80068f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80068fa:	428a      	cmp	r2, r1
 80068fc:	d028      	beq.n	8006950 <_dtoa_r+0xb08>
 80068fe:	2300      	movs	r3, #0
 8006900:	220a      	movs	r2, #10
 8006902:	9903      	ldr	r1, [sp, #12]
 8006904:	4648      	mov	r0, r9
 8006906:	f000 f9d3 	bl	8006cb0 <__multadd>
 800690a:	42af      	cmp	r7, r5
 800690c:	9003      	str	r0, [sp, #12]
 800690e:	f04f 0300 	mov.w	r3, #0
 8006912:	f04f 020a 	mov.w	r2, #10
 8006916:	4639      	mov	r1, r7
 8006918:	4648      	mov	r0, r9
 800691a:	d107      	bne.n	800692c <_dtoa_r+0xae4>
 800691c:	f000 f9c8 	bl	8006cb0 <__multadd>
 8006920:	4607      	mov	r7, r0
 8006922:	4605      	mov	r5, r0
 8006924:	9b04      	ldr	r3, [sp, #16]
 8006926:	3301      	adds	r3, #1
 8006928:	9304      	str	r3, [sp, #16]
 800692a:	e777      	b.n	800681c <_dtoa_r+0x9d4>
 800692c:	f000 f9c0 	bl	8006cb0 <__multadd>
 8006930:	4629      	mov	r1, r5
 8006932:	4607      	mov	r7, r0
 8006934:	2300      	movs	r3, #0
 8006936:	220a      	movs	r2, #10
 8006938:	4648      	mov	r0, r9
 800693a:	f000 f9b9 	bl	8006cb0 <__multadd>
 800693e:	4605      	mov	r5, r0
 8006940:	e7f0      	b.n	8006924 <_dtoa_r+0xadc>
 8006942:	f1bb 0f00 	cmp.w	fp, #0
 8006946:	bfcc      	ite	gt
 8006948:	465e      	movgt	r6, fp
 800694a:	2601      	movle	r6, #1
 800694c:	2700      	movs	r7, #0
 800694e:	4456      	add	r6, sl
 8006950:	2201      	movs	r2, #1
 8006952:	9903      	ldr	r1, [sp, #12]
 8006954:	4648      	mov	r0, r9
 8006956:	9304      	str	r3, [sp, #16]
 8006958:	f000 fb98 	bl	800708c <__lshift>
 800695c:	4621      	mov	r1, r4
 800695e:	9003      	str	r0, [sp, #12]
 8006960:	f000 fc00 	bl	8007164 <__mcmp>
 8006964:	2800      	cmp	r0, #0
 8006966:	dcb4      	bgt.n	80068d2 <_dtoa_r+0xa8a>
 8006968:	d102      	bne.n	8006970 <_dtoa_r+0xb28>
 800696a:	9b04      	ldr	r3, [sp, #16]
 800696c:	07db      	lsls	r3, r3, #31
 800696e:	d4b0      	bmi.n	80068d2 <_dtoa_r+0xa8a>
 8006970:	4633      	mov	r3, r6
 8006972:	461e      	mov	r6, r3
 8006974:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006978:	2a30      	cmp	r2, #48	@ 0x30
 800697a:	d0fa      	beq.n	8006972 <_dtoa_r+0xb2a>
 800697c:	e4b5      	b.n	80062ea <_dtoa_r+0x4a2>
 800697e:	459a      	cmp	sl, r3
 8006980:	d1a8      	bne.n	80068d4 <_dtoa_r+0xa8c>
 8006982:	2331      	movs	r3, #49	@ 0x31
 8006984:	f108 0801 	add.w	r8, r8, #1
 8006988:	f88a 3000 	strb.w	r3, [sl]
 800698c:	e4ad      	b.n	80062ea <_dtoa_r+0x4a2>
 800698e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006990:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80069ec <_dtoa_r+0xba4>
 8006994:	b11b      	cbz	r3, 800699e <_dtoa_r+0xb56>
 8006996:	f10a 0308 	add.w	r3, sl, #8
 800699a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800699c:	6013      	str	r3, [r2, #0]
 800699e:	4650      	mov	r0, sl
 80069a0:	b017      	add	sp, #92	@ 0x5c
 80069a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	f77f ae2e 	ble.w	800660a <_dtoa_r+0x7c2>
 80069ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80069b2:	2001      	movs	r0, #1
 80069b4:	e64d      	b.n	8006652 <_dtoa_r+0x80a>
 80069b6:	f1bb 0f00 	cmp.w	fp, #0
 80069ba:	f77f aed9 	ble.w	8006770 <_dtoa_r+0x928>
 80069be:	4656      	mov	r6, sl
 80069c0:	4621      	mov	r1, r4
 80069c2:	9803      	ldr	r0, [sp, #12]
 80069c4:	f7ff f9b8 	bl	8005d38 <quorem>
 80069c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80069cc:	f806 3b01 	strb.w	r3, [r6], #1
 80069d0:	eba6 020a 	sub.w	r2, r6, sl
 80069d4:	4593      	cmp	fp, r2
 80069d6:	ddb4      	ble.n	8006942 <_dtoa_r+0xafa>
 80069d8:	2300      	movs	r3, #0
 80069da:	220a      	movs	r2, #10
 80069dc:	4648      	mov	r0, r9
 80069de:	9903      	ldr	r1, [sp, #12]
 80069e0:	f000 f966 	bl	8006cb0 <__multadd>
 80069e4:	9003      	str	r0, [sp, #12]
 80069e6:	e7eb      	b.n	80069c0 <_dtoa_r+0xb78>
 80069e8:	080097ab 	.word	0x080097ab
 80069ec:	0800972f 	.word	0x0800972f

080069f0 <_free_r>:
 80069f0:	b538      	push	{r3, r4, r5, lr}
 80069f2:	4605      	mov	r5, r0
 80069f4:	2900      	cmp	r1, #0
 80069f6:	d040      	beq.n	8006a7a <_free_r+0x8a>
 80069f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069fc:	1f0c      	subs	r4, r1, #4
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	bfb8      	it	lt
 8006a02:	18e4      	addlt	r4, r4, r3
 8006a04:	f000 f8e6 	bl	8006bd4 <__malloc_lock>
 8006a08:	4a1c      	ldr	r2, [pc, #112]	@ (8006a7c <_free_r+0x8c>)
 8006a0a:	6813      	ldr	r3, [r2, #0]
 8006a0c:	b933      	cbnz	r3, 8006a1c <_free_r+0x2c>
 8006a0e:	6063      	str	r3, [r4, #4]
 8006a10:	6014      	str	r4, [r2, #0]
 8006a12:	4628      	mov	r0, r5
 8006a14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a18:	f000 b8e2 	b.w	8006be0 <__malloc_unlock>
 8006a1c:	42a3      	cmp	r3, r4
 8006a1e:	d908      	bls.n	8006a32 <_free_r+0x42>
 8006a20:	6820      	ldr	r0, [r4, #0]
 8006a22:	1821      	adds	r1, r4, r0
 8006a24:	428b      	cmp	r3, r1
 8006a26:	bf01      	itttt	eq
 8006a28:	6819      	ldreq	r1, [r3, #0]
 8006a2a:	685b      	ldreq	r3, [r3, #4]
 8006a2c:	1809      	addeq	r1, r1, r0
 8006a2e:	6021      	streq	r1, [r4, #0]
 8006a30:	e7ed      	b.n	8006a0e <_free_r+0x1e>
 8006a32:	461a      	mov	r2, r3
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	b10b      	cbz	r3, 8006a3c <_free_r+0x4c>
 8006a38:	42a3      	cmp	r3, r4
 8006a3a:	d9fa      	bls.n	8006a32 <_free_r+0x42>
 8006a3c:	6811      	ldr	r1, [r2, #0]
 8006a3e:	1850      	adds	r0, r2, r1
 8006a40:	42a0      	cmp	r0, r4
 8006a42:	d10b      	bne.n	8006a5c <_free_r+0x6c>
 8006a44:	6820      	ldr	r0, [r4, #0]
 8006a46:	4401      	add	r1, r0
 8006a48:	1850      	adds	r0, r2, r1
 8006a4a:	4283      	cmp	r3, r0
 8006a4c:	6011      	str	r1, [r2, #0]
 8006a4e:	d1e0      	bne.n	8006a12 <_free_r+0x22>
 8006a50:	6818      	ldr	r0, [r3, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	4408      	add	r0, r1
 8006a56:	6010      	str	r0, [r2, #0]
 8006a58:	6053      	str	r3, [r2, #4]
 8006a5a:	e7da      	b.n	8006a12 <_free_r+0x22>
 8006a5c:	d902      	bls.n	8006a64 <_free_r+0x74>
 8006a5e:	230c      	movs	r3, #12
 8006a60:	602b      	str	r3, [r5, #0]
 8006a62:	e7d6      	b.n	8006a12 <_free_r+0x22>
 8006a64:	6820      	ldr	r0, [r4, #0]
 8006a66:	1821      	adds	r1, r4, r0
 8006a68:	428b      	cmp	r3, r1
 8006a6a:	bf01      	itttt	eq
 8006a6c:	6819      	ldreq	r1, [r3, #0]
 8006a6e:	685b      	ldreq	r3, [r3, #4]
 8006a70:	1809      	addeq	r1, r1, r0
 8006a72:	6021      	streq	r1, [r4, #0]
 8006a74:	6063      	str	r3, [r4, #4]
 8006a76:	6054      	str	r4, [r2, #4]
 8006a78:	e7cb      	b.n	8006a12 <_free_r+0x22>
 8006a7a:	bd38      	pop	{r3, r4, r5, pc}
 8006a7c:	2000042c 	.word	0x2000042c

08006a80 <malloc>:
 8006a80:	4b02      	ldr	r3, [pc, #8]	@ (8006a8c <malloc+0xc>)
 8006a82:	4601      	mov	r1, r0
 8006a84:	6818      	ldr	r0, [r3, #0]
 8006a86:	f000 b825 	b.w	8006ad4 <_malloc_r>
 8006a8a:	bf00      	nop
 8006a8c:	20000020 	.word	0x20000020

08006a90 <sbrk_aligned>:
 8006a90:	b570      	push	{r4, r5, r6, lr}
 8006a92:	4e0f      	ldr	r6, [pc, #60]	@ (8006ad0 <sbrk_aligned+0x40>)
 8006a94:	460c      	mov	r4, r1
 8006a96:	6831      	ldr	r1, [r6, #0]
 8006a98:	4605      	mov	r5, r0
 8006a9a:	b911      	cbnz	r1, 8006aa2 <sbrk_aligned+0x12>
 8006a9c:	f001 fdee 	bl	800867c <_sbrk_r>
 8006aa0:	6030      	str	r0, [r6, #0]
 8006aa2:	4621      	mov	r1, r4
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	f001 fde9 	bl	800867c <_sbrk_r>
 8006aaa:	1c43      	adds	r3, r0, #1
 8006aac:	d103      	bne.n	8006ab6 <sbrk_aligned+0x26>
 8006aae:	f04f 34ff 	mov.w	r4, #4294967295
 8006ab2:	4620      	mov	r0, r4
 8006ab4:	bd70      	pop	{r4, r5, r6, pc}
 8006ab6:	1cc4      	adds	r4, r0, #3
 8006ab8:	f024 0403 	bic.w	r4, r4, #3
 8006abc:	42a0      	cmp	r0, r4
 8006abe:	d0f8      	beq.n	8006ab2 <sbrk_aligned+0x22>
 8006ac0:	1a21      	subs	r1, r4, r0
 8006ac2:	4628      	mov	r0, r5
 8006ac4:	f001 fdda 	bl	800867c <_sbrk_r>
 8006ac8:	3001      	adds	r0, #1
 8006aca:	d1f2      	bne.n	8006ab2 <sbrk_aligned+0x22>
 8006acc:	e7ef      	b.n	8006aae <sbrk_aligned+0x1e>
 8006ace:	bf00      	nop
 8006ad0:	20000428 	.word	0x20000428

08006ad4 <_malloc_r>:
 8006ad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ad8:	1ccd      	adds	r5, r1, #3
 8006ada:	f025 0503 	bic.w	r5, r5, #3
 8006ade:	3508      	adds	r5, #8
 8006ae0:	2d0c      	cmp	r5, #12
 8006ae2:	bf38      	it	cc
 8006ae4:	250c      	movcc	r5, #12
 8006ae6:	2d00      	cmp	r5, #0
 8006ae8:	4606      	mov	r6, r0
 8006aea:	db01      	blt.n	8006af0 <_malloc_r+0x1c>
 8006aec:	42a9      	cmp	r1, r5
 8006aee:	d904      	bls.n	8006afa <_malloc_r+0x26>
 8006af0:	230c      	movs	r3, #12
 8006af2:	6033      	str	r3, [r6, #0]
 8006af4:	2000      	movs	r0, #0
 8006af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006afa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006bd0 <_malloc_r+0xfc>
 8006afe:	f000 f869 	bl	8006bd4 <__malloc_lock>
 8006b02:	f8d8 3000 	ldr.w	r3, [r8]
 8006b06:	461c      	mov	r4, r3
 8006b08:	bb44      	cbnz	r4, 8006b5c <_malloc_r+0x88>
 8006b0a:	4629      	mov	r1, r5
 8006b0c:	4630      	mov	r0, r6
 8006b0e:	f7ff ffbf 	bl	8006a90 <sbrk_aligned>
 8006b12:	1c43      	adds	r3, r0, #1
 8006b14:	4604      	mov	r4, r0
 8006b16:	d158      	bne.n	8006bca <_malloc_r+0xf6>
 8006b18:	f8d8 4000 	ldr.w	r4, [r8]
 8006b1c:	4627      	mov	r7, r4
 8006b1e:	2f00      	cmp	r7, #0
 8006b20:	d143      	bne.n	8006baa <_malloc_r+0xd6>
 8006b22:	2c00      	cmp	r4, #0
 8006b24:	d04b      	beq.n	8006bbe <_malloc_r+0xea>
 8006b26:	6823      	ldr	r3, [r4, #0]
 8006b28:	4639      	mov	r1, r7
 8006b2a:	4630      	mov	r0, r6
 8006b2c:	eb04 0903 	add.w	r9, r4, r3
 8006b30:	f001 fda4 	bl	800867c <_sbrk_r>
 8006b34:	4581      	cmp	r9, r0
 8006b36:	d142      	bne.n	8006bbe <_malloc_r+0xea>
 8006b38:	6821      	ldr	r1, [r4, #0]
 8006b3a:	4630      	mov	r0, r6
 8006b3c:	1a6d      	subs	r5, r5, r1
 8006b3e:	4629      	mov	r1, r5
 8006b40:	f7ff ffa6 	bl	8006a90 <sbrk_aligned>
 8006b44:	3001      	adds	r0, #1
 8006b46:	d03a      	beq.n	8006bbe <_malloc_r+0xea>
 8006b48:	6823      	ldr	r3, [r4, #0]
 8006b4a:	442b      	add	r3, r5
 8006b4c:	6023      	str	r3, [r4, #0]
 8006b4e:	f8d8 3000 	ldr.w	r3, [r8]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	bb62      	cbnz	r2, 8006bb0 <_malloc_r+0xdc>
 8006b56:	f8c8 7000 	str.w	r7, [r8]
 8006b5a:	e00f      	b.n	8006b7c <_malloc_r+0xa8>
 8006b5c:	6822      	ldr	r2, [r4, #0]
 8006b5e:	1b52      	subs	r2, r2, r5
 8006b60:	d420      	bmi.n	8006ba4 <_malloc_r+0xd0>
 8006b62:	2a0b      	cmp	r2, #11
 8006b64:	d917      	bls.n	8006b96 <_malloc_r+0xc2>
 8006b66:	1961      	adds	r1, r4, r5
 8006b68:	42a3      	cmp	r3, r4
 8006b6a:	6025      	str	r5, [r4, #0]
 8006b6c:	bf18      	it	ne
 8006b6e:	6059      	strne	r1, [r3, #4]
 8006b70:	6863      	ldr	r3, [r4, #4]
 8006b72:	bf08      	it	eq
 8006b74:	f8c8 1000 	streq.w	r1, [r8]
 8006b78:	5162      	str	r2, [r4, r5]
 8006b7a:	604b      	str	r3, [r1, #4]
 8006b7c:	4630      	mov	r0, r6
 8006b7e:	f000 f82f 	bl	8006be0 <__malloc_unlock>
 8006b82:	f104 000b 	add.w	r0, r4, #11
 8006b86:	1d23      	adds	r3, r4, #4
 8006b88:	f020 0007 	bic.w	r0, r0, #7
 8006b8c:	1ac2      	subs	r2, r0, r3
 8006b8e:	bf1c      	itt	ne
 8006b90:	1a1b      	subne	r3, r3, r0
 8006b92:	50a3      	strne	r3, [r4, r2]
 8006b94:	e7af      	b.n	8006af6 <_malloc_r+0x22>
 8006b96:	6862      	ldr	r2, [r4, #4]
 8006b98:	42a3      	cmp	r3, r4
 8006b9a:	bf0c      	ite	eq
 8006b9c:	f8c8 2000 	streq.w	r2, [r8]
 8006ba0:	605a      	strne	r2, [r3, #4]
 8006ba2:	e7eb      	b.n	8006b7c <_malloc_r+0xa8>
 8006ba4:	4623      	mov	r3, r4
 8006ba6:	6864      	ldr	r4, [r4, #4]
 8006ba8:	e7ae      	b.n	8006b08 <_malloc_r+0x34>
 8006baa:	463c      	mov	r4, r7
 8006bac:	687f      	ldr	r7, [r7, #4]
 8006bae:	e7b6      	b.n	8006b1e <_malloc_r+0x4a>
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	42a3      	cmp	r3, r4
 8006bb6:	d1fb      	bne.n	8006bb0 <_malloc_r+0xdc>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	6053      	str	r3, [r2, #4]
 8006bbc:	e7de      	b.n	8006b7c <_malloc_r+0xa8>
 8006bbe:	230c      	movs	r3, #12
 8006bc0:	4630      	mov	r0, r6
 8006bc2:	6033      	str	r3, [r6, #0]
 8006bc4:	f000 f80c 	bl	8006be0 <__malloc_unlock>
 8006bc8:	e794      	b.n	8006af4 <_malloc_r+0x20>
 8006bca:	6005      	str	r5, [r0, #0]
 8006bcc:	e7d6      	b.n	8006b7c <_malloc_r+0xa8>
 8006bce:	bf00      	nop
 8006bd0:	2000042c 	.word	0x2000042c

08006bd4 <__malloc_lock>:
 8006bd4:	4801      	ldr	r0, [pc, #4]	@ (8006bdc <__malloc_lock+0x8>)
 8006bd6:	f7ff b89a 	b.w	8005d0e <__retarget_lock_acquire_recursive>
 8006bda:	bf00      	nop
 8006bdc:	20000424 	.word	0x20000424

08006be0 <__malloc_unlock>:
 8006be0:	4801      	ldr	r0, [pc, #4]	@ (8006be8 <__malloc_unlock+0x8>)
 8006be2:	f7ff b895 	b.w	8005d10 <__retarget_lock_release_recursive>
 8006be6:	bf00      	nop
 8006be8:	20000424 	.word	0x20000424

08006bec <_Balloc>:
 8006bec:	b570      	push	{r4, r5, r6, lr}
 8006bee:	69c6      	ldr	r6, [r0, #28]
 8006bf0:	4604      	mov	r4, r0
 8006bf2:	460d      	mov	r5, r1
 8006bf4:	b976      	cbnz	r6, 8006c14 <_Balloc+0x28>
 8006bf6:	2010      	movs	r0, #16
 8006bf8:	f7ff ff42 	bl	8006a80 <malloc>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	61e0      	str	r0, [r4, #28]
 8006c00:	b920      	cbnz	r0, 8006c0c <_Balloc+0x20>
 8006c02:	216b      	movs	r1, #107	@ 0x6b
 8006c04:	4b17      	ldr	r3, [pc, #92]	@ (8006c64 <_Balloc+0x78>)
 8006c06:	4818      	ldr	r0, [pc, #96]	@ (8006c68 <_Balloc+0x7c>)
 8006c08:	f001 fd5c 	bl	80086c4 <__assert_func>
 8006c0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c10:	6006      	str	r6, [r0, #0]
 8006c12:	60c6      	str	r6, [r0, #12]
 8006c14:	69e6      	ldr	r6, [r4, #28]
 8006c16:	68f3      	ldr	r3, [r6, #12]
 8006c18:	b183      	cbz	r3, 8006c3c <_Balloc+0x50>
 8006c1a:	69e3      	ldr	r3, [r4, #28]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c22:	b9b8      	cbnz	r0, 8006c54 <_Balloc+0x68>
 8006c24:	2101      	movs	r1, #1
 8006c26:	fa01 f605 	lsl.w	r6, r1, r5
 8006c2a:	1d72      	adds	r2, r6, #5
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	0092      	lsls	r2, r2, #2
 8006c30:	f001 fd66 	bl	8008700 <_calloc_r>
 8006c34:	b160      	cbz	r0, 8006c50 <_Balloc+0x64>
 8006c36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c3a:	e00e      	b.n	8006c5a <_Balloc+0x6e>
 8006c3c:	2221      	movs	r2, #33	@ 0x21
 8006c3e:	2104      	movs	r1, #4
 8006c40:	4620      	mov	r0, r4
 8006c42:	f001 fd5d 	bl	8008700 <_calloc_r>
 8006c46:	69e3      	ldr	r3, [r4, #28]
 8006c48:	60f0      	str	r0, [r6, #12]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d1e4      	bne.n	8006c1a <_Balloc+0x2e>
 8006c50:	2000      	movs	r0, #0
 8006c52:	bd70      	pop	{r4, r5, r6, pc}
 8006c54:	6802      	ldr	r2, [r0, #0]
 8006c56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c60:	e7f7      	b.n	8006c52 <_Balloc+0x66>
 8006c62:	bf00      	nop
 8006c64:	0800973c 	.word	0x0800973c
 8006c68:	080097bc 	.word	0x080097bc

08006c6c <_Bfree>:
 8006c6c:	b570      	push	{r4, r5, r6, lr}
 8006c6e:	69c6      	ldr	r6, [r0, #28]
 8006c70:	4605      	mov	r5, r0
 8006c72:	460c      	mov	r4, r1
 8006c74:	b976      	cbnz	r6, 8006c94 <_Bfree+0x28>
 8006c76:	2010      	movs	r0, #16
 8006c78:	f7ff ff02 	bl	8006a80 <malloc>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	61e8      	str	r0, [r5, #28]
 8006c80:	b920      	cbnz	r0, 8006c8c <_Bfree+0x20>
 8006c82:	218f      	movs	r1, #143	@ 0x8f
 8006c84:	4b08      	ldr	r3, [pc, #32]	@ (8006ca8 <_Bfree+0x3c>)
 8006c86:	4809      	ldr	r0, [pc, #36]	@ (8006cac <_Bfree+0x40>)
 8006c88:	f001 fd1c 	bl	80086c4 <__assert_func>
 8006c8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c90:	6006      	str	r6, [r0, #0]
 8006c92:	60c6      	str	r6, [r0, #12]
 8006c94:	b13c      	cbz	r4, 8006ca6 <_Bfree+0x3a>
 8006c96:	69eb      	ldr	r3, [r5, #28]
 8006c98:	6862      	ldr	r2, [r4, #4]
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ca0:	6021      	str	r1, [r4, #0]
 8006ca2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ca6:	bd70      	pop	{r4, r5, r6, pc}
 8006ca8:	0800973c 	.word	0x0800973c
 8006cac:	080097bc 	.word	0x080097bc

08006cb0 <__multadd>:
 8006cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cb4:	4607      	mov	r7, r0
 8006cb6:	460c      	mov	r4, r1
 8006cb8:	461e      	mov	r6, r3
 8006cba:	2000      	movs	r0, #0
 8006cbc:	690d      	ldr	r5, [r1, #16]
 8006cbe:	f101 0c14 	add.w	ip, r1, #20
 8006cc2:	f8dc 3000 	ldr.w	r3, [ip]
 8006cc6:	3001      	adds	r0, #1
 8006cc8:	b299      	uxth	r1, r3
 8006cca:	fb02 6101 	mla	r1, r2, r1, r6
 8006cce:	0c1e      	lsrs	r6, r3, #16
 8006cd0:	0c0b      	lsrs	r3, r1, #16
 8006cd2:	fb02 3306 	mla	r3, r2, r6, r3
 8006cd6:	b289      	uxth	r1, r1
 8006cd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006cdc:	4285      	cmp	r5, r0
 8006cde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006ce2:	f84c 1b04 	str.w	r1, [ip], #4
 8006ce6:	dcec      	bgt.n	8006cc2 <__multadd+0x12>
 8006ce8:	b30e      	cbz	r6, 8006d2e <__multadd+0x7e>
 8006cea:	68a3      	ldr	r3, [r4, #8]
 8006cec:	42ab      	cmp	r3, r5
 8006cee:	dc19      	bgt.n	8006d24 <__multadd+0x74>
 8006cf0:	6861      	ldr	r1, [r4, #4]
 8006cf2:	4638      	mov	r0, r7
 8006cf4:	3101      	adds	r1, #1
 8006cf6:	f7ff ff79 	bl	8006bec <_Balloc>
 8006cfa:	4680      	mov	r8, r0
 8006cfc:	b928      	cbnz	r0, 8006d0a <__multadd+0x5a>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	21ba      	movs	r1, #186	@ 0xba
 8006d02:	4b0c      	ldr	r3, [pc, #48]	@ (8006d34 <__multadd+0x84>)
 8006d04:	480c      	ldr	r0, [pc, #48]	@ (8006d38 <__multadd+0x88>)
 8006d06:	f001 fcdd 	bl	80086c4 <__assert_func>
 8006d0a:	6922      	ldr	r2, [r4, #16]
 8006d0c:	f104 010c 	add.w	r1, r4, #12
 8006d10:	3202      	adds	r2, #2
 8006d12:	0092      	lsls	r2, r2, #2
 8006d14:	300c      	adds	r0, #12
 8006d16:	f001 fcc1 	bl	800869c <memcpy>
 8006d1a:	4621      	mov	r1, r4
 8006d1c:	4638      	mov	r0, r7
 8006d1e:	f7ff ffa5 	bl	8006c6c <_Bfree>
 8006d22:	4644      	mov	r4, r8
 8006d24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d28:	3501      	adds	r5, #1
 8006d2a:	615e      	str	r6, [r3, #20]
 8006d2c:	6125      	str	r5, [r4, #16]
 8006d2e:	4620      	mov	r0, r4
 8006d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d34:	080097ab 	.word	0x080097ab
 8006d38:	080097bc 	.word	0x080097bc

08006d3c <__s2b>:
 8006d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d40:	4615      	mov	r5, r2
 8006d42:	2209      	movs	r2, #9
 8006d44:	461f      	mov	r7, r3
 8006d46:	3308      	adds	r3, #8
 8006d48:	460c      	mov	r4, r1
 8006d4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d4e:	4606      	mov	r6, r0
 8006d50:	2201      	movs	r2, #1
 8006d52:	2100      	movs	r1, #0
 8006d54:	429a      	cmp	r2, r3
 8006d56:	db09      	blt.n	8006d6c <__s2b+0x30>
 8006d58:	4630      	mov	r0, r6
 8006d5a:	f7ff ff47 	bl	8006bec <_Balloc>
 8006d5e:	b940      	cbnz	r0, 8006d72 <__s2b+0x36>
 8006d60:	4602      	mov	r2, r0
 8006d62:	21d3      	movs	r1, #211	@ 0xd3
 8006d64:	4b18      	ldr	r3, [pc, #96]	@ (8006dc8 <__s2b+0x8c>)
 8006d66:	4819      	ldr	r0, [pc, #100]	@ (8006dcc <__s2b+0x90>)
 8006d68:	f001 fcac 	bl	80086c4 <__assert_func>
 8006d6c:	0052      	lsls	r2, r2, #1
 8006d6e:	3101      	adds	r1, #1
 8006d70:	e7f0      	b.n	8006d54 <__s2b+0x18>
 8006d72:	9b08      	ldr	r3, [sp, #32]
 8006d74:	2d09      	cmp	r5, #9
 8006d76:	6143      	str	r3, [r0, #20]
 8006d78:	f04f 0301 	mov.w	r3, #1
 8006d7c:	6103      	str	r3, [r0, #16]
 8006d7e:	dd16      	ble.n	8006dae <__s2b+0x72>
 8006d80:	f104 0909 	add.w	r9, r4, #9
 8006d84:	46c8      	mov	r8, r9
 8006d86:	442c      	add	r4, r5
 8006d88:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006d8c:	4601      	mov	r1, r0
 8006d8e:	220a      	movs	r2, #10
 8006d90:	4630      	mov	r0, r6
 8006d92:	3b30      	subs	r3, #48	@ 0x30
 8006d94:	f7ff ff8c 	bl	8006cb0 <__multadd>
 8006d98:	45a0      	cmp	r8, r4
 8006d9a:	d1f5      	bne.n	8006d88 <__s2b+0x4c>
 8006d9c:	f1a5 0408 	sub.w	r4, r5, #8
 8006da0:	444c      	add	r4, r9
 8006da2:	1b2d      	subs	r5, r5, r4
 8006da4:	1963      	adds	r3, r4, r5
 8006da6:	42bb      	cmp	r3, r7
 8006da8:	db04      	blt.n	8006db4 <__s2b+0x78>
 8006daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dae:	2509      	movs	r5, #9
 8006db0:	340a      	adds	r4, #10
 8006db2:	e7f6      	b.n	8006da2 <__s2b+0x66>
 8006db4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006db8:	4601      	mov	r1, r0
 8006dba:	220a      	movs	r2, #10
 8006dbc:	4630      	mov	r0, r6
 8006dbe:	3b30      	subs	r3, #48	@ 0x30
 8006dc0:	f7ff ff76 	bl	8006cb0 <__multadd>
 8006dc4:	e7ee      	b.n	8006da4 <__s2b+0x68>
 8006dc6:	bf00      	nop
 8006dc8:	080097ab 	.word	0x080097ab
 8006dcc:	080097bc 	.word	0x080097bc

08006dd0 <__hi0bits>:
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006dd6:	bf3a      	itte	cc
 8006dd8:	0403      	lslcc	r3, r0, #16
 8006dda:	2010      	movcc	r0, #16
 8006ddc:	2000      	movcs	r0, #0
 8006dde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006de2:	bf3c      	itt	cc
 8006de4:	021b      	lslcc	r3, r3, #8
 8006de6:	3008      	addcc	r0, #8
 8006de8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006dec:	bf3c      	itt	cc
 8006dee:	011b      	lslcc	r3, r3, #4
 8006df0:	3004      	addcc	r0, #4
 8006df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006df6:	bf3c      	itt	cc
 8006df8:	009b      	lslcc	r3, r3, #2
 8006dfa:	3002      	addcc	r0, #2
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	db05      	blt.n	8006e0c <__hi0bits+0x3c>
 8006e00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006e04:	f100 0001 	add.w	r0, r0, #1
 8006e08:	bf08      	it	eq
 8006e0a:	2020      	moveq	r0, #32
 8006e0c:	4770      	bx	lr

08006e0e <__lo0bits>:
 8006e0e:	6803      	ldr	r3, [r0, #0]
 8006e10:	4602      	mov	r2, r0
 8006e12:	f013 0007 	ands.w	r0, r3, #7
 8006e16:	d00b      	beq.n	8006e30 <__lo0bits+0x22>
 8006e18:	07d9      	lsls	r1, r3, #31
 8006e1a:	d421      	bmi.n	8006e60 <__lo0bits+0x52>
 8006e1c:	0798      	lsls	r0, r3, #30
 8006e1e:	bf49      	itett	mi
 8006e20:	085b      	lsrmi	r3, r3, #1
 8006e22:	089b      	lsrpl	r3, r3, #2
 8006e24:	2001      	movmi	r0, #1
 8006e26:	6013      	strmi	r3, [r2, #0]
 8006e28:	bf5c      	itt	pl
 8006e2a:	2002      	movpl	r0, #2
 8006e2c:	6013      	strpl	r3, [r2, #0]
 8006e2e:	4770      	bx	lr
 8006e30:	b299      	uxth	r1, r3
 8006e32:	b909      	cbnz	r1, 8006e38 <__lo0bits+0x2a>
 8006e34:	2010      	movs	r0, #16
 8006e36:	0c1b      	lsrs	r3, r3, #16
 8006e38:	b2d9      	uxtb	r1, r3
 8006e3a:	b909      	cbnz	r1, 8006e40 <__lo0bits+0x32>
 8006e3c:	3008      	adds	r0, #8
 8006e3e:	0a1b      	lsrs	r3, r3, #8
 8006e40:	0719      	lsls	r1, r3, #28
 8006e42:	bf04      	itt	eq
 8006e44:	091b      	lsreq	r3, r3, #4
 8006e46:	3004      	addeq	r0, #4
 8006e48:	0799      	lsls	r1, r3, #30
 8006e4a:	bf04      	itt	eq
 8006e4c:	089b      	lsreq	r3, r3, #2
 8006e4e:	3002      	addeq	r0, #2
 8006e50:	07d9      	lsls	r1, r3, #31
 8006e52:	d403      	bmi.n	8006e5c <__lo0bits+0x4e>
 8006e54:	085b      	lsrs	r3, r3, #1
 8006e56:	f100 0001 	add.w	r0, r0, #1
 8006e5a:	d003      	beq.n	8006e64 <__lo0bits+0x56>
 8006e5c:	6013      	str	r3, [r2, #0]
 8006e5e:	4770      	bx	lr
 8006e60:	2000      	movs	r0, #0
 8006e62:	4770      	bx	lr
 8006e64:	2020      	movs	r0, #32
 8006e66:	4770      	bx	lr

08006e68 <__i2b>:
 8006e68:	b510      	push	{r4, lr}
 8006e6a:	460c      	mov	r4, r1
 8006e6c:	2101      	movs	r1, #1
 8006e6e:	f7ff febd 	bl	8006bec <_Balloc>
 8006e72:	4602      	mov	r2, r0
 8006e74:	b928      	cbnz	r0, 8006e82 <__i2b+0x1a>
 8006e76:	f240 1145 	movw	r1, #325	@ 0x145
 8006e7a:	4b04      	ldr	r3, [pc, #16]	@ (8006e8c <__i2b+0x24>)
 8006e7c:	4804      	ldr	r0, [pc, #16]	@ (8006e90 <__i2b+0x28>)
 8006e7e:	f001 fc21 	bl	80086c4 <__assert_func>
 8006e82:	2301      	movs	r3, #1
 8006e84:	6144      	str	r4, [r0, #20]
 8006e86:	6103      	str	r3, [r0, #16]
 8006e88:	bd10      	pop	{r4, pc}
 8006e8a:	bf00      	nop
 8006e8c:	080097ab 	.word	0x080097ab
 8006e90:	080097bc 	.word	0x080097bc

08006e94 <__multiply>:
 8006e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e98:	4617      	mov	r7, r2
 8006e9a:	690a      	ldr	r2, [r1, #16]
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	4689      	mov	r9, r1
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	bfa2      	ittt	ge
 8006ea4:	463b      	movge	r3, r7
 8006ea6:	460f      	movge	r7, r1
 8006ea8:	4699      	movge	r9, r3
 8006eaa:	693d      	ldr	r5, [r7, #16]
 8006eac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	6879      	ldr	r1, [r7, #4]
 8006eb4:	eb05 060a 	add.w	r6, r5, sl
 8006eb8:	42b3      	cmp	r3, r6
 8006eba:	b085      	sub	sp, #20
 8006ebc:	bfb8      	it	lt
 8006ebe:	3101      	addlt	r1, #1
 8006ec0:	f7ff fe94 	bl	8006bec <_Balloc>
 8006ec4:	b930      	cbnz	r0, 8006ed4 <__multiply+0x40>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006ecc:	4b40      	ldr	r3, [pc, #256]	@ (8006fd0 <__multiply+0x13c>)
 8006ece:	4841      	ldr	r0, [pc, #260]	@ (8006fd4 <__multiply+0x140>)
 8006ed0:	f001 fbf8 	bl	80086c4 <__assert_func>
 8006ed4:	f100 0414 	add.w	r4, r0, #20
 8006ed8:	4623      	mov	r3, r4
 8006eda:	2200      	movs	r2, #0
 8006edc:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006ee0:	4573      	cmp	r3, lr
 8006ee2:	d320      	bcc.n	8006f26 <__multiply+0x92>
 8006ee4:	f107 0814 	add.w	r8, r7, #20
 8006ee8:	f109 0114 	add.w	r1, r9, #20
 8006eec:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006ef0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006ef4:	9302      	str	r3, [sp, #8]
 8006ef6:	1beb      	subs	r3, r5, r7
 8006ef8:	3b15      	subs	r3, #21
 8006efa:	f023 0303 	bic.w	r3, r3, #3
 8006efe:	3304      	adds	r3, #4
 8006f00:	3715      	adds	r7, #21
 8006f02:	42bd      	cmp	r5, r7
 8006f04:	bf38      	it	cc
 8006f06:	2304      	movcc	r3, #4
 8006f08:	9301      	str	r3, [sp, #4]
 8006f0a:	9b02      	ldr	r3, [sp, #8]
 8006f0c:	9103      	str	r1, [sp, #12]
 8006f0e:	428b      	cmp	r3, r1
 8006f10:	d80c      	bhi.n	8006f2c <__multiply+0x98>
 8006f12:	2e00      	cmp	r6, #0
 8006f14:	dd03      	ble.n	8006f1e <__multiply+0x8a>
 8006f16:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d055      	beq.n	8006fca <__multiply+0x136>
 8006f1e:	6106      	str	r6, [r0, #16]
 8006f20:	b005      	add	sp, #20
 8006f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f26:	f843 2b04 	str.w	r2, [r3], #4
 8006f2a:	e7d9      	b.n	8006ee0 <__multiply+0x4c>
 8006f2c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006f30:	f1ba 0f00 	cmp.w	sl, #0
 8006f34:	d01f      	beq.n	8006f76 <__multiply+0xe2>
 8006f36:	46c4      	mov	ip, r8
 8006f38:	46a1      	mov	r9, r4
 8006f3a:	2700      	movs	r7, #0
 8006f3c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006f40:	f8d9 3000 	ldr.w	r3, [r9]
 8006f44:	fa1f fb82 	uxth.w	fp, r2
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f4e:	443b      	add	r3, r7
 8006f50:	f8d9 7000 	ldr.w	r7, [r9]
 8006f54:	0c12      	lsrs	r2, r2, #16
 8006f56:	0c3f      	lsrs	r7, r7, #16
 8006f58:	fb0a 7202 	mla	r2, sl, r2, r7
 8006f5c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f66:	4565      	cmp	r5, ip
 8006f68:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006f6c:	f849 3b04 	str.w	r3, [r9], #4
 8006f70:	d8e4      	bhi.n	8006f3c <__multiply+0xa8>
 8006f72:	9b01      	ldr	r3, [sp, #4]
 8006f74:	50e7      	str	r7, [r4, r3]
 8006f76:	9b03      	ldr	r3, [sp, #12]
 8006f78:	3104      	adds	r1, #4
 8006f7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006f7e:	f1b9 0f00 	cmp.w	r9, #0
 8006f82:	d020      	beq.n	8006fc6 <__multiply+0x132>
 8006f84:	4647      	mov	r7, r8
 8006f86:	46a4      	mov	ip, r4
 8006f88:	f04f 0a00 	mov.w	sl, #0
 8006f8c:	6823      	ldr	r3, [r4, #0]
 8006f8e:	f8b7 b000 	ldrh.w	fp, [r7]
 8006f92:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	fb09 220b 	mla	r2, r9, fp, r2
 8006f9c:	4452      	add	r2, sl
 8006f9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fa2:	f84c 3b04 	str.w	r3, [ip], #4
 8006fa6:	f857 3b04 	ldr.w	r3, [r7], #4
 8006faa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fae:	f8bc 3000 	ldrh.w	r3, [ip]
 8006fb2:	42bd      	cmp	r5, r7
 8006fb4:	fb09 330a 	mla	r3, r9, sl, r3
 8006fb8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006fbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fc0:	d8e5      	bhi.n	8006f8e <__multiply+0xfa>
 8006fc2:	9a01      	ldr	r2, [sp, #4]
 8006fc4:	50a3      	str	r3, [r4, r2]
 8006fc6:	3404      	adds	r4, #4
 8006fc8:	e79f      	b.n	8006f0a <__multiply+0x76>
 8006fca:	3e01      	subs	r6, #1
 8006fcc:	e7a1      	b.n	8006f12 <__multiply+0x7e>
 8006fce:	bf00      	nop
 8006fd0:	080097ab 	.word	0x080097ab
 8006fd4:	080097bc 	.word	0x080097bc

08006fd8 <__pow5mult>:
 8006fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fdc:	4615      	mov	r5, r2
 8006fde:	f012 0203 	ands.w	r2, r2, #3
 8006fe2:	4607      	mov	r7, r0
 8006fe4:	460e      	mov	r6, r1
 8006fe6:	d007      	beq.n	8006ff8 <__pow5mult+0x20>
 8006fe8:	4c25      	ldr	r4, [pc, #148]	@ (8007080 <__pow5mult+0xa8>)
 8006fea:	3a01      	subs	r2, #1
 8006fec:	2300      	movs	r3, #0
 8006fee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006ff2:	f7ff fe5d 	bl	8006cb0 <__multadd>
 8006ff6:	4606      	mov	r6, r0
 8006ff8:	10ad      	asrs	r5, r5, #2
 8006ffa:	d03d      	beq.n	8007078 <__pow5mult+0xa0>
 8006ffc:	69fc      	ldr	r4, [r7, #28]
 8006ffe:	b97c      	cbnz	r4, 8007020 <__pow5mult+0x48>
 8007000:	2010      	movs	r0, #16
 8007002:	f7ff fd3d 	bl	8006a80 <malloc>
 8007006:	4602      	mov	r2, r0
 8007008:	61f8      	str	r0, [r7, #28]
 800700a:	b928      	cbnz	r0, 8007018 <__pow5mult+0x40>
 800700c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007010:	4b1c      	ldr	r3, [pc, #112]	@ (8007084 <__pow5mult+0xac>)
 8007012:	481d      	ldr	r0, [pc, #116]	@ (8007088 <__pow5mult+0xb0>)
 8007014:	f001 fb56 	bl	80086c4 <__assert_func>
 8007018:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800701c:	6004      	str	r4, [r0, #0]
 800701e:	60c4      	str	r4, [r0, #12]
 8007020:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007024:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007028:	b94c      	cbnz	r4, 800703e <__pow5mult+0x66>
 800702a:	f240 2171 	movw	r1, #625	@ 0x271
 800702e:	4638      	mov	r0, r7
 8007030:	f7ff ff1a 	bl	8006e68 <__i2b>
 8007034:	2300      	movs	r3, #0
 8007036:	4604      	mov	r4, r0
 8007038:	f8c8 0008 	str.w	r0, [r8, #8]
 800703c:	6003      	str	r3, [r0, #0]
 800703e:	f04f 0900 	mov.w	r9, #0
 8007042:	07eb      	lsls	r3, r5, #31
 8007044:	d50a      	bpl.n	800705c <__pow5mult+0x84>
 8007046:	4631      	mov	r1, r6
 8007048:	4622      	mov	r2, r4
 800704a:	4638      	mov	r0, r7
 800704c:	f7ff ff22 	bl	8006e94 <__multiply>
 8007050:	4680      	mov	r8, r0
 8007052:	4631      	mov	r1, r6
 8007054:	4638      	mov	r0, r7
 8007056:	f7ff fe09 	bl	8006c6c <_Bfree>
 800705a:	4646      	mov	r6, r8
 800705c:	106d      	asrs	r5, r5, #1
 800705e:	d00b      	beq.n	8007078 <__pow5mult+0xa0>
 8007060:	6820      	ldr	r0, [r4, #0]
 8007062:	b938      	cbnz	r0, 8007074 <__pow5mult+0x9c>
 8007064:	4622      	mov	r2, r4
 8007066:	4621      	mov	r1, r4
 8007068:	4638      	mov	r0, r7
 800706a:	f7ff ff13 	bl	8006e94 <__multiply>
 800706e:	6020      	str	r0, [r4, #0]
 8007070:	f8c0 9000 	str.w	r9, [r0]
 8007074:	4604      	mov	r4, r0
 8007076:	e7e4      	b.n	8007042 <__pow5mult+0x6a>
 8007078:	4630      	mov	r0, r6
 800707a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800707e:	bf00      	nop
 8007080:	080098cc 	.word	0x080098cc
 8007084:	0800973c 	.word	0x0800973c
 8007088:	080097bc 	.word	0x080097bc

0800708c <__lshift>:
 800708c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007090:	460c      	mov	r4, r1
 8007092:	4607      	mov	r7, r0
 8007094:	4691      	mov	r9, r2
 8007096:	6923      	ldr	r3, [r4, #16]
 8007098:	6849      	ldr	r1, [r1, #4]
 800709a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800709e:	68a3      	ldr	r3, [r4, #8]
 80070a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070a4:	f108 0601 	add.w	r6, r8, #1
 80070a8:	42b3      	cmp	r3, r6
 80070aa:	db0b      	blt.n	80070c4 <__lshift+0x38>
 80070ac:	4638      	mov	r0, r7
 80070ae:	f7ff fd9d 	bl	8006bec <_Balloc>
 80070b2:	4605      	mov	r5, r0
 80070b4:	b948      	cbnz	r0, 80070ca <__lshift+0x3e>
 80070b6:	4602      	mov	r2, r0
 80070b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80070bc:	4b27      	ldr	r3, [pc, #156]	@ (800715c <__lshift+0xd0>)
 80070be:	4828      	ldr	r0, [pc, #160]	@ (8007160 <__lshift+0xd4>)
 80070c0:	f001 fb00 	bl	80086c4 <__assert_func>
 80070c4:	3101      	adds	r1, #1
 80070c6:	005b      	lsls	r3, r3, #1
 80070c8:	e7ee      	b.n	80070a8 <__lshift+0x1c>
 80070ca:	2300      	movs	r3, #0
 80070cc:	f100 0114 	add.w	r1, r0, #20
 80070d0:	f100 0210 	add.w	r2, r0, #16
 80070d4:	4618      	mov	r0, r3
 80070d6:	4553      	cmp	r3, sl
 80070d8:	db33      	blt.n	8007142 <__lshift+0xb6>
 80070da:	6920      	ldr	r0, [r4, #16]
 80070dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80070e0:	f104 0314 	add.w	r3, r4, #20
 80070e4:	f019 091f 	ands.w	r9, r9, #31
 80070e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80070ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80070f0:	d02b      	beq.n	800714a <__lshift+0xbe>
 80070f2:	468a      	mov	sl, r1
 80070f4:	2200      	movs	r2, #0
 80070f6:	f1c9 0e20 	rsb	lr, r9, #32
 80070fa:	6818      	ldr	r0, [r3, #0]
 80070fc:	fa00 f009 	lsl.w	r0, r0, r9
 8007100:	4310      	orrs	r0, r2
 8007102:	f84a 0b04 	str.w	r0, [sl], #4
 8007106:	f853 2b04 	ldr.w	r2, [r3], #4
 800710a:	459c      	cmp	ip, r3
 800710c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007110:	d8f3      	bhi.n	80070fa <__lshift+0x6e>
 8007112:	ebac 0304 	sub.w	r3, ip, r4
 8007116:	3b15      	subs	r3, #21
 8007118:	f023 0303 	bic.w	r3, r3, #3
 800711c:	3304      	adds	r3, #4
 800711e:	f104 0015 	add.w	r0, r4, #21
 8007122:	4560      	cmp	r0, ip
 8007124:	bf88      	it	hi
 8007126:	2304      	movhi	r3, #4
 8007128:	50ca      	str	r2, [r1, r3]
 800712a:	b10a      	cbz	r2, 8007130 <__lshift+0xa4>
 800712c:	f108 0602 	add.w	r6, r8, #2
 8007130:	3e01      	subs	r6, #1
 8007132:	4638      	mov	r0, r7
 8007134:	4621      	mov	r1, r4
 8007136:	612e      	str	r6, [r5, #16]
 8007138:	f7ff fd98 	bl	8006c6c <_Bfree>
 800713c:	4628      	mov	r0, r5
 800713e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007142:	f842 0f04 	str.w	r0, [r2, #4]!
 8007146:	3301      	adds	r3, #1
 8007148:	e7c5      	b.n	80070d6 <__lshift+0x4a>
 800714a:	3904      	subs	r1, #4
 800714c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007150:	459c      	cmp	ip, r3
 8007152:	f841 2f04 	str.w	r2, [r1, #4]!
 8007156:	d8f9      	bhi.n	800714c <__lshift+0xc0>
 8007158:	e7ea      	b.n	8007130 <__lshift+0xa4>
 800715a:	bf00      	nop
 800715c:	080097ab 	.word	0x080097ab
 8007160:	080097bc 	.word	0x080097bc

08007164 <__mcmp>:
 8007164:	4603      	mov	r3, r0
 8007166:	690a      	ldr	r2, [r1, #16]
 8007168:	6900      	ldr	r0, [r0, #16]
 800716a:	b530      	push	{r4, r5, lr}
 800716c:	1a80      	subs	r0, r0, r2
 800716e:	d10e      	bne.n	800718e <__mcmp+0x2a>
 8007170:	3314      	adds	r3, #20
 8007172:	3114      	adds	r1, #20
 8007174:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007178:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800717c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007180:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007184:	4295      	cmp	r5, r2
 8007186:	d003      	beq.n	8007190 <__mcmp+0x2c>
 8007188:	d205      	bcs.n	8007196 <__mcmp+0x32>
 800718a:	f04f 30ff 	mov.w	r0, #4294967295
 800718e:	bd30      	pop	{r4, r5, pc}
 8007190:	42a3      	cmp	r3, r4
 8007192:	d3f3      	bcc.n	800717c <__mcmp+0x18>
 8007194:	e7fb      	b.n	800718e <__mcmp+0x2a>
 8007196:	2001      	movs	r0, #1
 8007198:	e7f9      	b.n	800718e <__mcmp+0x2a>
	...

0800719c <__mdiff>:
 800719c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a0:	4689      	mov	r9, r1
 80071a2:	4606      	mov	r6, r0
 80071a4:	4611      	mov	r1, r2
 80071a6:	4648      	mov	r0, r9
 80071a8:	4614      	mov	r4, r2
 80071aa:	f7ff ffdb 	bl	8007164 <__mcmp>
 80071ae:	1e05      	subs	r5, r0, #0
 80071b0:	d112      	bne.n	80071d8 <__mdiff+0x3c>
 80071b2:	4629      	mov	r1, r5
 80071b4:	4630      	mov	r0, r6
 80071b6:	f7ff fd19 	bl	8006bec <_Balloc>
 80071ba:	4602      	mov	r2, r0
 80071bc:	b928      	cbnz	r0, 80071ca <__mdiff+0x2e>
 80071be:	f240 2137 	movw	r1, #567	@ 0x237
 80071c2:	4b3e      	ldr	r3, [pc, #248]	@ (80072bc <__mdiff+0x120>)
 80071c4:	483e      	ldr	r0, [pc, #248]	@ (80072c0 <__mdiff+0x124>)
 80071c6:	f001 fa7d 	bl	80086c4 <__assert_func>
 80071ca:	2301      	movs	r3, #1
 80071cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80071d0:	4610      	mov	r0, r2
 80071d2:	b003      	add	sp, #12
 80071d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071d8:	bfbc      	itt	lt
 80071da:	464b      	movlt	r3, r9
 80071dc:	46a1      	movlt	r9, r4
 80071de:	4630      	mov	r0, r6
 80071e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80071e4:	bfba      	itte	lt
 80071e6:	461c      	movlt	r4, r3
 80071e8:	2501      	movlt	r5, #1
 80071ea:	2500      	movge	r5, #0
 80071ec:	f7ff fcfe 	bl	8006bec <_Balloc>
 80071f0:	4602      	mov	r2, r0
 80071f2:	b918      	cbnz	r0, 80071fc <__mdiff+0x60>
 80071f4:	f240 2145 	movw	r1, #581	@ 0x245
 80071f8:	4b30      	ldr	r3, [pc, #192]	@ (80072bc <__mdiff+0x120>)
 80071fa:	e7e3      	b.n	80071c4 <__mdiff+0x28>
 80071fc:	f100 0b14 	add.w	fp, r0, #20
 8007200:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007204:	f109 0310 	add.w	r3, r9, #16
 8007208:	60c5      	str	r5, [r0, #12]
 800720a:	f04f 0c00 	mov.w	ip, #0
 800720e:	f109 0514 	add.w	r5, r9, #20
 8007212:	46d9      	mov	r9, fp
 8007214:	6926      	ldr	r6, [r4, #16]
 8007216:	f104 0e14 	add.w	lr, r4, #20
 800721a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800721e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007222:	9301      	str	r3, [sp, #4]
 8007224:	9b01      	ldr	r3, [sp, #4]
 8007226:	f85e 0b04 	ldr.w	r0, [lr], #4
 800722a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800722e:	b281      	uxth	r1, r0
 8007230:	9301      	str	r3, [sp, #4]
 8007232:	fa1f f38a 	uxth.w	r3, sl
 8007236:	1a5b      	subs	r3, r3, r1
 8007238:	0c00      	lsrs	r0, r0, #16
 800723a:	4463      	add	r3, ip
 800723c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007240:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007244:	b29b      	uxth	r3, r3
 8007246:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800724a:	4576      	cmp	r6, lr
 800724c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007250:	f849 3b04 	str.w	r3, [r9], #4
 8007254:	d8e6      	bhi.n	8007224 <__mdiff+0x88>
 8007256:	1b33      	subs	r3, r6, r4
 8007258:	3b15      	subs	r3, #21
 800725a:	f023 0303 	bic.w	r3, r3, #3
 800725e:	3415      	adds	r4, #21
 8007260:	3304      	adds	r3, #4
 8007262:	42a6      	cmp	r6, r4
 8007264:	bf38      	it	cc
 8007266:	2304      	movcc	r3, #4
 8007268:	441d      	add	r5, r3
 800726a:	445b      	add	r3, fp
 800726c:	461e      	mov	r6, r3
 800726e:	462c      	mov	r4, r5
 8007270:	4544      	cmp	r4, r8
 8007272:	d30e      	bcc.n	8007292 <__mdiff+0xf6>
 8007274:	f108 0103 	add.w	r1, r8, #3
 8007278:	1b49      	subs	r1, r1, r5
 800727a:	f021 0103 	bic.w	r1, r1, #3
 800727e:	3d03      	subs	r5, #3
 8007280:	45a8      	cmp	r8, r5
 8007282:	bf38      	it	cc
 8007284:	2100      	movcc	r1, #0
 8007286:	440b      	add	r3, r1
 8007288:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800728c:	b199      	cbz	r1, 80072b6 <__mdiff+0x11a>
 800728e:	6117      	str	r7, [r2, #16]
 8007290:	e79e      	b.n	80071d0 <__mdiff+0x34>
 8007292:	46e6      	mov	lr, ip
 8007294:	f854 1b04 	ldr.w	r1, [r4], #4
 8007298:	fa1f fc81 	uxth.w	ip, r1
 800729c:	44f4      	add	ip, lr
 800729e:	0c08      	lsrs	r0, r1, #16
 80072a0:	4471      	add	r1, lr
 80072a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80072a6:	b289      	uxth	r1, r1
 80072a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80072ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80072b0:	f846 1b04 	str.w	r1, [r6], #4
 80072b4:	e7dc      	b.n	8007270 <__mdiff+0xd4>
 80072b6:	3f01      	subs	r7, #1
 80072b8:	e7e6      	b.n	8007288 <__mdiff+0xec>
 80072ba:	bf00      	nop
 80072bc:	080097ab 	.word	0x080097ab
 80072c0:	080097bc 	.word	0x080097bc

080072c4 <__ulp>:
 80072c4:	4b0e      	ldr	r3, [pc, #56]	@ (8007300 <__ulp+0x3c>)
 80072c6:	400b      	ands	r3, r1
 80072c8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	dc08      	bgt.n	80072e2 <__ulp+0x1e>
 80072d0:	425b      	negs	r3, r3
 80072d2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80072d6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80072da:	da04      	bge.n	80072e6 <__ulp+0x22>
 80072dc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80072e0:	4113      	asrs	r3, r2
 80072e2:	2200      	movs	r2, #0
 80072e4:	e008      	b.n	80072f8 <__ulp+0x34>
 80072e6:	f1a2 0314 	sub.w	r3, r2, #20
 80072ea:	2b1e      	cmp	r3, #30
 80072ec:	bfd6      	itet	le
 80072ee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80072f2:	2201      	movgt	r2, #1
 80072f4:	40da      	lsrle	r2, r3
 80072f6:	2300      	movs	r3, #0
 80072f8:	4619      	mov	r1, r3
 80072fa:	4610      	mov	r0, r2
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	7ff00000 	.word	0x7ff00000

08007304 <__b2d>:
 8007304:	6902      	ldr	r2, [r0, #16]
 8007306:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007308:	f100 0614 	add.w	r6, r0, #20
 800730c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007310:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007314:	4f1e      	ldr	r7, [pc, #120]	@ (8007390 <__b2d+0x8c>)
 8007316:	4620      	mov	r0, r4
 8007318:	f7ff fd5a 	bl	8006dd0 <__hi0bits>
 800731c:	4603      	mov	r3, r0
 800731e:	f1c0 0020 	rsb	r0, r0, #32
 8007322:	2b0a      	cmp	r3, #10
 8007324:	f1a2 0504 	sub.w	r5, r2, #4
 8007328:	6008      	str	r0, [r1, #0]
 800732a:	dc12      	bgt.n	8007352 <__b2d+0x4e>
 800732c:	42ae      	cmp	r6, r5
 800732e:	bf2c      	ite	cs
 8007330:	2200      	movcs	r2, #0
 8007332:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007336:	f1c3 0c0b 	rsb	ip, r3, #11
 800733a:	3315      	adds	r3, #21
 800733c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007340:	fa04 f303 	lsl.w	r3, r4, r3
 8007344:	fa22 f20c 	lsr.w	r2, r2, ip
 8007348:	ea4e 0107 	orr.w	r1, lr, r7
 800734c:	431a      	orrs	r2, r3
 800734e:	4610      	mov	r0, r2
 8007350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007352:	42ae      	cmp	r6, r5
 8007354:	bf36      	itet	cc
 8007356:	f1a2 0508 	subcc.w	r5, r2, #8
 800735a:	2200      	movcs	r2, #0
 800735c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007360:	3b0b      	subs	r3, #11
 8007362:	d012      	beq.n	800738a <__b2d+0x86>
 8007364:	f1c3 0720 	rsb	r7, r3, #32
 8007368:	fa22 f107 	lsr.w	r1, r2, r7
 800736c:	409c      	lsls	r4, r3
 800736e:	430c      	orrs	r4, r1
 8007370:	42b5      	cmp	r5, r6
 8007372:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007376:	bf94      	ite	ls
 8007378:	2400      	movls	r4, #0
 800737a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800737e:	409a      	lsls	r2, r3
 8007380:	40fc      	lsrs	r4, r7
 8007382:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007386:	4322      	orrs	r2, r4
 8007388:	e7e1      	b.n	800734e <__b2d+0x4a>
 800738a:	ea44 0107 	orr.w	r1, r4, r7
 800738e:	e7de      	b.n	800734e <__b2d+0x4a>
 8007390:	3ff00000 	.word	0x3ff00000

08007394 <__d2b>:
 8007394:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007398:	2101      	movs	r1, #1
 800739a:	4690      	mov	r8, r2
 800739c:	4699      	mov	r9, r3
 800739e:	9e08      	ldr	r6, [sp, #32]
 80073a0:	f7ff fc24 	bl	8006bec <_Balloc>
 80073a4:	4604      	mov	r4, r0
 80073a6:	b930      	cbnz	r0, 80073b6 <__d2b+0x22>
 80073a8:	4602      	mov	r2, r0
 80073aa:	f240 310f 	movw	r1, #783	@ 0x30f
 80073ae:	4b23      	ldr	r3, [pc, #140]	@ (800743c <__d2b+0xa8>)
 80073b0:	4823      	ldr	r0, [pc, #140]	@ (8007440 <__d2b+0xac>)
 80073b2:	f001 f987 	bl	80086c4 <__assert_func>
 80073b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80073ba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073be:	b10d      	cbz	r5, 80073c4 <__d2b+0x30>
 80073c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073c4:	9301      	str	r3, [sp, #4]
 80073c6:	f1b8 0300 	subs.w	r3, r8, #0
 80073ca:	d024      	beq.n	8007416 <__d2b+0x82>
 80073cc:	4668      	mov	r0, sp
 80073ce:	9300      	str	r3, [sp, #0]
 80073d0:	f7ff fd1d 	bl	8006e0e <__lo0bits>
 80073d4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80073d8:	b1d8      	cbz	r0, 8007412 <__d2b+0x7e>
 80073da:	f1c0 0320 	rsb	r3, r0, #32
 80073de:	fa02 f303 	lsl.w	r3, r2, r3
 80073e2:	430b      	orrs	r3, r1
 80073e4:	40c2      	lsrs	r2, r0
 80073e6:	6163      	str	r3, [r4, #20]
 80073e8:	9201      	str	r2, [sp, #4]
 80073ea:	9b01      	ldr	r3, [sp, #4]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	bf0c      	ite	eq
 80073f0:	2201      	moveq	r2, #1
 80073f2:	2202      	movne	r2, #2
 80073f4:	61a3      	str	r3, [r4, #24]
 80073f6:	6122      	str	r2, [r4, #16]
 80073f8:	b1ad      	cbz	r5, 8007426 <__d2b+0x92>
 80073fa:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80073fe:	4405      	add	r5, r0
 8007400:	6035      	str	r5, [r6, #0]
 8007402:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007408:	6018      	str	r0, [r3, #0]
 800740a:	4620      	mov	r0, r4
 800740c:	b002      	add	sp, #8
 800740e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007412:	6161      	str	r1, [r4, #20]
 8007414:	e7e9      	b.n	80073ea <__d2b+0x56>
 8007416:	a801      	add	r0, sp, #4
 8007418:	f7ff fcf9 	bl	8006e0e <__lo0bits>
 800741c:	9b01      	ldr	r3, [sp, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	6163      	str	r3, [r4, #20]
 8007422:	3020      	adds	r0, #32
 8007424:	e7e7      	b.n	80073f6 <__d2b+0x62>
 8007426:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800742a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800742e:	6030      	str	r0, [r6, #0]
 8007430:	6918      	ldr	r0, [r3, #16]
 8007432:	f7ff fccd 	bl	8006dd0 <__hi0bits>
 8007436:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800743a:	e7e4      	b.n	8007406 <__d2b+0x72>
 800743c:	080097ab 	.word	0x080097ab
 8007440:	080097bc 	.word	0x080097bc

08007444 <__ratio>:
 8007444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007448:	b085      	sub	sp, #20
 800744a:	e9cd 1000 	strd	r1, r0, [sp]
 800744e:	a902      	add	r1, sp, #8
 8007450:	f7ff ff58 	bl	8007304 <__b2d>
 8007454:	468b      	mov	fp, r1
 8007456:	4606      	mov	r6, r0
 8007458:	460f      	mov	r7, r1
 800745a:	9800      	ldr	r0, [sp, #0]
 800745c:	a903      	add	r1, sp, #12
 800745e:	f7ff ff51 	bl	8007304 <__b2d>
 8007462:	460d      	mov	r5, r1
 8007464:	9b01      	ldr	r3, [sp, #4]
 8007466:	4689      	mov	r9, r1
 8007468:	6919      	ldr	r1, [r3, #16]
 800746a:	9b00      	ldr	r3, [sp, #0]
 800746c:	4604      	mov	r4, r0
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	4630      	mov	r0, r6
 8007472:	1ac9      	subs	r1, r1, r3
 8007474:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007478:	1a9b      	subs	r3, r3, r2
 800747a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800747e:	2b00      	cmp	r3, #0
 8007480:	bfcd      	iteet	gt
 8007482:	463a      	movgt	r2, r7
 8007484:	462a      	movle	r2, r5
 8007486:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800748a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800748e:	bfd8      	it	le
 8007490:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007494:	464b      	mov	r3, r9
 8007496:	4622      	mov	r2, r4
 8007498:	4659      	mov	r1, fp
 800749a:	f7f9 f947 	bl	800072c <__aeabi_ddiv>
 800749e:	b005      	add	sp, #20
 80074a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080074a4 <__copybits>:
 80074a4:	3901      	subs	r1, #1
 80074a6:	b570      	push	{r4, r5, r6, lr}
 80074a8:	1149      	asrs	r1, r1, #5
 80074aa:	6914      	ldr	r4, [r2, #16]
 80074ac:	3101      	adds	r1, #1
 80074ae:	f102 0314 	add.w	r3, r2, #20
 80074b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80074b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80074ba:	1f05      	subs	r5, r0, #4
 80074bc:	42a3      	cmp	r3, r4
 80074be:	d30c      	bcc.n	80074da <__copybits+0x36>
 80074c0:	1aa3      	subs	r3, r4, r2
 80074c2:	3b11      	subs	r3, #17
 80074c4:	f023 0303 	bic.w	r3, r3, #3
 80074c8:	3211      	adds	r2, #17
 80074ca:	42a2      	cmp	r2, r4
 80074cc:	bf88      	it	hi
 80074ce:	2300      	movhi	r3, #0
 80074d0:	4418      	add	r0, r3
 80074d2:	2300      	movs	r3, #0
 80074d4:	4288      	cmp	r0, r1
 80074d6:	d305      	bcc.n	80074e4 <__copybits+0x40>
 80074d8:	bd70      	pop	{r4, r5, r6, pc}
 80074da:	f853 6b04 	ldr.w	r6, [r3], #4
 80074de:	f845 6f04 	str.w	r6, [r5, #4]!
 80074e2:	e7eb      	b.n	80074bc <__copybits+0x18>
 80074e4:	f840 3b04 	str.w	r3, [r0], #4
 80074e8:	e7f4      	b.n	80074d4 <__copybits+0x30>

080074ea <__any_on>:
 80074ea:	f100 0214 	add.w	r2, r0, #20
 80074ee:	6900      	ldr	r0, [r0, #16]
 80074f0:	114b      	asrs	r3, r1, #5
 80074f2:	4298      	cmp	r0, r3
 80074f4:	b510      	push	{r4, lr}
 80074f6:	db11      	blt.n	800751c <__any_on+0x32>
 80074f8:	dd0a      	ble.n	8007510 <__any_on+0x26>
 80074fa:	f011 011f 	ands.w	r1, r1, #31
 80074fe:	d007      	beq.n	8007510 <__any_on+0x26>
 8007500:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007504:	fa24 f001 	lsr.w	r0, r4, r1
 8007508:	fa00 f101 	lsl.w	r1, r0, r1
 800750c:	428c      	cmp	r4, r1
 800750e:	d10b      	bne.n	8007528 <__any_on+0x3e>
 8007510:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007514:	4293      	cmp	r3, r2
 8007516:	d803      	bhi.n	8007520 <__any_on+0x36>
 8007518:	2000      	movs	r0, #0
 800751a:	bd10      	pop	{r4, pc}
 800751c:	4603      	mov	r3, r0
 800751e:	e7f7      	b.n	8007510 <__any_on+0x26>
 8007520:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007524:	2900      	cmp	r1, #0
 8007526:	d0f5      	beq.n	8007514 <__any_on+0x2a>
 8007528:	2001      	movs	r0, #1
 800752a:	e7f6      	b.n	800751a <__any_on+0x30>

0800752c <sulp>:
 800752c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007530:	460f      	mov	r7, r1
 8007532:	4690      	mov	r8, r2
 8007534:	f7ff fec6 	bl	80072c4 <__ulp>
 8007538:	4604      	mov	r4, r0
 800753a:	460d      	mov	r5, r1
 800753c:	f1b8 0f00 	cmp.w	r8, #0
 8007540:	d011      	beq.n	8007566 <sulp+0x3a>
 8007542:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007546:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800754a:	2b00      	cmp	r3, #0
 800754c:	dd0b      	ble.n	8007566 <sulp+0x3a>
 800754e:	2400      	movs	r4, #0
 8007550:	051b      	lsls	r3, r3, #20
 8007552:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007556:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800755a:	4622      	mov	r2, r4
 800755c:	462b      	mov	r3, r5
 800755e:	f7f8 ffbb 	bl	80004d8 <__aeabi_dmul>
 8007562:	4604      	mov	r4, r0
 8007564:	460d      	mov	r5, r1
 8007566:	4620      	mov	r0, r4
 8007568:	4629      	mov	r1, r5
 800756a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007570 <_strtod_l>:
 8007570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007574:	b09f      	sub	sp, #124	@ 0x7c
 8007576:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007578:	2200      	movs	r2, #0
 800757a:	460c      	mov	r4, r1
 800757c:	921a      	str	r2, [sp, #104]	@ 0x68
 800757e:	f04f 0a00 	mov.w	sl, #0
 8007582:	f04f 0b00 	mov.w	fp, #0
 8007586:	460a      	mov	r2, r1
 8007588:	9005      	str	r0, [sp, #20]
 800758a:	9219      	str	r2, [sp, #100]	@ 0x64
 800758c:	7811      	ldrb	r1, [r2, #0]
 800758e:	292b      	cmp	r1, #43	@ 0x2b
 8007590:	d048      	beq.n	8007624 <_strtod_l+0xb4>
 8007592:	d836      	bhi.n	8007602 <_strtod_l+0x92>
 8007594:	290d      	cmp	r1, #13
 8007596:	d830      	bhi.n	80075fa <_strtod_l+0x8a>
 8007598:	2908      	cmp	r1, #8
 800759a:	d830      	bhi.n	80075fe <_strtod_l+0x8e>
 800759c:	2900      	cmp	r1, #0
 800759e:	d039      	beq.n	8007614 <_strtod_l+0xa4>
 80075a0:	2200      	movs	r2, #0
 80075a2:	920e      	str	r2, [sp, #56]	@ 0x38
 80075a4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80075a6:	782a      	ldrb	r2, [r5, #0]
 80075a8:	2a30      	cmp	r2, #48	@ 0x30
 80075aa:	f040 80b0 	bne.w	800770e <_strtod_l+0x19e>
 80075ae:	786a      	ldrb	r2, [r5, #1]
 80075b0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80075b4:	2a58      	cmp	r2, #88	@ 0x58
 80075b6:	d16c      	bne.n	8007692 <_strtod_l+0x122>
 80075b8:	9302      	str	r3, [sp, #8]
 80075ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075bc:	4a8f      	ldr	r2, [pc, #572]	@ (80077fc <_strtod_l+0x28c>)
 80075be:	9301      	str	r3, [sp, #4]
 80075c0:	ab1a      	add	r3, sp, #104	@ 0x68
 80075c2:	9300      	str	r3, [sp, #0]
 80075c4:	9805      	ldr	r0, [sp, #20]
 80075c6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80075c8:	a919      	add	r1, sp, #100	@ 0x64
 80075ca:	f001 f915 	bl	80087f8 <__gethex>
 80075ce:	f010 060f 	ands.w	r6, r0, #15
 80075d2:	4604      	mov	r4, r0
 80075d4:	d005      	beq.n	80075e2 <_strtod_l+0x72>
 80075d6:	2e06      	cmp	r6, #6
 80075d8:	d126      	bne.n	8007628 <_strtod_l+0xb8>
 80075da:	2300      	movs	r3, #0
 80075dc:	3501      	adds	r5, #1
 80075de:	9519      	str	r5, [sp, #100]	@ 0x64
 80075e0:	930e      	str	r3, [sp, #56]	@ 0x38
 80075e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	f040 8582 	bne.w	80080ee <_strtod_l+0xb7e>
 80075ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075ec:	b1bb      	cbz	r3, 800761e <_strtod_l+0xae>
 80075ee:	4650      	mov	r0, sl
 80075f0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80075f4:	b01f      	add	sp, #124	@ 0x7c
 80075f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075fa:	2920      	cmp	r1, #32
 80075fc:	d1d0      	bne.n	80075a0 <_strtod_l+0x30>
 80075fe:	3201      	adds	r2, #1
 8007600:	e7c3      	b.n	800758a <_strtod_l+0x1a>
 8007602:	292d      	cmp	r1, #45	@ 0x2d
 8007604:	d1cc      	bne.n	80075a0 <_strtod_l+0x30>
 8007606:	2101      	movs	r1, #1
 8007608:	910e      	str	r1, [sp, #56]	@ 0x38
 800760a:	1c51      	adds	r1, r2, #1
 800760c:	9119      	str	r1, [sp, #100]	@ 0x64
 800760e:	7852      	ldrb	r2, [r2, #1]
 8007610:	2a00      	cmp	r2, #0
 8007612:	d1c7      	bne.n	80075a4 <_strtod_l+0x34>
 8007614:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007616:	9419      	str	r4, [sp, #100]	@ 0x64
 8007618:	2b00      	cmp	r3, #0
 800761a:	f040 8566 	bne.w	80080ea <_strtod_l+0xb7a>
 800761e:	4650      	mov	r0, sl
 8007620:	4659      	mov	r1, fp
 8007622:	e7e7      	b.n	80075f4 <_strtod_l+0x84>
 8007624:	2100      	movs	r1, #0
 8007626:	e7ef      	b.n	8007608 <_strtod_l+0x98>
 8007628:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800762a:	b13a      	cbz	r2, 800763c <_strtod_l+0xcc>
 800762c:	2135      	movs	r1, #53	@ 0x35
 800762e:	a81c      	add	r0, sp, #112	@ 0x70
 8007630:	f7ff ff38 	bl	80074a4 <__copybits>
 8007634:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007636:	9805      	ldr	r0, [sp, #20]
 8007638:	f7ff fb18 	bl	8006c6c <_Bfree>
 800763c:	3e01      	subs	r6, #1
 800763e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007640:	2e04      	cmp	r6, #4
 8007642:	d806      	bhi.n	8007652 <_strtod_l+0xe2>
 8007644:	e8df f006 	tbb	[pc, r6]
 8007648:	201d0314 	.word	0x201d0314
 800764c:	14          	.byte	0x14
 800764d:	00          	.byte	0x00
 800764e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007652:	05e1      	lsls	r1, r4, #23
 8007654:	bf48      	it	mi
 8007656:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800765a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800765e:	0d1b      	lsrs	r3, r3, #20
 8007660:	051b      	lsls	r3, r3, #20
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1bd      	bne.n	80075e2 <_strtod_l+0x72>
 8007666:	f7fe fb27 	bl	8005cb8 <__errno>
 800766a:	2322      	movs	r3, #34	@ 0x22
 800766c:	6003      	str	r3, [r0, #0]
 800766e:	e7b8      	b.n	80075e2 <_strtod_l+0x72>
 8007670:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007674:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007678:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800767c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007680:	e7e7      	b.n	8007652 <_strtod_l+0xe2>
 8007682:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007800 <_strtod_l+0x290>
 8007686:	e7e4      	b.n	8007652 <_strtod_l+0xe2>
 8007688:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800768c:	f04f 3aff 	mov.w	sl, #4294967295
 8007690:	e7df      	b.n	8007652 <_strtod_l+0xe2>
 8007692:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007694:	1c5a      	adds	r2, r3, #1
 8007696:	9219      	str	r2, [sp, #100]	@ 0x64
 8007698:	785b      	ldrb	r3, [r3, #1]
 800769a:	2b30      	cmp	r3, #48	@ 0x30
 800769c:	d0f9      	beq.n	8007692 <_strtod_l+0x122>
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d09f      	beq.n	80075e2 <_strtod_l+0x72>
 80076a2:	2301      	movs	r3, #1
 80076a4:	2700      	movs	r7, #0
 80076a6:	220a      	movs	r2, #10
 80076a8:	46b9      	mov	r9, r7
 80076aa:	9308      	str	r3, [sp, #32]
 80076ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076ae:	970b      	str	r7, [sp, #44]	@ 0x2c
 80076b0:	930c      	str	r3, [sp, #48]	@ 0x30
 80076b2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80076b4:	7805      	ldrb	r5, [r0, #0]
 80076b6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80076ba:	b2d9      	uxtb	r1, r3
 80076bc:	2909      	cmp	r1, #9
 80076be:	d928      	bls.n	8007712 <_strtod_l+0x1a2>
 80076c0:	2201      	movs	r2, #1
 80076c2:	4950      	ldr	r1, [pc, #320]	@ (8007804 <_strtod_l+0x294>)
 80076c4:	f000 ffc8 	bl	8008658 <strncmp>
 80076c8:	2800      	cmp	r0, #0
 80076ca:	d032      	beq.n	8007732 <_strtod_l+0x1c2>
 80076cc:	2000      	movs	r0, #0
 80076ce:	462a      	mov	r2, r5
 80076d0:	4603      	mov	r3, r0
 80076d2:	464d      	mov	r5, r9
 80076d4:	900a      	str	r0, [sp, #40]	@ 0x28
 80076d6:	2a65      	cmp	r2, #101	@ 0x65
 80076d8:	d001      	beq.n	80076de <_strtod_l+0x16e>
 80076da:	2a45      	cmp	r2, #69	@ 0x45
 80076dc:	d114      	bne.n	8007708 <_strtod_l+0x198>
 80076de:	b91d      	cbnz	r5, 80076e8 <_strtod_l+0x178>
 80076e0:	9a08      	ldr	r2, [sp, #32]
 80076e2:	4302      	orrs	r2, r0
 80076e4:	d096      	beq.n	8007614 <_strtod_l+0xa4>
 80076e6:	2500      	movs	r5, #0
 80076e8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80076ea:	1c62      	adds	r2, r4, #1
 80076ec:	9219      	str	r2, [sp, #100]	@ 0x64
 80076ee:	7862      	ldrb	r2, [r4, #1]
 80076f0:	2a2b      	cmp	r2, #43	@ 0x2b
 80076f2:	d07a      	beq.n	80077ea <_strtod_l+0x27a>
 80076f4:	2a2d      	cmp	r2, #45	@ 0x2d
 80076f6:	d07e      	beq.n	80077f6 <_strtod_l+0x286>
 80076f8:	f04f 0c00 	mov.w	ip, #0
 80076fc:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007700:	2909      	cmp	r1, #9
 8007702:	f240 8085 	bls.w	8007810 <_strtod_l+0x2a0>
 8007706:	9419      	str	r4, [sp, #100]	@ 0x64
 8007708:	f04f 0800 	mov.w	r8, #0
 800770c:	e0a5      	b.n	800785a <_strtod_l+0x2ea>
 800770e:	2300      	movs	r3, #0
 8007710:	e7c8      	b.n	80076a4 <_strtod_l+0x134>
 8007712:	f1b9 0f08 	cmp.w	r9, #8
 8007716:	bfd8      	it	le
 8007718:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800771a:	f100 0001 	add.w	r0, r0, #1
 800771e:	bfd6      	itet	le
 8007720:	fb02 3301 	mlale	r3, r2, r1, r3
 8007724:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007728:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800772a:	f109 0901 	add.w	r9, r9, #1
 800772e:	9019      	str	r0, [sp, #100]	@ 0x64
 8007730:	e7bf      	b.n	80076b2 <_strtod_l+0x142>
 8007732:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007734:	1c5a      	adds	r2, r3, #1
 8007736:	9219      	str	r2, [sp, #100]	@ 0x64
 8007738:	785a      	ldrb	r2, [r3, #1]
 800773a:	f1b9 0f00 	cmp.w	r9, #0
 800773e:	d03b      	beq.n	80077b8 <_strtod_l+0x248>
 8007740:	464d      	mov	r5, r9
 8007742:	900a      	str	r0, [sp, #40]	@ 0x28
 8007744:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007748:	2b09      	cmp	r3, #9
 800774a:	d912      	bls.n	8007772 <_strtod_l+0x202>
 800774c:	2301      	movs	r3, #1
 800774e:	e7c2      	b.n	80076d6 <_strtod_l+0x166>
 8007750:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007752:	3001      	adds	r0, #1
 8007754:	1c5a      	adds	r2, r3, #1
 8007756:	9219      	str	r2, [sp, #100]	@ 0x64
 8007758:	785a      	ldrb	r2, [r3, #1]
 800775a:	2a30      	cmp	r2, #48	@ 0x30
 800775c:	d0f8      	beq.n	8007750 <_strtod_l+0x1e0>
 800775e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007762:	2b08      	cmp	r3, #8
 8007764:	f200 84c8 	bhi.w	80080f8 <_strtod_l+0xb88>
 8007768:	900a      	str	r0, [sp, #40]	@ 0x28
 800776a:	2000      	movs	r0, #0
 800776c:	4605      	mov	r5, r0
 800776e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007770:	930c      	str	r3, [sp, #48]	@ 0x30
 8007772:	3a30      	subs	r2, #48	@ 0x30
 8007774:	f100 0301 	add.w	r3, r0, #1
 8007778:	d018      	beq.n	80077ac <_strtod_l+0x23c>
 800777a:	462e      	mov	r6, r5
 800777c:	f04f 0e0a 	mov.w	lr, #10
 8007780:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007782:	4419      	add	r1, r3
 8007784:	910a      	str	r1, [sp, #40]	@ 0x28
 8007786:	1c71      	adds	r1, r6, #1
 8007788:	eba1 0c05 	sub.w	ip, r1, r5
 800778c:	4563      	cmp	r3, ip
 800778e:	dc15      	bgt.n	80077bc <_strtod_l+0x24c>
 8007790:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007794:	182b      	adds	r3, r5, r0
 8007796:	2b08      	cmp	r3, #8
 8007798:	f105 0501 	add.w	r5, r5, #1
 800779c:	4405      	add	r5, r0
 800779e:	dc1a      	bgt.n	80077d6 <_strtod_l+0x266>
 80077a0:	230a      	movs	r3, #10
 80077a2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80077a4:	fb03 2301 	mla	r3, r3, r1, r2
 80077a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077aa:	2300      	movs	r3, #0
 80077ac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077ae:	4618      	mov	r0, r3
 80077b0:	1c51      	adds	r1, r2, #1
 80077b2:	9119      	str	r1, [sp, #100]	@ 0x64
 80077b4:	7852      	ldrb	r2, [r2, #1]
 80077b6:	e7c5      	b.n	8007744 <_strtod_l+0x1d4>
 80077b8:	4648      	mov	r0, r9
 80077ba:	e7ce      	b.n	800775a <_strtod_l+0x1ea>
 80077bc:	2e08      	cmp	r6, #8
 80077be:	dc05      	bgt.n	80077cc <_strtod_l+0x25c>
 80077c0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80077c2:	fb0e f606 	mul.w	r6, lr, r6
 80077c6:	960b      	str	r6, [sp, #44]	@ 0x2c
 80077c8:	460e      	mov	r6, r1
 80077ca:	e7dc      	b.n	8007786 <_strtod_l+0x216>
 80077cc:	2910      	cmp	r1, #16
 80077ce:	bfd8      	it	le
 80077d0:	fb0e f707 	mulle.w	r7, lr, r7
 80077d4:	e7f8      	b.n	80077c8 <_strtod_l+0x258>
 80077d6:	2b0f      	cmp	r3, #15
 80077d8:	bfdc      	itt	le
 80077da:	230a      	movle	r3, #10
 80077dc:	fb03 2707 	mlale	r7, r3, r7, r2
 80077e0:	e7e3      	b.n	80077aa <_strtod_l+0x23a>
 80077e2:	2300      	movs	r3, #0
 80077e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80077e6:	2301      	movs	r3, #1
 80077e8:	e77a      	b.n	80076e0 <_strtod_l+0x170>
 80077ea:	f04f 0c00 	mov.w	ip, #0
 80077ee:	1ca2      	adds	r2, r4, #2
 80077f0:	9219      	str	r2, [sp, #100]	@ 0x64
 80077f2:	78a2      	ldrb	r2, [r4, #2]
 80077f4:	e782      	b.n	80076fc <_strtod_l+0x18c>
 80077f6:	f04f 0c01 	mov.w	ip, #1
 80077fa:	e7f8      	b.n	80077ee <_strtod_l+0x27e>
 80077fc:	080099dc 	.word	0x080099dc
 8007800:	7ff00000 	.word	0x7ff00000
 8007804:	08009815 	.word	0x08009815
 8007808:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800780a:	1c51      	adds	r1, r2, #1
 800780c:	9119      	str	r1, [sp, #100]	@ 0x64
 800780e:	7852      	ldrb	r2, [r2, #1]
 8007810:	2a30      	cmp	r2, #48	@ 0x30
 8007812:	d0f9      	beq.n	8007808 <_strtod_l+0x298>
 8007814:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007818:	2908      	cmp	r1, #8
 800781a:	f63f af75 	bhi.w	8007708 <_strtod_l+0x198>
 800781e:	f04f 080a 	mov.w	r8, #10
 8007822:	3a30      	subs	r2, #48	@ 0x30
 8007824:	9209      	str	r2, [sp, #36]	@ 0x24
 8007826:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007828:	920f      	str	r2, [sp, #60]	@ 0x3c
 800782a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800782c:	1c56      	adds	r6, r2, #1
 800782e:	9619      	str	r6, [sp, #100]	@ 0x64
 8007830:	7852      	ldrb	r2, [r2, #1]
 8007832:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007836:	f1be 0f09 	cmp.w	lr, #9
 800783a:	d939      	bls.n	80078b0 <_strtod_l+0x340>
 800783c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800783e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007842:	1a76      	subs	r6, r6, r1
 8007844:	2e08      	cmp	r6, #8
 8007846:	dc03      	bgt.n	8007850 <_strtod_l+0x2e0>
 8007848:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800784a:	4588      	cmp	r8, r1
 800784c:	bfa8      	it	ge
 800784e:	4688      	movge	r8, r1
 8007850:	f1bc 0f00 	cmp.w	ip, #0
 8007854:	d001      	beq.n	800785a <_strtod_l+0x2ea>
 8007856:	f1c8 0800 	rsb	r8, r8, #0
 800785a:	2d00      	cmp	r5, #0
 800785c:	d14e      	bne.n	80078fc <_strtod_l+0x38c>
 800785e:	9908      	ldr	r1, [sp, #32]
 8007860:	4308      	orrs	r0, r1
 8007862:	f47f aebe 	bne.w	80075e2 <_strtod_l+0x72>
 8007866:	2b00      	cmp	r3, #0
 8007868:	f47f aed4 	bne.w	8007614 <_strtod_l+0xa4>
 800786c:	2a69      	cmp	r2, #105	@ 0x69
 800786e:	d028      	beq.n	80078c2 <_strtod_l+0x352>
 8007870:	dc25      	bgt.n	80078be <_strtod_l+0x34e>
 8007872:	2a49      	cmp	r2, #73	@ 0x49
 8007874:	d025      	beq.n	80078c2 <_strtod_l+0x352>
 8007876:	2a4e      	cmp	r2, #78	@ 0x4e
 8007878:	f47f aecc 	bne.w	8007614 <_strtod_l+0xa4>
 800787c:	4999      	ldr	r1, [pc, #612]	@ (8007ae4 <_strtod_l+0x574>)
 800787e:	a819      	add	r0, sp, #100	@ 0x64
 8007880:	f001 f9dc 	bl	8008c3c <__match>
 8007884:	2800      	cmp	r0, #0
 8007886:	f43f aec5 	beq.w	8007614 <_strtod_l+0xa4>
 800788a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800788c:	781b      	ldrb	r3, [r3, #0]
 800788e:	2b28      	cmp	r3, #40	@ 0x28
 8007890:	d12e      	bne.n	80078f0 <_strtod_l+0x380>
 8007892:	4995      	ldr	r1, [pc, #596]	@ (8007ae8 <_strtod_l+0x578>)
 8007894:	aa1c      	add	r2, sp, #112	@ 0x70
 8007896:	a819      	add	r0, sp, #100	@ 0x64
 8007898:	f001 f9e4 	bl	8008c64 <__hexnan>
 800789c:	2805      	cmp	r0, #5
 800789e:	d127      	bne.n	80078f0 <_strtod_l+0x380>
 80078a0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80078a2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80078a6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80078aa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80078ae:	e698      	b.n	80075e2 <_strtod_l+0x72>
 80078b0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078b2:	fb08 2101 	mla	r1, r8, r1, r2
 80078b6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80078ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80078bc:	e7b5      	b.n	800782a <_strtod_l+0x2ba>
 80078be:	2a6e      	cmp	r2, #110	@ 0x6e
 80078c0:	e7da      	b.n	8007878 <_strtod_l+0x308>
 80078c2:	498a      	ldr	r1, [pc, #552]	@ (8007aec <_strtod_l+0x57c>)
 80078c4:	a819      	add	r0, sp, #100	@ 0x64
 80078c6:	f001 f9b9 	bl	8008c3c <__match>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	f43f aea2 	beq.w	8007614 <_strtod_l+0xa4>
 80078d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078d2:	4987      	ldr	r1, [pc, #540]	@ (8007af0 <_strtod_l+0x580>)
 80078d4:	3b01      	subs	r3, #1
 80078d6:	a819      	add	r0, sp, #100	@ 0x64
 80078d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80078da:	f001 f9af 	bl	8008c3c <__match>
 80078de:	b910      	cbnz	r0, 80078e6 <_strtod_l+0x376>
 80078e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078e2:	3301      	adds	r3, #1
 80078e4:	9319      	str	r3, [sp, #100]	@ 0x64
 80078e6:	f04f 0a00 	mov.w	sl, #0
 80078ea:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8007af4 <_strtod_l+0x584>
 80078ee:	e678      	b.n	80075e2 <_strtod_l+0x72>
 80078f0:	4881      	ldr	r0, [pc, #516]	@ (8007af8 <_strtod_l+0x588>)
 80078f2:	f000 fee1 	bl	80086b8 <nan>
 80078f6:	4682      	mov	sl, r0
 80078f8:	468b      	mov	fp, r1
 80078fa:	e672      	b.n	80075e2 <_strtod_l+0x72>
 80078fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078fe:	f1b9 0f00 	cmp.w	r9, #0
 8007902:	bf08      	it	eq
 8007904:	46a9      	moveq	r9, r5
 8007906:	eba8 0303 	sub.w	r3, r8, r3
 800790a:	2d10      	cmp	r5, #16
 800790c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800790e:	462c      	mov	r4, r5
 8007910:	9309      	str	r3, [sp, #36]	@ 0x24
 8007912:	bfa8      	it	ge
 8007914:	2410      	movge	r4, #16
 8007916:	f7f8 fd65 	bl	80003e4 <__aeabi_ui2d>
 800791a:	2d09      	cmp	r5, #9
 800791c:	4682      	mov	sl, r0
 800791e:	468b      	mov	fp, r1
 8007920:	dc11      	bgt.n	8007946 <_strtod_l+0x3d6>
 8007922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007924:	2b00      	cmp	r3, #0
 8007926:	f43f ae5c 	beq.w	80075e2 <_strtod_l+0x72>
 800792a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800792c:	dd76      	ble.n	8007a1c <_strtod_l+0x4ac>
 800792e:	2b16      	cmp	r3, #22
 8007930:	dc5d      	bgt.n	80079ee <_strtod_l+0x47e>
 8007932:	4972      	ldr	r1, [pc, #456]	@ (8007afc <_strtod_l+0x58c>)
 8007934:	4652      	mov	r2, sl
 8007936:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800793a:	465b      	mov	r3, fp
 800793c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007940:	f7f8 fdca 	bl	80004d8 <__aeabi_dmul>
 8007944:	e7d7      	b.n	80078f6 <_strtod_l+0x386>
 8007946:	4b6d      	ldr	r3, [pc, #436]	@ (8007afc <_strtod_l+0x58c>)
 8007948:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800794c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007950:	f7f8 fdc2 	bl	80004d8 <__aeabi_dmul>
 8007954:	4682      	mov	sl, r0
 8007956:	4638      	mov	r0, r7
 8007958:	468b      	mov	fp, r1
 800795a:	f7f8 fd43 	bl	80003e4 <__aeabi_ui2d>
 800795e:	4602      	mov	r2, r0
 8007960:	460b      	mov	r3, r1
 8007962:	4650      	mov	r0, sl
 8007964:	4659      	mov	r1, fp
 8007966:	f7f8 fc01 	bl	800016c <__adddf3>
 800796a:	2d0f      	cmp	r5, #15
 800796c:	4682      	mov	sl, r0
 800796e:	468b      	mov	fp, r1
 8007970:	ddd7      	ble.n	8007922 <_strtod_l+0x3b2>
 8007972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007974:	1b2c      	subs	r4, r5, r4
 8007976:	441c      	add	r4, r3
 8007978:	2c00      	cmp	r4, #0
 800797a:	f340 8093 	ble.w	8007aa4 <_strtod_l+0x534>
 800797e:	f014 030f 	ands.w	r3, r4, #15
 8007982:	d00a      	beq.n	800799a <_strtod_l+0x42a>
 8007984:	495d      	ldr	r1, [pc, #372]	@ (8007afc <_strtod_l+0x58c>)
 8007986:	4652      	mov	r2, sl
 8007988:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800798c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007990:	465b      	mov	r3, fp
 8007992:	f7f8 fda1 	bl	80004d8 <__aeabi_dmul>
 8007996:	4682      	mov	sl, r0
 8007998:	468b      	mov	fp, r1
 800799a:	f034 040f 	bics.w	r4, r4, #15
 800799e:	d073      	beq.n	8007a88 <_strtod_l+0x518>
 80079a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80079a4:	dd49      	ble.n	8007a3a <_strtod_l+0x4ca>
 80079a6:	2400      	movs	r4, #0
 80079a8:	46a0      	mov	r8, r4
 80079aa:	46a1      	mov	r9, r4
 80079ac:	940b      	str	r4, [sp, #44]	@ 0x2c
 80079ae:	2322      	movs	r3, #34	@ 0x22
 80079b0:	f04f 0a00 	mov.w	sl, #0
 80079b4:	9a05      	ldr	r2, [sp, #20]
 80079b6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8007af4 <_strtod_l+0x584>
 80079ba:	6013      	str	r3, [r2, #0]
 80079bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079be:	2b00      	cmp	r3, #0
 80079c0:	f43f ae0f 	beq.w	80075e2 <_strtod_l+0x72>
 80079c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80079c6:	9805      	ldr	r0, [sp, #20]
 80079c8:	f7ff f950 	bl	8006c6c <_Bfree>
 80079cc:	4649      	mov	r1, r9
 80079ce:	9805      	ldr	r0, [sp, #20]
 80079d0:	f7ff f94c 	bl	8006c6c <_Bfree>
 80079d4:	4641      	mov	r1, r8
 80079d6:	9805      	ldr	r0, [sp, #20]
 80079d8:	f7ff f948 	bl	8006c6c <_Bfree>
 80079dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079de:	9805      	ldr	r0, [sp, #20]
 80079e0:	f7ff f944 	bl	8006c6c <_Bfree>
 80079e4:	4621      	mov	r1, r4
 80079e6:	9805      	ldr	r0, [sp, #20]
 80079e8:	f7ff f940 	bl	8006c6c <_Bfree>
 80079ec:	e5f9      	b.n	80075e2 <_strtod_l+0x72>
 80079ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80079f4:	4293      	cmp	r3, r2
 80079f6:	dbbc      	blt.n	8007972 <_strtod_l+0x402>
 80079f8:	4c40      	ldr	r4, [pc, #256]	@ (8007afc <_strtod_l+0x58c>)
 80079fa:	f1c5 050f 	rsb	r5, r5, #15
 80079fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007a02:	4652      	mov	r2, sl
 8007a04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a08:	465b      	mov	r3, fp
 8007a0a:	f7f8 fd65 	bl	80004d8 <__aeabi_dmul>
 8007a0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a10:	1b5d      	subs	r5, r3, r5
 8007a12:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007a16:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007a1a:	e791      	b.n	8007940 <_strtod_l+0x3d0>
 8007a1c:	3316      	adds	r3, #22
 8007a1e:	dba8      	blt.n	8007972 <_strtod_l+0x402>
 8007a20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a22:	4650      	mov	r0, sl
 8007a24:	eba3 0808 	sub.w	r8, r3, r8
 8007a28:	4b34      	ldr	r3, [pc, #208]	@ (8007afc <_strtod_l+0x58c>)
 8007a2a:	4659      	mov	r1, fp
 8007a2c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007a30:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007a34:	f7f8 fe7a 	bl	800072c <__aeabi_ddiv>
 8007a38:	e75d      	b.n	80078f6 <_strtod_l+0x386>
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	4650      	mov	r0, sl
 8007a3e:	4659      	mov	r1, fp
 8007a40:	461e      	mov	r6, r3
 8007a42:	4f2f      	ldr	r7, [pc, #188]	@ (8007b00 <_strtod_l+0x590>)
 8007a44:	1124      	asrs	r4, r4, #4
 8007a46:	2c01      	cmp	r4, #1
 8007a48:	dc21      	bgt.n	8007a8e <_strtod_l+0x51e>
 8007a4a:	b10b      	cbz	r3, 8007a50 <_strtod_l+0x4e0>
 8007a4c:	4682      	mov	sl, r0
 8007a4e:	468b      	mov	fp, r1
 8007a50:	492b      	ldr	r1, [pc, #172]	@ (8007b00 <_strtod_l+0x590>)
 8007a52:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007a56:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007a5a:	4652      	mov	r2, sl
 8007a5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a60:	465b      	mov	r3, fp
 8007a62:	f7f8 fd39 	bl	80004d8 <__aeabi_dmul>
 8007a66:	4b23      	ldr	r3, [pc, #140]	@ (8007af4 <_strtod_l+0x584>)
 8007a68:	460a      	mov	r2, r1
 8007a6a:	400b      	ands	r3, r1
 8007a6c:	4925      	ldr	r1, [pc, #148]	@ (8007b04 <_strtod_l+0x594>)
 8007a6e:	4682      	mov	sl, r0
 8007a70:	428b      	cmp	r3, r1
 8007a72:	d898      	bhi.n	80079a6 <_strtod_l+0x436>
 8007a74:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007a78:	428b      	cmp	r3, r1
 8007a7a:	bf86      	itte	hi
 8007a7c:	f04f 3aff 	movhi.w	sl, #4294967295
 8007a80:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8007b08 <_strtod_l+0x598>
 8007a84:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007a88:	2300      	movs	r3, #0
 8007a8a:	9308      	str	r3, [sp, #32]
 8007a8c:	e076      	b.n	8007b7c <_strtod_l+0x60c>
 8007a8e:	07e2      	lsls	r2, r4, #31
 8007a90:	d504      	bpl.n	8007a9c <_strtod_l+0x52c>
 8007a92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a96:	f7f8 fd1f 	bl	80004d8 <__aeabi_dmul>
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	3601      	adds	r6, #1
 8007a9e:	1064      	asrs	r4, r4, #1
 8007aa0:	3708      	adds	r7, #8
 8007aa2:	e7d0      	b.n	8007a46 <_strtod_l+0x4d6>
 8007aa4:	d0f0      	beq.n	8007a88 <_strtod_l+0x518>
 8007aa6:	4264      	negs	r4, r4
 8007aa8:	f014 020f 	ands.w	r2, r4, #15
 8007aac:	d00a      	beq.n	8007ac4 <_strtod_l+0x554>
 8007aae:	4b13      	ldr	r3, [pc, #76]	@ (8007afc <_strtod_l+0x58c>)
 8007ab0:	4650      	mov	r0, sl
 8007ab2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ab6:	4659      	mov	r1, fp
 8007ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007abc:	f7f8 fe36 	bl	800072c <__aeabi_ddiv>
 8007ac0:	4682      	mov	sl, r0
 8007ac2:	468b      	mov	fp, r1
 8007ac4:	1124      	asrs	r4, r4, #4
 8007ac6:	d0df      	beq.n	8007a88 <_strtod_l+0x518>
 8007ac8:	2c1f      	cmp	r4, #31
 8007aca:	dd1f      	ble.n	8007b0c <_strtod_l+0x59c>
 8007acc:	2400      	movs	r4, #0
 8007ace:	46a0      	mov	r8, r4
 8007ad0:	46a1      	mov	r9, r4
 8007ad2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007ad4:	2322      	movs	r3, #34	@ 0x22
 8007ad6:	9a05      	ldr	r2, [sp, #20]
 8007ad8:	f04f 0a00 	mov.w	sl, #0
 8007adc:	f04f 0b00 	mov.w	fp, #0
 8007ae0:	6013      	str	r3, [r2, #0]
 8007ae2:	e76b      	b.n	80079bc <_strtod_l+0x44c>
 8007ae4:	08009703 	.word	0x08009703
 8007ae8:	080099c8 	.word	0x080099c8
 8007aec:	080096fb 	.word	0x080096fb
 8007af0:	08009732 	.word	0x08009732
 8007af4:	7ff00000 	.word	0x7ff00000
 8007af8:	0800986b 	.word	0x0800986b
 8007afc:	08009900 	.word	0x08009900
 8007b00:	080098d8 	.word	0x080098d8
 8007b04:	7ca00000 	.word	0x7ca00000
 8007b08:	7fefffff 	.word	0x7fefffff
 8007b0c:	f014 0310 	ands.w	r3, r4, #16
 8007b10:	bf18      	it	ne
 8007b12:	236a      	movne	r3, #106	@ 0x6a
 8007b14:	4650      	mov	r0, sl
 8007b16:	9308      	str	r3, [sp, #32]
 8007b18:	4659      	mov	r1, fp
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	4e77      	ldr	r6, [pc, #476]	@ (8007cfc <_strtod_l+0x78c>)
 8007b1e:	07e7      	lsls	r7, r4, #31
 8007b20:	d504      	bpl.n	8007b2c <_strtod_l+0x5bc>
 8007b22:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007b26:	f7f8 fcd7 	bl	80004d8 <__aeabi_dmul>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	1064      	asrs	r4, r4, #1
 8007b2e:	f106 0608 	add.w	r6, r6, #8
 8007b32:	d1f4      	bne.n	8007b1e <_strtod_l+0x5ae>
 8007b34:	b10b      	cbz	r3, 8007b3a <_strtod_l+0x5ca>
 8007b36:	4682      	mov	sl, r0
 8007b38:	468b      	mov	fp, r1
 8007b3a:	9b08      	ldr	r3, [sp, #32]
 8007b3c:	b1b3      	cbz	r3, 8007b6c <_strtod_l+0x5fc>
 8007b3e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007b42:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	4659      	mov	r1, fp
 8007b4a:	dd0f      	ble.n	8007b6c <_strtod_l+0x5fc>
 8007b4c:	2b1f      	cmp	r3, #31
 8007b4e:	dd58      	ble.n	8007c02 <_strtod_l+0x692>
 8007b50:	2b34      	cmp	r3, #52	@ 0x34
 8007b52:	bfd8      	it	le
 8007b54:	f04f 33ff 	movle.w	r3, #4294967295
 8007b58:	f04f 0a00 	mov.w	sl, #0
 8007b5c:	bfcf      	iteee	gt
 8007b5e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007b62:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007b66:	4093      	lslle	r3, r2
 8007b68:	ea03 0b01 	andle.w	fp, r3, r1
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	2300      	movs	r3, #0
 8007b70:	4650      	mov	r0, sl
 8007b72:	4659      	mov	r1, fp
 8007b74:	f7f8 ff18 	bl	80009a8 <__aeabi_dcmpeq>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	d1a7      	bne.n	8007acc <_strtod_l+0x55c>
 8007b7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b7e:	464a      	mov	r2, r9
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007b84:	462b      	mov	r3, r5
 8007b86:	9805      	ldr	r0, [sp, #20]
 8007b88:	f7ff f8d8 	bl	8006d3c <__s2b>
 8007b8c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	f43f af09 	beq.w	80079a6 <_strtod_l+0x436>
 8007b94:	2400      	movs	r4, #0
 8007b96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b9a:	2a00      	cmp	r2, #0
 8007b9c:	eba3 0308 	sub.w	r3, r3, r8
 8007ba0:	bfa8      	it	ge
 8007ba2:	2300      	movge	r3, #0
 8007ba4:	46a0      	mov	r8, r4
 8007ba6:	9312      	str	r3, [sp, #72]	@ 0x48
 8007ba8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007bac:	9316      	str	r3, [sp, #88]	@ 0x58
 8007bae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bb0:	9805      	ldr	r0, [sp, #20]
 8007bb2:	6859      	ldr	r1, [r3, #4]
 8007bb4:	f7ff f81a 	bl	8006bec <_Balloc>
 8007bb8:	4681      	mov	r9, r0
 8007bba:	2800      	cmp	r0, #0
 8007bbc:	f43f aef7 	beq.w	80079ae <_strtod_l+0x43e>
 8007bc0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bc2:	300c      	adds	r0, #12
 8007bc4:	691a      	ldr	r2, [r3, #16]
 8007bc6:	f103 010c 	add.w	r1, r3, #12
 8007bca:	3202      	adds	r2, #2
 8007bcc:	0092      	lsls	r2, r2, #2
 8007bce:	f000 fd65 	bl	800869c <memcpy>
 8007bd2:	ab1c      	add	r3, sp, #112	@ 0x70
 8007bd4:	9301      	str	r3, [sp, #4]
 8007bd6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007bd8:	9300      	str	r3, [sp, #0]
 8007bda:	4652      	mov	r2, sl
 8007bdc:	465b      	mov	r3, fp
 8007bde:	9805      	ldr	r0, [sp, #20]
 8007be0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007be4:	f7ff fbd6 	bl	8007394 <__d2b>
 8007be8:	901a      	str	r0, [sp, #104]	@ 0x68
 8007bea:	2800      	cmp	r0, #0
 8007bec:	f43f aedf 	beq.w	80079ae <_strtod_l+0x43e>
 8007bf0:	2101      	movs	r1, #1
 8007bf2:	9805      	ldr	r0, [sp, #20]
 8007bf4:	f7ff f938 	bl	8006e68 <__i2b>
 8007bf8:	4680      	mov	r8, r0
 8007bfa:	b948      	cbnz	r0, 8007c10 <_strtod_l+0x6a0>
 8007bfc:	f04f 0800 	mov.w	r8, #0
 8007c00:	e6d5      	b.n	80079ae <_strtod_l+0x43e>
 8007c02:	f04f 32ff 	mov.w	r2, #4294967295
 8007c06:	fa02 f303 	lsl.w	r3, r2, r3
 8007c0a:	ea03 0a0a 	and.w	sl, r3, sl
 8007c0e:	e7ad      	b.n	8007b6c <_strtod_l+0x5fc>
 8007c10:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007c12:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007c14:	2d00      	cmp	r5, #0
 8007c16:	bfab      	itete	ge
 8007c18:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007c1a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007c1c:	18ef      	addge	r7, r5, r3
 8007c1e:	1b5e      	sublt	r6, r3, r5
 8007c20:	9b08      	ldr	r3, [sp, #32]
 8007c22:	bfa8      	it	ge
 8007c24:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007c26:	eba5 0503 	sub.w	r5, r5, r3
 8007c2a:	4415      	add	r5, r2
 8007c2c:	4b34      	ldr	r3, [pc, #208]	@ (8007d00 <_strtod_l+0x790>)
 8007c2e:	f105 35ff 	add.w	r5, r5, #4294967295
 8007c32:	bfb8      	it	lt
 8007c34:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007c36:	429d      	cmp	r5, r3
 8007c38:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007c3c:	da50      	bge.n	8007ce0 <_strtod_l+0x770>
 8007c3e:	1b5b      	subs	r3, r3, r5
 8007c40:	2b1f      	cmp	r3, #31
 8007c42:	f04f 0101 	mov.w	r1, #1
 8007c46:	eba2 0203 	sub.w	r2, r2, r3
 8007c4a:	dc3d      	bgt.n	8007cc8 <_strtod_l+0x758>
 8007c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c50:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c52:	2300      	movs	r3, #0
 8007c54:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c56:	18bd      	adds	r5, r7, r2
 8007c58:	9b08      	ldr	r3, [sp, #32]
 8007c5a:	42af      	cmp	r7, r5
 8007c5c:	4416      	add	r6, r2
 8007c5e:	441e      	add	r6, r3
 8007c60:	463b      	mov	r3, r7
 8007c62:	bfa8      	it	ge
 8007c64:	462b      	movge	r3, r5
 8007c66:	42b3      	cmp	r3, r6
 8007c68:	bfa8      	it	ge
 8007c6a:	4633      	movge	r3, r6
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	bfc2      	ittt	gt
 8007c70:	1aed      	subgt	r5, r5, r3
 8007c72:	1af6      	subgt	r6, r6, r3
 8007c74:	1aff      	subgt	r7, r7, r3
 8007c76:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	dd16      	ble.n	8007caa <_strtod_l+0x73a>
 8007c7c:	4641      	mov	r1, r8
 8007c7e:	461a      	mov	r2, r3
 8007c80:	9805      	ldr	r0, [sp, #20]
 8007c82:	f7ff f9a9 	bl	8006fd8 <__pow5mult>
 8007c86:	4680      	mov	r8, r0
 8007c88:	2800      	cmp	r0, #0
 8007c8a:	d0b7      	beq.n	8007bfc <_strtod_l+0x68c>
 8007c8c:	4601      	mov	r1, r0
 8007c8e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007c90:	9805      	ldr	r0, [sp, #20]
 8007c92:	f7ff f8ff 	bl	8006e94 <__multiply>
 8007c96:	900a      	str	r0, [sp, #40]	@ 0x28
 8007c98:	2800      	cmp	r0, #0
 8007c9a:	f43f ae88 	beq.w	80079ae <_strtod_l+0x43e>
 8007c9e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ca0:	9805      	ldr	r0, [sp, #20]
 8007ca2:	f7fe ffe3 	bl	8006c6c <_Bfree>
 8007ca6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ca8:	931a      	str	r3, [sp, #104]	@ 0x68
 8007caa:	2d00      	cmp	r5, #0
 8007cac:	dc1d      	bgt.n	8007cea <_strtod_l+0x77a>
 8007cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	dd27      	ble.n	8007d04 <_strtod_l+0x794>
 8007cb4:	4649      	mov	r1, r9
 8007cb6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007cb8:	9805      	ldr	r0, [sp, #20]
 8007cba:	f7ff f98d 	bl	8006fd8 <__pow5mult>
 8007cbe:	4681      	mov	r9, r0
 8007cc0:	bb00      	cbnz	r0, 8007d04 <_strtod_l+0x794>
 8007cc2:	f04f 0900 	mov.w	r9, #0
 8007cc6:	e672      	b.n	80079ae <_strtod_l+0x43e>
 8007cc8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007ccc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007cd0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007cd4:	35e2      	adds	r5, #226	@ 0xe2
 8007cd6:	fa01 f305 	lsl.w	r3, r1, r5
 8007cda:	9310      	str	r3, [sp, #64]	@ 0x40
 8007cdc:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007cde:	e7ba      	b.n	8007c56 <_strtod_l+0x6e6>
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	9310      	str	r3, [sp, #64]	@ 0x40
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ce8:	e7b5      	b.n	8007c56 <_strtod_l+0x6e6>
 8007cea:	462a      	mov	r2, r5
 8007cec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cee:	9805      	ldr	r0, [sp, #20]
 8007cf0:	f7ff f9cc 	bl	800708c <__lshift>
 8007cf4:	901a      	str	r0, [sp, #104]	@ 0x68
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	d1d9      	bne.n	8007cae <_strtod_l+0x73e>
 8007cfa:	e658      	b.n	80079ae <_strtod_l+0x43e>
 8007cfc:	080099f0 	.word	0x080099f0
 8007d00:	fffffc02 	.word	0xfffffc02
 8007d04:	2e00      	cmp	r6, #0
 8007d06:	dd07      	ble.n	8007d18 <_strtod_l+0x7a8>
 8007d08:	4649      	mov	r1, r9
 8007d0a:	4632      	mov	r2, r6
 8007d0c:	9805      	ldr	r0, [sp, #20]
 8007d0e:	f7ff f9bd 	bl	800708c <__lshift>
 8007d12:	4681      	mov	r9, r0
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d0d4      	beq.n	8007cc2 <_strtod_l+0x752>
 8007d18:	2f00      	cmp	r7, #0
 8007d1a:	dd08      	ble.n	8007d2e <_strtod_l+0x7be>
 8007d1c:	4641      	mov	r1, r8
 8007d1e:	463a      	mov	r2, r7
 8007d20:	9805      	ldr	r0, [sp, #20]
 8007d22:	f7ff f9b3 	bl	800708c <__lshift>
 8007d26:	4680      	mov	r8, r0
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	f43f ae40 	beq.w	80079ae <_strtod_l+0x43e>
 8007d2e:	464a      	mov	r2, r9
 8007d30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d32:	9805      	ldr	r0, [sp, #20]
 8007d34:	f7ff fa32 	bl	800719c <__mdiff>
 8007d38:	4604      	mov	r4, r0
 8007d3a:	2800      	cmp	r0, #0
 8007d3c:	f43f ae37 	beq.w	80079ae <_strtod_l+0x43e>
 8007d40:	68c3      	ldr	r3, [r0, #12]
 8007d42:	4641      	mov	r1, r8
 8007d44:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007d46:	2300      	movs	r3, #0
 8007d48:	60c3      	str	r3, [r0, #12]
 8007d4a:	f7ff fa0b 	bl	8007164 <__mcmp>
 8007d4e:	2800      	cmp	r0, #0
 8007d50:	da3d      	bge.n	8007dce <_strtod_l+0x85e>
 8007d52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d54:	ea53 030a 	orrs.w	r3, r3, sl
 8007d58:	d163      	bne.n	8007e22 <_strtod_l+0x8b2>
 8007d5a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d15f      	bne.n	8007e22 <_strtod_l+0x8b2>
 8007d62:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d66:	0d1b      	lsrs	r3, r3, #20
 8007d68:	051b      	lsls	r3, r3, #20
 8007d6a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d6e:	d958      	bls.n	8007e22 <_strtod_l+0x8b2>
 8007d70:	6963      	ldr	r3, [r4, #20]
 8007d72:	b913      	cbnz	r3, 8007d7a <_strtod_l+0x80a>
 8007d74:	6923      	ldr	r3, [r4, #16]
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	dd53      	ble.n	8007e22 <_strtod_l+0x8b2>
 8007d7a:	4621      	mov	r1, r4
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	9805      	ldr	r0, [sp, #20]
 8007d80:	f7ff f984 	bl	800708c <__lshift>
 8007d84:	4641      	mov	r1, r8
 8007d86:	4604      	mov	r4, r0
 8007d88:	f7ff f9ec 	bl	8007164 <__mcmp>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	dd48      	ble.n	8007e22 <_strtod_l+0x8b2>
 8007d90:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d94:	9a08      	ldr	r2, [sp, #32]
 8007d96:	0d1b      	lsrs	r3, r3, #20
 8007d98:	051b      	lsls	r3, r3, #20
 8007d9a:	2a00      	cmp	r2, #0
 8007d9c:	d062      	beq.n	8007e64 <_strtod_l+0x8f4>
 8007d9e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007da2:	d85f      	bhi.n	8007e64 <_strtod_l+0x8f4>
 8007da4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007da8:	f67f ae94 	bls.w	8007ad4 <_strtod_l+0x564>
 8007dac:	4650      	mov	r0, sl
 8007dae:	4659      	mov	r1, fp
 8007db0:	4ba3      	ldr	r3, [pc, #652]	@ (8008040 <_strtod_l+0xad0>)
 8007db2:	2200      	movs	r2, #0
 8007db4:	f7f8 fb90 	bl	80004d8 <__aeabi_dmul>
 8007db8:	4ba2      	ldr	r3, [pc, #648]	@ (8008044 <_strtod_l+0xad4>)
 8007dba:	4682      	mov	sl, r0
 8007dbc:	400b      	ands	r3, r1
 8007dbe:	468b      	mov	fp, r1
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f47f adff 	bne.w	80079c4 <_strtod_l+0x454>
 8007dc6:	2322      	movs	r3, #34	@ 0x22
 8007dc8:	9a05      	ldr	r2, [sp, #20]
 8007dca:	6013      	str	r3, [r2, #0]
 8007dcc:	e5fa      	b.n	80079c4 <_strtod_l+0x454>
 8007dce:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007dd2:	d165      	bne.n	8007ea0 <_strtod_l+0x930>
 8007dd4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007dd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007dda:	b35a      	cbz	r2, 8007e34 <_strtod_l+0x8c4>
 8007ddc:	4a9a      	ldr	r2, [pc, #616]	@ (8008048 <_strtod_l+0xad8>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d12b      	bne.n	8007e3a <_strtod_l+0x8ca>
 8007de2:	9b08      	ldr	r3, [sp, #32]
 8007de4:	4651      	mov	r1, sl
 8007de6:	b303      	cbz	r3, 8007e2a <_strtod_l+0x8ba>
 8007de8:	465a      	mov	r2, fp
 8007dea:	4b96      	ldr	r3, [pc, #600]	@ (8008044 <_strtod_l+0xad4>)
 8007dec:	4013      	ands	r3, r2
 8007dee:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007df2:	f04f 32ff 	mov.w	r2, #4294967295
 8007df6:	d81b      	bhi.n	8007e30 <_strtod_l+0x8c0>
 8007df8:	0d1b      	lsrs	r3, r3, #20
 8007dfa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8007e02:	4299      	cmp	r1, r3
 8007e04:	d119      	bne.n	8007e3a <_strtod_l+0x8ca>
 8007e06:	4b91      	ldr	r3, [pc, #580]	@ (800804c <_strtod_l+0xadc>)
 8007e08:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	d102      	bne.n	8007e14 <_strtod_l+0x8a4>
 8007e0e:	3101      	adds	r1, #1
 8007e10:	f43f adcd 	beq.w	80079ae <_strtod_l+0x43e>
 8007e14:	f04f 0a00 	mov.w	sl, #0
 8007e18:	4b8a      	ldr	r3, [pc, #552]	@ (8008044 <_strtod_l+0xad4>)
 8007e1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e1c:	401a      	ands	r2, r3
 8007e1e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007e22:	9b08      	ldr	r3, [sp, #32]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1c1      	bne.n	8007dac <_strtod_l+0x83c>
 8007e28:	e5cc      	b.n	80079c4 <_strtod_l+0x454>
 8007e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e2e:	e7e8      	b.n	8007e02 <_strtod_l+0x892>
 8007e30:	4613      	mov	r3, r2
 8007e32:	e7e6      	b.n	8007e02 <_strtod_l+0x892>
 8007e34:	ea53 030a 	orrs.w	r3, r3, sl
 8007e38:	d0aa      	beq.n	8007d90 <_strtod_l+0x820>
 8007e3a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e3c:	b1db      	cbz	r3, 8007e76 <_strtod_l+0x906>
 8007e3e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e40:	4213      	tst	r3, r2
 8007e42:	d0ee      	beq.n	8007e22 <_strtod_l+0x8b2>
 8007e44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e46:	4650      	mov	r0, sl
 8007e48:	4659      	mov	r1, fp
 8007e4a:	9a08      	ldr	r2, [sp, #32]
 8007e4c:	b1bb      	cbz	r3, 8007e7e <_strtod_l+0x90e>
 8007e4e:	f7ff fb6d 	bl	800752c <sulp>
 8007e52:	4602      	mov	r2, r0
 8007e54:	460b      	mov	r3, r1
 8007e56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e5a:	f7f8 f987 	bl	800016c <__adddf3>
 8007e5e:	4682      	mov	sl, r0
 8007e60:	468b      	mov	fp, r1
 8007e62:	e7de      	b.n	8007e22 <_strtod_l+0x8b2>
 8007e64:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007e68:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007e6c:	f04f 3aff 	mov.w	sl, #4294967295
 8007e70:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007e74:	e7d5      	b.n	8007e22 <_strtod_l+0x8b2>
 8007e76:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007e78:	ea13 0f0a 	tst.w	r3, sl
 8007e7c:	e7e1      	b.n	8007e42 <_strtod_l+0x8d2>
 8007e7e:	f7ff fb55 	bl	800752c <sulp>
 8007e82:	4602      	mov	r2, r0
 8007e84:	460b      	mov	r3, r1
 8007e86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e8a:	f7f8 f96d 	bl	8000168 <__aeabi_dsub>
 8007e8e:	2200      	movs	r2, #0
 8007e90:	2300      	movs	r3, #0
 8007e92:	4682      	mov	sl, r0
 8007e94:	468b      	mov	fp, r1
 8007e96:	f7f8 fd87 	bl	80009a8 <__aeabi_dcmpeq>
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	d0c1      	beq.n	8007e22 <_strtod_l+0x8b2>
 8007e9e:	e619      	b.n	8007ad4 <_strtod_l+0x564>
 8007ea0:	4641      	mov	r1, r8
 8007ea2:	4620      	mov	r0, r4
 8007ea4:	f7ff face 	bl	8007444 <__ratio>
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007eae:	4606      	mov	r6, r0
 8007eb0:	460f      	mov	r7, r1
 8007eb2:	f7f8 fd8d 	bl	80009d0 <__aeabi_dcmple>
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	d06d      	beq.n	8007f96 <_strtod_l+0xa26>
 8007eba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d178      	bne.n	8007fb2 <_strtod_l+0xa42>
 8007ec0:	f1ba 0f00 	cmp.w	sl, #0
 8007ec4:	d156      	bne.n	8007f74 <_strtod_l+0xa04>
 8007ec6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ec8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d158      	bne.n	8007f82 <_strtod_l+0xa12>
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	4630      	mov	r0, r6
 8007ed4:	4639      	mov	r1, r7
 8007ed6:	4b5e      	ldr	r3, [pc, #376]	@ (8008050 <_strtod_l+0xae0>)
 8007ed8:	f7f8 fd70 	bl	80009bc <__aeabi_dcmplt>
 8007edc:	2800      	cmp	r0, #0
 8007ede:	d157      	bne.n	8007f90 <_strtod_l+0xa20>
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	4639      	mov	r1, r7
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	4b5b      	ldr	r3, [pc, #364]	@ (8008054 <_strtod_l+0xae4>)
 8007ee8:	f7f8 faf6 	bl	80004d8 <__aeabi_dmul>
 8007eec:	4606      	mov	r6, r0
 8007eee:	460f      	mov	r7, r1
 8007ef0:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007ef4:	9606      	str	r6, [sp, #24]
 8007ef6:	9307      	str	r3, [sp, #28]
 8007ef8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007efc:	4d51      	ldr	r5, [pc, #324]	@ (8008044 <_strtod_l+0xad4>)
 8007efe:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007f02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f04:	401d      	ands	r5, r3
 8007f06:	4b54      	ldr	r3, [pc, #336]	@ (8008058 <_strtod_l+0xae8>)
 8007f08:	429d      	cmp	r5, r3
 8007f0a:	f040 80ab 	bne.w	8008064 <_strtod_l+0xaf4>
 8007f0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f10:	4650      	mov	r0, sl
 8007f12:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007f16:	4659      	mov	r1, fp
 8007f18:	f7ff f9d4 	bl	80072c4 <__ulp>
 8007f1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f20:	f7f8 fada 	bl	80004d8 <__aeabi_dmul>
 8007f24:	4652      	mov	r2, sl
 8007f26:	465b      	mov	r3, fp
 8007f28:	f7f8 f920 	bl	800016c <__adddf3>
 8007f2c:	460b      	mov	r3, r1
 8007f2e:	4945      	ldr	r1, [pc, #276]	@ (8008044 <_strtod_l+0xad4>)
 8007f30:	4a4a      	ldr	r2, [pc, #296]	@ (800805c <_strtod_l+0xaec>)
 8007f32:	4019      	ands	r1, r3
 8007f34:	4291      	cmp	r1, r2
 8007f36:	4682      	mov	sl, r0
 8007f38:	d942      	bls.n	8007fc0 <_strtod_l+0xa50>
 8007f3a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f3c:	4b43      	ldr	r3, [pc, #268]	@ (800804c <_strtod_l+0xadc>)
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d103      	bne.n	8007f4a <_strtod_l+0x9da>
 8007f42:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f44:	3301      	adds	r3, #1
 8007f46:	f43f ad32 	beq.w	80079ae <_strtod_l+0x43e>
 8007f4a:	f04f 3aff 	mov.w	sl, #4294967295
 8007f4e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800804c <_strtod_l+0xadc>
 8007f52:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f54:	9805      	ldr	r0, [sp, #20]
 8007f56:	f7fe fe89 	bl	8006c6c <_Bfree>
 8007f5a:	4649      	mov	r1, r9
 8007f5c:	9805      	ldr	r0, [sp, #20]
 8007f5e:	f7fe fe85 	bl	8006c6c <_Bfree>
 8007f62:	4641      	mov	r1, r8
 8007f64:	9805      	ldr	r0, [sp, #20]
 8007f66:	f7fe fe81 	bl	8006c6c <_Bfree>
 8007f6a:	4621      	mov	r1, r4
 8007f6c:	9805      	ldr	r0, [sp, #20]
 8007f6e:	f7fe fe7d 	bl	8006c6c <_Bfree>
 8007f72:	e61c      	b.n	8007bae <_strtod_l+0x63e>
 8007f74:	f1ba 0f01 	cmp.w	sl, #1
 8007f78:	d103      	bne.n	8007f82 <_strtod_l+0xa12>
 8007f7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f43f ada9 	beq.w	8007ad4 <_strtod_l+0x564>
 8007f82:	2200      	movs	r2, #0
 8007f84:	4b36      	ldr	r3, [pc, #216]	@ (8008060 <_strtod_l+0xaf0>)
 8007f86:	2600      	movs	r6, #0
 8007f88:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007f8c:	4f30      	ldr	r7, [pc, #192]	@ (8008050 <_strtod_l+0xae0>)
 8007f8e:	e7b3      	b.n	8007ef8 <_strtod_l+0x988>
 8007f90:	2600      	movs	r6, #0
 8007f92:	4f30      	ldr	r7, [pc, #192]	@ (8008054 <_strtod_l+0xae4>)
 8007f94:	e7ac      	b.n	8007ef0 <_strtod_l+0x980>
 8007f96:	4630      	mov	r0, r6
 8007f98:	4639      	mov	r1, r7
 8007f9a:	4b2e      	ldr	r3, [pc, #184]	@ (8008054 <_strtod_l+0xae4>)
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f7f8 fa9b 	bl	80004d8 <__aeabi_dmul>
 8007fa2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fa4:	4606      	mov	r6, r0
 8007fa6:	460f      	mov	r7, r1
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d0a1      	beq.n	8007ef0 <_strtod_l+0x980>
 8007fac:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007fb0:	e7a2      	b.n	8007ef8 <_strtod_l+0x988>
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	4b26      	ldr	r3, [pc, #152]	@ (8008050 <_strtod_l+0xae0>)
 8007fb6:	4616      	mov	r6, r2
 8007fb8:	461f      	mov	r7, r3
 8007fba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007fbe:	e79b      	b.n	8007ef8 <_strtod_l+0x988>
 8007fc0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007fc4:	9b08      	ldr	r3, [sp, #32]
 8007fc6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1c1      	bne.n	8007f52 <_strtod_l+0x9e2>
 8007fce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007fd2:	0d1b      	lsrs	r3, r3, #20
 8007fd4:	051b      	lsls	r3, r3, #20
 8007fd6:	429d      	cmp	r5, r3
 8007fd8:	d1bb      	bne.n	8007f52 <_strtod_l+0x9e2>
 8007fda:	4630      	mov	r0, r6
 8007fdc:	4639      	mov	r1, r7
 8007fde:	f7f9 f8ad 	bl	800113c <__aeabi_d2lz>
 8007fe2:	f7f8 fa4b 	bl	800047c <__aeabi_l2d>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	460b      	mov	r3, r1
 8007fea:	4630      	mov	r0, r6
 8007fec:	4639      	mov	r1, r7
 8007fee:	f7f8 f8bb 	bl	8000168 <__aeabi_dsub>
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007ffa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007ffe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008000:	ea46 060a 	orr.w	r6, r6, sl
 8008004:	431e      	orrs	r6, r3
 8008006:	d06a      	beq.n	80080de <_strtod_l+0xb6e>
 8008008:	a309      	add	r3, pc, #36	@ (adr r3, 8008030 <_strtod_l+0xac0>)
 800800a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800e:	f7f8 fcd5 	bl	80009bc <__aeabi_dcmplt>
 8008012:	2800      	cmp	r0, #0
 8008014:	f47f acd6 	bne.w	80079c4 <_strtod_l+0x454>
 8008018:	a307      	add	r3, pc, #28	@ (adr r3, 8008038 <_strtod_l+0xac8>)
 800801a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008022:	f7f8 fce9 	bl	80009f8 <__aeabi_dcmpgt>
 8008026:	2800      	cmp	r0, #0
 8008028:	d093      	beq.n	8007f52 <_strtod_l+0x9e2>
 800802a:	e4cb      	b.n	80079c4 <_strtod_l+0x454>
 800802c:	f3af 8000 	nop.w
 8008030:	94a03595 	.word	0x94a03595
 8008034:	3fdfffff 	.word	0x3fdfffff
 8008038:	35afe535 	.word	0x35afe535
 800803c:	3fe00000 	.word	0x3fe00000
 8008040:	39500000 	.word	0x39500000
 8008044:	7ff00000 	.word	0x7ff00000
 8008048:	000fffff 	.word	0x000fffff
 800804c:	7fefffff 	.word	0x7fefffff
 8008050:	3ff00000 	.word	0x3ff00000
 8008054:	3fe00000 	.word	0x3fe00000
 8008058:	7fe00000 	.word	0x7fe00000
 800805c:	7c9fffff 	.word	0x7c9fffff
 8008060:	bff00000 	.word	0xbff00000
 8008064:	9b08      	ldr	r3, [sp, #32]
 8008066:	b323      	cbz	r3, 80080b2 <_strtod_l+0xb42>
 8008068:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800806c:	d821      	bhi.n	80080b2 <_strtod_l+0xb42>
 800806e:	a328      	add	r3, pc, #160	@ (adr r3, 8008110 <_strtod_l+0xba0>)
 8008070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008074:	4630      	mov	r0, r6
 8008076:	4639      	mov	r1, r7
 8008078:	f7f8 fcaa 	bl	80009d0 <__aeabi_dcmple>
 800807c:	b1a0      	cbz	r0, 80080a8 <_strtod_l+0xb38>
 800807e:	4639      	mov	r1, r7
 8008080:	4630      	mov	r0, r6
 8008082:	f7f8 fd01 	bl	8000a88 <__aeabi_d2uiz>
 8008086:	2801      	cmp	r0, #1
 8008088:	bf38      	it	cc
 800808a:	2001      	movcc	r0, #1
 800808c:	f7f8 f9aa 	bl	80003e4 <__aeabi_ui2d>
 8008090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008092:	4606      	mov	r6, r0
 8008094:	460f      	mov	r7, r1
 8008096:	b9fb      	cbnz	r3, 80080d8 <_strtod_l+0xb68>
 8008098:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800809c:	9014      	str	r0, [sp, #80]	@ 0x50
 800809e:	9315      	str	r3, [sp, #84]	@ 0x54
 80080a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80080a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80080a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80080aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80080ae:	1b5b      	subs	r3, r3, r5
 80080b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80080b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80080ba:	f7ff f903 	bl	80072c4 <__ulp>
 80080be:	4602      	mov	r2, r0
 80080c0:	460b      	mov	r3, r1
 80080c2:	4650      	mov	r0, sl
 80080c4:	4659      	mov	r1, fp
 80080c6:	f7f8 fa07 	bl	80004d8 <__aeabi_dmul>
 80080ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80080ce:	f7f8 f84d 	bl	800016c <__adddf3>
 80080d2:	4682      	mov	sl, r0
 80080d4:	468b      	mov	fp, r1
 80080d6:	e775      	b.n	8007fc4 <_strtod_l+0xa54>
 80080d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80080dc:	e7e0      	b.n	80080a0 <_strtod_l+0xb30>
 80080de:	a30e      	add	r3, pc, #56	@ (adr r3, 8008118 <_strtod_l+0xba8>)
 80080e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e4:	f7f8 fc6a 	bl	80009bc <__aeabi_dcmplt>
 80080e8:	e79d      	b.n	8008026 <_strtod_l+0xab6>
 80080ea:	2300      	movs	r3, #0
 80080ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80080ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080f0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80080f2:	6013      	str	r3, [r2, #0]
 80080f4:	f7ff ba79 	b.w	80075ea <_strtod_l+0x7a>
 80080f8:	2a65      	cmp	r2, #101	@ 0x65
 80080fa:	f43f ab72 	beq.w	80077e2 <_strtod_l+0x272>
 80080fe:	2a45      	cmp	r2, #69	@ 0x45
 8008100:	f43f ab6f 	beq.w	80077e2 <_strtod_l+0x272>
 8008104:	2301      	movs	r3, #1
 8008106:	f7ff bbaa 	b.w	800785e <_strtod_l+0x2ee>
 800810a:	bf00      	nop
 800810c:	f3af 8000 	nop.w
 8008110:	ffc00000 	.word	0xffc00000
 8008114:	41dfffff 	.word	0x41dfffff
 8008118:	94a03595 	.word	0x94a03595
 800811c:	3fcfffff 	.word	0x3fcfffff

08008120 <_strtod_r>:
 8008120:	4b01      	ldr	r3, [pc, #4]	@ (8008128 <_strtod_r+0x8>)
 8008122:	f7ff ba25 	b.w	8007570 <_strtod_l>
 8008126:	bf00      	nop
 8008128:	20000070 	.word	0x20000070

0800812c <_strtol_l.isra.0>:
 800812c:	2b24      	cmp	r3, #36	@ 0x24
 800812e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008132:	4686      	mov	lr, r0
 8008134:	4690      	mov	r8, r2
 8008136:	d801      	bhi.n	800813c <_strtol_l.isra.0+0x10>
 8008138:	2b01      	cmp	r3, #1
 800813a:	d106      	bne.n	800814a <_strtol_l.isra.0+0x1e>
 800813c:	f7fd fdbc 	bl	8005cb8 <__errno>
 8008140:	2316      	movs	r3, #22
 8008142:	6003      	str	r3, [r0, #0]
 8008144:	2000      	movs	r0, #0
 8008146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800814a:	460d      	mov	r5, r1
 800814c:	4833      	ldr	r0, [pc, #204]	@ (800821c <_strtol_l.isra.0+0xf0>)
 800814e:	462a      	mov	r2, r5
 8008150:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008154:	5d06      	ldrb	r6, [r0, r4]
 8008156:	f016 0608 	ands.w	r6, r6, #8
 800815a:	d1f8      	bne.n	800814e <_strtol_l.isra.0+0x22>
 800815c:	2c2d      	cmp	r4, #45	@ 0x2d
 800815e:	d110      	bne.n	8008182 <_strtol_l.isra.0+0x56>
 8008160:	2601      	movs	r6, #1
 8008162:	782c      	ldrb	r4, [r5, #0]
 8008164:	1c95      	adds	r5, r2, #2
 8008166:	f033 0210 	bics.w	r2, r3, #16
 800816a:	d115      	bne.n	8008198 <_strtol_l.isra.0+0x6c>
 800816c:	2c30      	cmp	r4, #48	@ 0x30
 800816e:	d10d      	bne.n	800818c <_strtol_l.isra.0+0x60>
 8008170:	782a      	ldrb	r2, [r5, #0]
 8008172:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008176:	2a58      	cmp	r2, #88	@ 0x58
 8008178:	d108      	bne.n	800818c <_strtol_l.isra.0+0x60>
 800817a:	786c      	ldrb	r4, [r5, #1]
 800817c:	3502      	adds	r5, #2
 800817e:	2310      	movs	r3, #16
 8008180:	e00a      	b.n	8008198 <_strtol_l.isra.0+0x6c>
 8008182:	2c2b      	cmp	r4, #43	@ 0x2b
 8008184:	bf04      	itt	eq
 8008186:	782c      	ldrbeq	r4, [r5, #0]
 8008188:	1c95      	addeq	r5, r2, #2
 800818a:	e7ec      	b.n	8008166 <_strtol_l.isra.0+0x3a>
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1f6      	bne.n	800817e <_strtol_l.isra.0+0x52>
 8008190:	2c30      	cmp	r4, #48	@ 0x30
 8008192:	bf14      	ite	ne
 8008194:	230a      	movne	r3, #10
 8008196:	2308      	moveq	r3, #8
 8008198:	2200      	movs	r2, #0
 800819a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800819e:	f10c 3cff 	add.w	ip, ip, #4294967295
 80081a2:	fbbc f9f3 	udiv	r9, ip, r3
 80081a6:	4610      	mov	r0, r2
 80081a8:	fb03 ca19 	mls	sl, r3, r9, ip
 80081ac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80081b0:	2f09      	cmp	r7, #9
 80081b2:	d80f      	bhi.n	80081d4 <_strtol_l.isra.0+0xa8>
 80081b4:	463c      	mov	r4, r7
 80081b6:	42a3      	cmp	r3, r4
 80081b8:	dd1b      	ble.n	80081f2 <_strtol_l.isra.0+0xc6>
 80081ba:	1c57      	adds	r7, r2, #1
 80081bc:	d007      	beq.n	80081ce <_strtol_l.isra.0+0xa2>
 80081be:	4581      	cmp	r9, r0
 80081c0:	d314      	bcc.n	80081ec <_strtol_l.isra.0+0xc0>
 80081c2:	d101      	bne.n	80081c8 <_strtol_l.isra.0+0x9c>
 80081c4:	45a2      	cmp	sl, r4
 80081c6:	db11      	blt.n	80081ec <_strtol_l.isra.0+0xc0>
 80081c8:	2201      	movs	r2, #1
 80081ca:	fb00 4003 	mla	r0, r0, r3, r4
 80081ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081d2:	e7eb      	b.n	80081ac <_strtol_l.isra.0+0x80>
 80081d4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80081d8:	2f19      	cmp	r7, #25
 80081da:	d801      	bhi.n	80081e0 <_strtol_l.isra.0+0xb4>
 80081dc:	3c37      	subs	r4, #55	@ 0x37
 80081de:	e7ea      	b.n	80081b6 <_strtol_l.isra.0+0x8a>
 80081e0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80081e4:	2f19      	cmp	r7, #25
 80081e6:	d804      	bhi.n	80081f2 <_strtol_l.isra.0+0xc6>
 80081e8:	3c57      	subs	r4, #87	@ 0x57
 80081ea:	e7e4      	b.n	80081b6 <_strtol_l.isra.0+0x8a>
 80081ec:	f04f 32ff 	mov.w	r2, #4294967295
 80081f0:	e7ed      	b.n	80081ce <_strtol_l.isra.0+0xa2>
 80081f2:	1c53      	adds	r3, r2, #1
 80081f4:	d108      	bne.n	8008208 <_strtol_l.isra.0+0xdc>
 80081f6:	2322      	movs	r3, #34	@ 0x22
 80081f8:	4660      	mov	r0, ip
 80081fa:	f8ce 3000 	str.w	r3, [lr]
 80081fe:	f1b8 0f00 	cmp.w	r8, #0
 8008202:	d0a0      	beq.n	8008146 <_strtol_l.isra.0+0x1a>
 8008204:	1e69      	subs	r1, r5, #1
 8008206:	e006      	b.n	8008216 <_strtol_l.isra.0+0xea>
 8008208:	b106      	cbz	r6, 800820c <_strtol_l.isra.0+0xe0>
 800820a:	4240      	negs	r0, r0
 800820c:	f1b8 0f00 	cmp.w	r8, #0
 8008210:	d099      	beq.n	8008146 <_strtol_l.isra.0+0x1a>
 8008212:	2a00      	cmp	r2, #0
 8008214:	d1f6      	bne.n	8008204 <_strtol_l.isra.0+0xd8>
 8008216:	f8c8 1000 	str.w	r1, [r8]
 800821a:	e794      	b.n	8008146 <_strtol_l.isra.0+0x1a>
 800821c:	08009a19 	.word	0x08009a19

08008220 <_strtol_r>:
 8008220:	f7ff bf84 	b.w	800812c <_strtol_l.isra.0>

08008224 <__ssputs_r>:
 8008224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008228:	461f      	mov	r7, r3
 800822a:	688e      	ldr	r6, [r1, #8]
 800822c:	4682      	mov	sl, r0
 800822e:	42be      	cmp	r6, r7
 8008230:	460c      	mov	r4, r1
 8008232:	4690      	mov	r8, r2
 8008234:	680b      	ldr	r3, [r1, #0]
 8008236:	d82d      	bhi.n	8008294 <__ssputs_r+0x70>
 8008238:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800823c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008240:	d026      	beq.n	8008290 <__ssputs_r+0x6c>
 8008242:	6965      	ldr	r5, [r4, #20]
 8008244:	6909      	ldr	r1, [r1, #16]
 8008246:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800824a:	eba3 0901 	sub.w	r9, r3, r1
 800824e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008252:	1c7b      	adds	r3, r7, #1
 8008254:	444b      	add	r3, r9
 8008256:	106d      	asrs	r5, r5, #1
 8008258:	429d      	cmp	r5, r3
 800825a:	bf38      	it	cc
 800825c:	461d      	movcc	r5, r3
 800825e:	0553      	lsls	r3, r2, #21
 8008260:	d527      	bpl.n	80082b2 <__ssputs_r+0x8e>
 8008262:	4629      	mov	r1, r5
 8008264:	f7fe fc36 	bl	8006ad4 <_malloc_r>
 8008268:	4606      	mov	r6, r0
 800826a:	b360      	cbz	r0, 80082c6 <__ssputs_r+0xa2>
 800826c:	464a      	mov	r2, r9
 800826e:	6921      	ldr	r1, [r4, #16]
 8008270:	f000 fa14 	bl	800869c <memcpy>
 8008274:	89a3      	ldrh	r3, [r4, #12]
 8008276:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800827a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800827e:	81a3      	strh	r3, [r4, #12]
 8008280:	6126      	str	r6, [r4, #16]
 8008282:	444e      	add	r6, r9
 8008284:	6026      	str	r6, [r4, #0]
 8008286:	463e      	mov	r6, r7
 8008288:	6165      	str	r5, [r4, #20]
 800828a:	eba5 0509 	sub.w	r5, r5, r9
 800828e:	60a5      	str	r5, [r4, #8]
 8008290:	42be      	cmp	r6, r7
 8008292:	d900      	bls.n	8008296 <__ssputs_r+0x72>
 8008294:	463e      	mov	r6, r7
 8008296:	4632      	mov	r2, r6
 8008298:	4641      	mov	r1, r8
 800829a:	6820      	ldr	r0, [r4, #0]
 800829c:	f000 f9c2 	bl	8008624 <memmove>
 80082a0:	2000      	movs	r0, #0
 80082a2:	68a3      	ldr	r3, [r4, #8]
 80082a4:	1b9b      	subs	r3, r3, r6
 80082a6:	60a3      	str	r3, [r4, #8]
 80082a8:	6823      	ldr	r3, [r4, #0]
 80082aa:	4433      	add	r3, r6
 80082ac:	6023      	str	r3, [r4, #0]
 80082ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082b2:	462a      	mov	r2, r5
 80082b4:	f000 fd83 	bl	8008dbe <_realloc_r>
 80082b8:	4606      	mov	r6, r0
 80082ba:	2800      	cmp	r0, #0
 80082bc:	d1e0      	bne.n	8008280 <__ssputs_r+0x5c>
 80082be:	4650      	mov	r0, sl
 80082c0:	6921      	ldr	r1, [r4, #16]
 80082c2:	f7fe fb95 	bl	80069f0 <_free_r>
 80082c6:	230c      	movs	r3, #12
 80082c8:	f8ca 3000 	str.w	r3, [sl]
 80082cc:	89a3      	ldrh	r3, [r4, #12]
 80082ce:	f04f 30ff 	mov.w	r0, #4294967295
 80082d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082d6:	81a3      	strh	r3, [r4, #12]
 80082d8:	e7e9      	b.n	80082ae <__ssputs_r+0x8a>
	...

080082dc <_svfiprintf_r>:
 80082dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e0:	4698      	mov	r8, r3
 80082e2:	898b      	ldrh	r3, [r1, #12]
 80082e4:	4607      	mov	r7, r0
 80082e6:	061b      	lsls	r3, r3, #24
 80082e8:	460d      	mov	r5, r1
 80082ea:	4614      	mov	r4, r2
 80082ec:	b09d      	sub	sp, #116	@ 0x74
 80082ee:	d510      	bpl.n	8008312 <_svfiprintf_r+0x36>
 80082f0:	690b      	ldr	r3, [r1, #16]
 80082f2:	b973      	cbnz	r3, 8008312 <_svfiprintf_r+0x36>
 80082f4:	2140      	movs	r1, #64	@ 0x40
 80082f6:	f7fe fbed 	bl	8006ad4 <_malloc_r>
 80082fa:	6028      	str	r0, [r5, #0]
 80082fc:	6128      	str	r0, [r5, #16]
 80082fe:	b930      	cbnz	r0, 800830e <_svfiprintf_r+0x32>
 8008300:	230c      	movs	r3, #12
 8008302:	603b      	str	r3, [r7, #0]
 8008304:	f04f 30ff 	mov.w	r0, #4294967295
 8008308:	b01d      	add	sp, #116	@ 0x74
 800830a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800830e:	2340      	movs	r3, #64	@ 0x40
 8008310:	616b      	str	r3, [r5, #20]
 8008312:	2300      	movs	r3, #0
 8008314:	9309      	str	r3, [sp, #36]	@ 0x24
 8008316:	2320      	movs	r3, #32
 8008318:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800831c:	2330      	movs	r3, #48	@ 0x30
 800831e:	f04f 0901 	mov.w	r9, #1
 8008322:	f8cd 800c 	str.w	r8, [sp, #12]
 8008326:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80084c0 <_svfiprintf_r+0x1e4>
 800832a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800832e:	4623      	mov	r3, r4
 8008330:	469a      	mov	sl, r3
 8008332:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008336:	b10a      	cbz	r2, 800833c <_svfiprintf_r+0x60>
 8008338:	2a25      	cmp	r2, #37	@ 0x25
 800833a:	d1f9      	bne.n	8008330 <_svfiprintf_r+0x54>
 800833c:	ebba 0b04 	subs.w	fp, sl, r4
 8008340:	d00b      	beq.n	800835a <_svfiprintf_r+0x7e>
 8008342:	465b      	mov	r3, fp
 8008344:	4622      	mov	r2, r4
 8008346:	4629      	mov	r1, r5
 8008348:	4638      	mov	r0, r7
 800834a:	f7ff ff6b 	bl	8008224 <__ssputs_r>
 800834e:	3001      	adds	r0, #1
 8008350:	f000 80a7 	beq.w	80084a2 <_svfiprintf_r+0x1c6>
 8008354:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008356:	445a      	add	r2, fp
 8008358:	9209      	str	r2, [sp, #36]	@ 0x24
 800835a:	f89a 3000 	ldrb.w	r3, [sl]
 800835e:	2b00      	cmp	r3, #0
 8008360:	f000 809f 	beq.w	80084a2 <_svfiprintf_r+0x1c6>
 8008364:	2300      	movs	r3, #0
 8008366:	f04f 32ff 	mov.w	r2, #4294967295
 800836a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800836e:	f10a 0a01 	add.w	sl, sl, #1
 8008372:	9304      	str	r3, [sp, #16]
 8008374:	9307      	str	r3, [sp, #28]
 8008376:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800837a:	931a      	str	r3, [sp, #104]	@ 0x68
 800837c:	4654      	mov	r4, sl
 800837e:	2205      	movs	r2, #5
 8008380:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008384:	484e      	ldr	r0, [pc, #312]	@ (80084c0 <_svfiprintf_r+0x1e4>)
 8008386:	f7fd fcc4 	bl	8005d12 <memchr>
 800838a:	9a04      	ldr	r2, [sp, #16]
 800838c:	b9d8      	cbnz	r0, 80083c6 <_svfiprintf_r+0xea>
 800838e:	06d0      	lsls	r0, r2, #27
 8008390:	bf44      	itt	mi
 8008392:	2320      	movmi	r3, #32
 8008394:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008398:	0711      	lsls	r1, r2, #28
 800839a:	bf44      	itt	mi
 800839c:	232b      	movmi	r3, #43	@ 0x2b
 800839e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083a2:	f89a 3000 	ldrb.w	r3, [sl]
 80083a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80083a8:	d015      	beq.n	80083d6 <_svfiprintf_r+0xfa>
 80083aa:	4654      	mov	r4, sl
 80083ac:	2000      	movs	r0, #0
 80083ae:	f04f 0c0a 	mov.w	ip, #10
 80083b2:	9a07      	ldr	r2, [sp, #28]
 80083b4:	4621      	mov	r1, r4
 80083b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083ba:	3b30      	subs	r3, #48	@ 0x30
 80083bc:	2b09      	cmp	r3, #9
 80083be:	d94b      	bls.n	8008458 <_svfiprintf_r+0x17c>
 80083c0:	b1b0      	cbz	r0, 80083f0 <_svfiprintf_r+0x114>
 80083c2:	9207      	str	r2, [sp, #28]
 80083c4:	e014      	b.n	80083f0 <_svfiprintf_r+0x114>
 80083c6:	eba0 0308 	sub.w	r3, r0, r8
 80083ca:	fa09 f303 	lsl.w	r3, r9, r3
 80083ce:	4313      	orrs	r3, r2
 80083d0:	46a2      	mov	sl, r4
 80083d2:	9304      	str	r3, [sp, #16]
 80083d4:	e7d2      	b.n	800837c <_svfiprintf_r+0xa0>
 80083d6:	9b03      	ldr	r3, [sp, #12]
 80083d8:	1d19      	adds	r1, r3, #4
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	9103      	str	r1, [sp, #12]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	bfbb      	ittet	lt
 80083e2:	425b      	neglt	r3, r3
 80083e4:	f042 0202 	orrlt.w	r2, r2, #2
 80083e8:	9307      	strge	r3, [sp, #28]
 80083ea:	9307      	strlt	r3, [sp, #28]
 80083ec:	bfb8      	it	lt
 80083ee:	9204      	strlt	r2, [sp, #16]
 80083f0:	7823      	ldrb	r3, [r4, #0]
 80083f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80083f4:	d10a      	bne.n	800840c <_svfiprintf_r+0x130>
 80083f6:	7863      	ldrb	r3, [r4, #1]
 80083f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80083fa:	d132      	bne.n	8008462 <_svfiprintf_r+0x186>
 80083fc:	9b03      	ldr	r3, [sp, #12]
 80083fe:	3402      	adds	r4, #2
 8008400:	1d1a      	adds	r2, r3, #4
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	9203      	str	r2, [sp, #12]
 8008406:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800840a:	9305      	str	r3, [sp, #20]
 800840c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80084c4 <_svfiprintf_r+0x1e8>
 8008410:	2203      	movs	r2, #3
 8008412:	4650      	mov	r0, sl
 8008414:	7821      	ldrb	r1, [r4, #0]
 8008416:	f7fd fc7c 	bl	8005d12 <memchr>
 800841a:	b138      	cbz	r0, 800842c <_svfiprintf_r+0x150>
 800841c:	2240      	movs	r2, #64	@ 0x40
 800841e:	9b04      	ldr	r3, [sp, #16]
 8008420:	eba0 000a 	sub.w	r0, r0, sl
 8008424:	4082      	lsls	r2, r0
 8008426:	4313      	orrs	r3, r2
 8008428:	3401      	adds	r4, #1
 800842a:	9304      	str	r3, [sp, #16]
 800842c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008430:	2206      	movs	r2, #6
 8008432:	4825      	ldr	r0, [pc, #148]	@ (80084c8 <_svfiprintf_r+0x1ec>)
 8008434:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008438:	f7fd fc6b 	bl	8005d12 <memchr>
 800843c:	2800      	cmp	r0, #0
 800843e:	d036      	beq.n	80084ae <_svfiprintf_r+0x1d2>
 8008440:	4b22      	ldr	r3, [pc, #136]	@ (80084cc <_svfiprintf_r+0x1f0>)
 8008442:	bb1b      	cbnz	r3, 800848c <_svfiprintf_r+0x1b0>
 8008444:	9b03      	ldr	r3, [sp, #12]
 8008446:	3307      	adds	r3, #7
 8008448:	f023 0307 	bic.w	r3, r3, #7
 800844c:	3308      	adds	r3, #8
 800844e:	9303      	str	r3, [sp, #12]
 8008450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008452:	4433      	add	r3, r6
 8008454:	9309      	str	r3, [sp, #36]	@ 0x24
 8008456:	e76a      	b.n	800832e <_svfiprintf_r+0x52>
 8008458:	460c      	mov	r4, r1
 800845a:	2001      	movs	r0, #1
 800845c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008460:	e7a8      	b.n	80083b4 <_svfiprintf_r+0xd8>
 8008462:	2300      	movs	r3, #0
 8008464:	f04f 0c0a 	mov.w	ip, #10
 8008468:	4619      	mov	r1, r3
 800846a:	3401      	adds	r4, #1
 800846c:	9305      	str	r3, [sp, #20]
 800846e:	4620      	mov	r0, r4
 8008470:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008474:	3a30      	subs	r2, #48	@ 0x30
 8008476:	2a09      	cmp	r2, #9
 8008478:	d903      	bls.n	8008482 <_svfiprintf_r+0x1a6>
 800847a:	2b00      	cmp	r3, #0
 800847c:	d0c6      	beq.n	800840c <_svfiprintf_r+0x130>
 800847e:	9105      	str	r1, [sp, #20]
 8008480:	e7c4      	b.n	800840c <_svfiprintf_r+0x130>
 8008482:	4604      	mov	r4, r0
 8008484:	2301      	movs	r3, #1
 8008486:	fb0c 2101 	mla	r1, ip, r1, r2
 800848a:	e7f0      	b.n	800846e <_svfiprintf_r+0x192>
 800848c:	ab03      	add	r3, sp, #12
 800848e:	9300      	str	r3, [sp, #0]
 8008490:	462a      	mov	r2, r5
 8008492:	4638      	mov	r0, r7
 8008494:	4b0e      	ldr	r3, [pc, #56]	@ (80084d0 <_svfiprintf_r+0x1f4>)
 8008496:	a904      	add	r1, sp, #16
 8008498:	f7fc fc98 	bl	8004dcc <_printf_float>
 800849c:	1c42      	adds	r2, r0, #1
 800849e:	4606      	mov	r6, r0
 80084a0:	d1d6      	bne.n	8008450 <_svfiprintf_r+0x174>
 80084a2:	89ab      	ldrh	r3, [r5, #12]
 80084a4:	065b      	lsls	r3, r3, #25
 80084a6:	f53f af2d 	bmi.w	8008304 <_svfiprintf_r+0x28>
 80084aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084ac:	e72c      	b.n	8008308 <_svfiprintf_r+0x2c>
 80084ae:	ab03      	add	r3, sp, #12
 80084b0:	9300      	str	r3, [sp, #0]
 80084b2:	462a      	mov	r2, r5
 80084b4:	4638      	mov	r0, r7
 80084b6:	4b06      	ldr	r3, [pc, #24]	@ (80084d0 <_svfiprintf_r+0x1f4>)
 80084b8:	a904      	add	r1, sp, #16
 80084ba:	f7fc ff25 	bl	8005308 <_printf_i>
 80084be:	e7ed      	b.n	800849c <_svfiprintf_r+0x1c0>
 80084c0:	08009817 	.word	0x08009817
 80084c4:	0800981d 	.word	0x0800981d
 80084c8:	08009821 	.word	0x08009821
 80084cc:	08004dcd 	.word	0x08004dcd
 80084d0:	08008225 	.word	0x08008225

080084d4 <__sflush_r>:
 80084d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084da:	0716      	lsls	r6, r2, #28
 80084dc:	4605      	mov	r5, r0
 80084de:	460c      	mov	r4, r1
 80084e0:	d454      	bmi.n	800858c <__sflush_r+0xb8>
 80084e2:	684b      	ldr	r3, [r1, #4]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	dc02      	bgt.n	80084ee <__sflush_r+0x1a>
 80084e8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	dd48      	ble.n	8008580 <__sflush_r+0xac>
 80084ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80084f0:	2e00      	cmp	r6, #0
 80084f2:	d045      	beq.n	8008580 <__sflush_r+0xac>
 80084f4:	2300      	movs	r3, #0
 80084f6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80084fa:	682f      	ldr	r7, [r5, #0]
 80084fc:	6a21      	ldr	r1, [r4, #32]
 80084fe:	602b      	str	r3, [r5, #0]
 8008500:	d030      	beq.n	8008564 <__sflush_r+0x90>
 8008502:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008504:	89a3      	ldrh	r3, [r4, #12]
 8008506:	0759      	lsls	r1, r3, #29
 8008508:	d505      	bpl.n	8008516 <__sflush_r+0x42>
 800850a:	6863      	ldr	r3, [r4, #4]
 800850c:	1ad2      	subs	r2, r2, r3
 800850e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008510:	b10b      	cbz	r3, 8008516 <__sflush_r+0x42>
 8008512:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008514:	1ad2      	subs	r2, r2, r3
 8008516:	2300      	movs	r3, #0
 8008518:	4628      	mov	r0, r5
 800851a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800851c:	6a21      	ldr	r1, [r4, #32]
 800851e:	47b0      	blx	r6
 8008520:	1c43      	adds	r3, r0, #1
 8008522:	89a3      	ldrh	r3, [r4, #12]
 8008524:	d106      	bne.n	8008534 <__sflush_r+0x60>
 8008526:	6829      	ldr	r1, [r5, #0]
 8008528:	291d      	cmp	r1, #29
 800852a:	d82b      	bhi.n	8008584 <__sflush_r+0xb0>
 800852c:	4a28      	ldr	r2, [pc, #160]	@ (80085d0 <__sflush_r+0xfc>)
 800852e:	40ca      	lsrs	r2, r1
 8008530:	07d6      	lsls	r6, r2, #31
 8008532:	d527      	bpl.n	8008584 <__sflush_r+0xb0>
 8008534:	2200      	movs	r2, #0
 8008536:	6062      	str	r2, [r4, #4]
 8008538:	6922      	ldr	r2, [r4, #16]
 800853a:	04d9      	lsls	r1, r3, #19
 800853c:	6022      	str	r2, [r4, #0]
 800853e:	d504      	bpl.n	800854a <__sflush_r+0x76>
 8008540:	1c42      	adds	r2, r0, #1
 8008542:	d101      	bne.n	8008548 <__sflush_r+0x74>
 8008544:	682b      	ldr	r3, [r5, #0]
 8008546:	b903      	cbnz	r3, 800854a <__sflush_r+0x76>
 8008548:	6560      	str	r0, [r4, #84]	@ 0x54
 800854a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800854c:	602f      	str	r7, [r5, #0]
 800854e:	b1b9      	cbz	r1, 8008580 <__sflush_r+0xac>
 8008550:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008554:	4299      	cmp	r1, r3
 8008556:	d002      	beq.n	800855e <__sflush_r+0x8a>
 8008558:	4628      	mov	r0, r5
 800855a:	f7fe fa49 	bl	80069f0 <_free_r>
 800855e:	2300      	movs	r3, #0
 8008560:	6363      	str	r3, [r4, #52]	@ 0x34
 8008562:	e00d      	b.n	8008580 <__sflush_r+0xac>
 8008564:	2301      	movs	r3, #1
 8008566:	4628      	mov	r0, r5
 8008568:	47b0      	blx	r6
 800856a:	4602      	mov	r2, r0
 800856c:	1c50      	adds	r0, r2, #1
 800856e:	d1c9      	bne.n	8008504 <__sflush_r+0x30>
 8008570:	682b      	ldr	r3, [r5, #0]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d0c6      	beq.n	8008504 <__sflush_r+0x30>
 8008576:	2b1d      	cmp	r3, #29
 8008578:	d001      	beq.n	800857e <__sflush_r+0xaa>
 800857a:	2b16      	cmp	r3, #22
 800857c:	d11d      	bne.n	80085ba <__sflush_r+0xe6>
 800857e:	602f      	str	r7, [r5, #0]
 8008580:	2000      	movs	r0, #0
 8008582:	e021      	b.n	80085c8 <__sflush_r+0xf4>
 8008584:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008588:	b21b      	sxth	r3, r3
 800858a:	e01a      	b.n	80085c2 <__sflush_r+0xee>
 800858c:	690f      	ldr	r7, [r1, #16]
 800858e:	2f00      	cmp	r7, #0
 8008590:	d0f6      	beq.n	8008580 <__sflush_r+0xac>
 8008592:	0793      	lsls	r3, r2, #30
 8008594:	bf18      	it	ne
 8008596:	2300      	movne	r3, #0
 8008598:	680e      	ldr	r6, [r1, #0]
 800859a:	bf08      	it	eq
 800859c:	694b      	ldreq	r3, [r1, #20]
 800859e:	1bf6      	subs	r6, r6, r7
 80085a0:	600f      	str	r7, [r1, #0]
 80085a2:	608b      	str	r3, [r1, #8]
 80085a4:	2e00      	cmp	r6, #0
 80085a6:	ddeb      	ble.n	8008580 <__sflush_r+0xac>
 80085a8:	4633      	mov	r3, r6
 80085aa:	463a      	mov	r2, r7
 80085ac:	4628      	mov	r0, r5
 80085ae:	6a21      	ldr	r1, [r4, #32]
 80085b0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80085b4:	47e0      	blx	ip
 80085b6:	2800      	cmp	r0, #0
 80085b8:	dc07      	bgt.n	80085ca <__sflush_r+0xf6>
 80085ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085c2:	f04f 30ff 	mov.w	r0, #4294967295
 80085c6:	81a3      	strh	r3, [r4, #12]
 80085c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085ca:	4407      	add	r7, r0
 80085cc:	1a36      	subs	r6, r6, r0
 80085ce:	e7e9      	b.n	80085a4 <__sflush_r+0xd0>
 80085d0:	20400001 	.word	0x20400001

080085d4 <_fflush_r>:
 80085d4:	b538      	push	{r3, r4, r5, lr}
 80085d6:	690b      	ldr	r3, [r1, #16]
 80085d8:	4605      	mov	r5, r0
 80085da:	460c      	mov	r4, r1
 80085dc:	b913      	cbnz	r3, 80085e4 <_fflush_r+0x10>
 80085de:	2500      	movs	r5, #0
 80085e0:	4628      	mov	r0, r5
 80085e2:	bd38      	pop	{r3, r4, r5, pc}
 80085e4:	b118      	cbz	r0, 80085ee <_fflush_r+0x1a>
 80085e6:	6a03      	ldr	r3, [r0, #32]
 80085e8:	b90b      	cbnz	r3, 80085ee <_fflush_r+0x1a>
 80085ea:	f7fd fa41 	bl	8005a70 <__sinit>
 80085ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d0f3      	beq.n	80085de <_fflush_r+0xa>
 80085f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80085f8:	07d0      	lsls	r0, r2, #31
 80085fa:	d404      	bmi.n	8008606 <_fflush_r+0x32>
 80085fc:	0599      	lsls	r1, r3, #22
 80085fe:	d402      	bmi.n	8008606 <_fflush_r+0x32>
 8008600:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008602:	f7fd fb84 	bl	8005d0e <__retarget_lock_acquire_recursive>
 8008606:	4628      	mov	r0, r5
 8008608:	4621      	mov	r1, r4
 800860a:	f7ff ff63 	bl	80084d4 <__sflush_r>
 800860e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008610:	4605      	mov	r5, r0
 8008612:	07da      	lsls	r2, r3, #31
 8008614:	d4e4      	bmi.n	80085e0 <_fflush_r+0xc>
 8008616:	89a3      	ldrh	r3, [r4, #12]
 8008618:	059b      	lsls	r3, r3, #22
 800861a:	d4e1      	bmi.n	80085e0 <_fflush_r+0xc>
 800861c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800861e:	f7fd fb77 	bl	8005d10 <__retarget_lock_release_recursive>
 8008622:	e7dd      	b.n	80085e0 <_fflush_r+0xc>

08008624 <memmove>:
 8008624:	4288      	cmp	r0, r1
 8008626:	b510      	push	{r4, lr}
 8008628:	eb01 0402 	add.w	r4, r1, r2
 800862c:	d902      	bls.n	8008634 <memmove+0x10>
 800862e:	4284      	cmp	r4, r0
 8008630:	4623      	mov	r3, r4
 8008632:	d807      	bhi.n	8008644 <memmove+0x20>
 8008634:	1e43      	subs	r3, r0, #1
 8008636:	42a1      	cmp	r1, r4
 8008638:	d008      	beq.n	800864c <memmove+0x28>
 800863a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800863e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008642:	e7f8      	b.n	8008636 <memmove+0x12>
 8008644:	4601      	mov	r1, r0
 8008646:	4402      	add	r2, r0
 8008648:	428a      	cmp	r2, r1
 800864a:	d100      	bne.n	800864e <memmove+0x2a>
 800864c:	bd10      	pop	{r4, pc}
 800864e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008652:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008656:	e7f7      	b.n	8008648 <memmove+0x24>

08008658 <strncmp>:
 8008658:	b510      	push	{r4, lr}
 800865a:	b16a      	cbz	r2, 8008678 <strncmp+0x20>
 800865c:	3901      	subs	r1, #1
 800865e:	1884      	adds	r4, r0, r2
 8008660:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008664:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008668:	429a      	cmp	r2, r3
 800866a:	d103      	bne.n	8008674 <strncmp+0x1c>
 800866c:	42a0      	cmp	r0, r4
 800866e:	d001      	beq.n	8008674 <strncmp+0x1c>
 8008670:	2a00      	cmp	r2, #0
 8008672:	d1f5      	bne.n	8008660 <strncmp+0x8>
 8008674:	1ad0      	subs	r0, r2, r3
 8008676:	bd10      	pop	{r4, pc}
 8008678:	4610      	mov	r0, r2
 800867a:	e7fc      	b.n	8008676 <strncmp+0x1e>

0800867c <_sbrk_r>:
 800867c:	b538      	push	{r3, r4, r5, lr}
 800867e:	2300      	movs	r3, #0
 8008680:	4d05      	ldr	r5, [pc, #20]	@ (8008698 <_sbrk_r+0x1c>)
 8008682:	4604      	mov	r4, r0
 8008684:	4608      	mov	r0, r1
 8008686:	602b      	str	r3, [r5, #0]
 8008688:	f7f9 fbec 	bl	8001e64 <_sbrk>
 800868c:	1c43      	adds	r3, r0, #1
 800868e:	d102      	bne.n	8008696 <_sbrk_r+0x1a>
 8008690:	682b      	ldr	r3, [r5, #0]
 8008692:	b103      	cbz	r3, 8008696 <_sbrk_r+0x1a>
 8008694:	6023      	str	r3, [r4, #0]
 8008696:	bd38      	pop	{r3, r4, r5, pc}
 8008698:	20000420 	.word	0x20000420

0800869c <memcpy>:
 800869c:	440a      	add	r2, r1
 800869e:	4291      	cmp	r1, r2
 80086a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80086a4:	d100      	bne.n	80086a8 <memcpy+0xc>
 80086a6:	4770      	bx	lr
 80086a8:	b510      	push	{r4, lr}
 80086aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086ae:	4291      	cmp	r1, r2
 80086b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086b4:	d1f9      	bne.n	80086aa <memcpy+0xe>
 80086b6:	bd10      	pop	{r4, pc}

080086b8 <nan>:
 80086b8:	2000      	movs	r0, #0
 80086ba:	4901      	ldr	r1, [pc, #4]	@ (80086c0 <nan+0x8>)
 80086bc:	4770      	bx	lr
 80086be:	bf00      	nop
 80086c0:	7ff80000 	.word	0x7ff80000

080086c4 <__assert_func>:
 80086c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086c6:	4614      	mov	r4, r2
 80086c8:	461a      	mov	r2, r3
 80086ca:	4b09      	ldr	r3, [pc, #36]	@ (80086f0 <__assert_func+0x2c>)
 80086cc:	4605      	mov	r5, r0
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68d8      	ldr	r0, [r3, #12]
 80086d2:	b14c      	cbz	r4, 80086e8 <__assert_func+0x24>
 80086d4:	4b07      	ldr	r3, [pc, #28]	@ (80086f4 <__assert_func+0x30>)
 80086d6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086da:	9100      	str	r1, [sp, #0]
 80086dc:	462b      	mov	r3, r5
 80086de:	4906      	ldr	r1, [pc, #24]	@ (80086f8 <__assert_func+0x34>)
 80086e0:	f000 fba8 	bl	8008e34 <fiprintf>
 80086e4:	f000 fbb8 	bl	8008e58 <abort>
 80086e8:	4b04      	ldr	r3, [pc, #16]	@ (80086fc <__assert_func+0x38>)
 80086ea:	461c      	mov	r4, r3
 80086ec:	e7f3      	b.n	80086d6 <__assert_func+0x12>
 80086ee:	bf00      	nop
 80086f0:	20000020 	.word	0x20000020
 80086f4:	08009830 	.word	0x08009830
 80086f8:	0800983d 	.word	0x0800983d
 80086fc:	0800986b 	.word	0x0800986b

08008700 <_calloc_r>:
 8008700:	b570      	push	{r4, r5, r6, lr}
 8008702:	fba1 5402 	umull	r5, r4, r1, r2
 8008706:	b934      	cbnz	r4, 8008716 <_calloc_r+0x16>
 8008708:	4629      	mov	r1, r5
 800870a:	f7fe f9e3 	bl	8006ad4 <_malloc_r>
 800870e:	4606      	mov	r6, r0
 8008710:	b928      	cbnz	r0, 800871e <_calloc_r+0x1e>
 8008712:	4630      	mov	r0, r6
 8008714:	bd70      	pop	{r4, r5, r6, pc}
 8008716:	220c      	movs	r2, #12
 8008718:	2600      	movs	r6, #0
 800871a:	6002      	str	r2, [r0, #0]
 800871c:	e7f9      	b.n	8008712 <_calloc_r+0x12>
 800871e:	462a      	mov	r2, r5
 8008720:	4621      	mov	r1, r4
 8008722:	f7fd fa76 	bl	8005c12 <memset>
 8008726:	e7f4      	b.n	8008712 <_calloc_r+0x12>

08008728 <rshift>:
 8008728:	6903      	ldr	r3, [r0, #16]
 800872a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800872e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008732:	f100 0414 	add.w	r4, r0, #20
 8008736:	ea4f 1261 	mov.w	r2, r1, asr #5
 800873a:	dd46      	ble.n	80087ca <rshift+0xa2>
 800873c:	f011 011f 	ands.w	r1, r1, #31
 8008740:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008744:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008748:	d10c      	bne.n	8008764 <rshift+0x3c>
 800874a:	4629      	mov	r1, r5
 800874c:	f100 0710 	add.w	r7, r0, #16
 8008750:	42b1      	cmp	r1, r6
 8008752:	d335      	bcc.n	80087c0 <rshift+0x98>
 8008754:	1a9b      	subs	r3, r3, r2
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	1eea      	subs	r2, r5, #3
 800875a:	4296      	cmp	r6, r2
 800875c:	bf38      	it	cc
 800875e:	2300      	movcc	r3, #0
 8008760:	4423      	add	r3, r4
 8008762:	e015      	b.n	8008790 <rshift+0x68>
 8008764:	46a1      	mov	r9, r4
 8008766:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800876a:	f1c1 0820 	rsb	r8, r1, #32
 800876e:	40cf      	lsrs	r7, r1
 8008770:	f105 0e04 	add.w	lr, r5, #4
 8008774:	4576      	cmp	r6, lr
 8008776:	46f4      	mov	ip, lr
 8008778:	d816      	bhi.n	80087a8 <rshift+0x80>
 800877a:	1a9a      	subs	r2, r3, r2
 800877c:	0092      	lsls	r2, r2, #2
 800877e:	3a04      	subs	r2, #4
 8008780:	3501      	adds	r5, #1
 8008782:	42ae      	cmp	r6, r5
 8008784:	bf38      	it	cc
 8008786:	2200      	movcc	r2, #0
 8008788:	18a3      	adds	r3, r4, r2
 800878a:	50a7      	str	r7, [r4, r2]
 800878c:	b107      	cbz	r7, 8008790 <rshift+0x68>
 800878e:	3304      	adds	r3, #4
 8008790:	42a3      	cmp	r3, r4
 8008792:	eba3 0204 	sub.w	r2, r3, r4
 8008796:	bf08      	it	eq
 8008798:	2300      	moveq	r3, #0
 800879a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800879e:	6102      	str	r2, [r0, #16]
 80087a0:	bf08      	it	eq
 80087a2:	6143      	streq	r3, [r0, #20]
 80087a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087a8:	f8dc c000 	ldr.w	ip, [ip]
 80087ac:	fa0c fc08 	lsl.w	ip, ip, r8
 80087b0:	ea4c 0707 	orr.w	r7, ip, r7
 80087b4:	f849 7b04 	str.w	r7, [r9], #4
 80087b8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80087bc:	40cf      	lsrs	r7, r1
 80087be:	e7d9      	b.n	8008774 <rshift+0x4c>
 80087c0:	f851 cb04 	ldr.w	ip, [r1], #4
 80087c4:	f847 cf04 	str.w	ip, [r7, #4]!
 80087c8:	e7c2      	b.n	8008750 <rshift+0x28>
 80087ca:	4623      	mov	r3, r4
 80087cc:	e7e0      	b.n	8008790 <rshift+0x68>

080087ce <__hexdig_fun>:
 80087ce:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80087d2:	2b09      	cmp	r3, #9
 80087d4:	d802      	bhi.n	80087dc <__hexdig_fun+0xe>
 80087d6:	3820      	subs	r0, #32
 80087d8:	b2c0      	uxtb	r0, r0
 80087da:	4770      	bx	lr
 80087dc:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80087e0:	2b05      	cmp	r3, #5
 80087e2:	d801      	bhi.n	80087e8 <__hexdig_fun+0x1a>
 80087e4:	3847      	subs	r0, #71	@ 0x47
 80087e6:	e7f7      	b.n	80087d8 <__hexdig_fun+0xa>
 80087e8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80087ec:	2b05      	cmp	r3, #5
 80087ee:	d801      	bhi.n	80087f4 <__hexdig_fun+0x26>
 80087f0:	3827      	subs	r0, #39	@ 0x27
 80087f2:	e7f1      	b.n	80087d8 <__hexdig_fun+0xa>
 80087f4:	2000      	movs	r0, #0
 80087f6:	4770      	bx	lr

080087f8 <__gethex>:
 80087f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087fc:	468a      	mov	sl, r1
 80087fe:	4690      	mov	r8, r2
 8008800:	b085      	sub	sp, #20
 8008802:	9302      	str	r3, [sp, #8]
 8008804:	680b      	ldr	r3, [r1, #0]
 8008806:	9001      	str	r0, [sp, #4]
 8008808:	1c9c      	adds	r4, r3, #2
 800880a:	46a1      	mov	r9, r4
 800880c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008810:	2830      	cmp	r0, #48	@ 0x30
 8008812:	d0fa      	beq.n	800880a <__gethex+0x12>
 8008814:	eba9 0303 	sub.w	r3, r9, r3
 8008818:	f1a3 0b02 	sub.w	fp, r3, #2
 800881c:	f7ff ffd7 	bl	80087ce <__hexdig_fun>
 8008820:	4605      	mov	r5, r0
 8008822:	2800      	cmp	r0, #0
 8008824:	d168      	bne.n	80088f8 <__gethex+0x100>
 8008826:	2201      	movs	r2, #1
 8008828:	4648      	mov	r0, r9
 800882a:	499f      	ldr	r1, [pc, #636]	@ (8008aa8 <__gethex+0x2b0>)
 800882c:	f7ff ff14 	bl	8008658 <strncmp>
 8008830:	4607      	mov	r7, r0
 8008832:	2800      	cmp	r0, #0
 8008834:	d167      	bne.n	8008906 <__gethex+0x10e>
 8008836:	f899 0001 	ldrb.w	r0, [r9, #1]
 800883a:	4626      	mov	r6, r4
 800883c:	f7ff ffc7 	bl	80087ce <__hexdig_fun>
 8008840:	2800      	cmp	r0, #0
 8008842:	d062      	beq.n	800890a <__gethex+0x112>
 8008844:	4623      	mov	r3, r4
 8008846:	7818      	ldrb	r0, [r3, #0]
 8008848:	4699      	mov	r9, r3
 800884a:	2830      	cmp	r0, #48	@ 0x30
 800884c:	f103 0301 	add.w	r3, r3, #1
 8008850:	d0f9      	beq.n	8008846 <__gethex+0x4e>
 8008852:	f7ff ffbc 	bl	80087ce <__hexdig_fun>
 8008856:	fab0 f580 	clz	r5, r0
 800885a:	f04f 0b01 	mov.w	fp, #1
 800885e:	096d      	lsrs	r5, r5, #5
 8008860:	464a      	mov	r2, r9
 8008862:	4616      	mov	r6, r2
 8008864:	7830      	ldrb	r0, [r6, #0]
 8008866:	3201      	adds	r2, #1
 8008868:	f7ff ffb1 	bl	80087ce <__hexdig_fun>
 800886c:	2800      	cmp	r0, #0
 800886e:	d1f8      	bne.n	8008862 <__gethex+0x6a>
 8008870:	2201      	movs	r2, #1
 8008872:	4630      	mov	r0, r6
 8008874:	498c      	ldr	r1, [pc, #560]	@ (8008aa8 <__gethex+0x2b0>)
 8008876:	f7ff feef 	bl	8008658 <strncmp>
 800887a:	2800      	cmp	r0, #0
 800887c:	d13f      	bne.n	80088fe <__gethex+0x106>
 800887e:	b944      	cbnz	r4, 8008892 <__gethex+0x9a>
 8008880:	1c74      	adds	r4, r6, #1
 8008882:	4622      	mov	r2, r4
 8008884:	4616      	mov	r6, r2
 8008886:	7830      	ldrb	r0, [r6, #0]
 8008888:	3201      	adds	r2, #1
 800888a:	f7ff ffa0 	bl	80087ce <__hexdig_fun>
 800888e:	2800      	cmp	r0, #0
 8008890:	d1f8      	bne.n	8008884 <__gethex+0x8c>
 8008892:	1ba4      	subs	r4, r4, r6
 8008894:	00a7      	lsls	r7, r4, #2
 8008896:	7833      	ldrb	r3, [r6, #0]
 8008898:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800889c:	2b50      	cmp	r3, #80	@ 0x50
 800889e:	d13e      	bne.n	800891e <__gethex+0x126>
 80088a0:	7873      	ldrb	r3, [r6, #1]
 80088a2:	2b2b      	cmp	r3, #43	@ 0x2b
 80088a4:	d033      	beq.n	800890e <__gethex+0x116>
 80088a6:	2b2d      	cmp	r3, #45	@ 0x2d
 80088a8:	d034      	beq.n	8008914 <__gethex+0x11c>
 80088aa:	2400      	movs	r4, #0
 80088ac:	1c71      	adds	r1, r6, #1
 80088ae:	7808      	ldrb	r0, [r1, #0]
 80088b0:	f7ff ff8d 	bl	80087ce <__hexdig_fun>
 80088b4:	1e43      	subs	r3, r0, #1
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	2b18      	cmp	r3, #24
 80088ba:	d830      	bhi.n	800891e <__gethex+0x126>
 80088bc:	f1a0 0210 	sub.w	r2, r0, #16
 80088c0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80088c4:	f7ff ff83 	bl	80087ce <__hexdig_fun>
 80088c8:	f100 3cff 	add.w	ip, r0, #4294967295
 80088cc:	fa5f fc8c 	uxtb.w	ip, ip
 80088d0:	f1bc 0f18 	cmp.w	ip, #24
 80088d4:	f04f 030a 	mov.w	r3, #10
 80088d8:	d91e      	bls.n	8008918 <__gethex+0x120>
 80088da:	b104      	cbz	r4, 80088de <__gethex+0xe6>
 80088dc:	4252      	negs	r2, r2
 80088de:	4417      	add	r7, r2
 80088e0:	f8ca 1000 	str.w	r1, [sl]
 80088e4:	b1ed      	cbz	r5, 8008922 <__gethex+0x12a>
 80088e6:	f1bb 0f00 	cmp.w	fp, #0
 80088ea:	bf0c      	ite	eq
 80088ec:	2506      	moveq	r5, #6
 80088ee:	2500      	movne	r5, #0
 80088f0:	4628      	mov	r0, r5
 80088f2:	b005      	add	sp, #20
 80088f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088f8:	2500      	movs	r5, #0
 80088fa:	462c      	mov	r4, r5
 80088fc:	e7b0      	b.n	8008860 <__gethex+0x68>
 80088fe:	2c00      	cmp	r4, #0
 8008900:	d1c7      	bne.n	8008892 <__gethex+0x9a>
 8008902:	4627      	mov	r7, r4
 8008904:	e7c7      	b.n	8008896 <__gethex+0x9e>
 8008906:	464e      	mov	r6, r9
 8008908:	462f      	mov	r7, r5
 800890a:	2501      	movs	r5, #1
 800890c:	e7c3      	b.n	8008896 <__gethex+0x9e>
 800890e:	2400      	movs	r4, #0
 8008910:	1cb1      	adds	r1, r6, #2
 8008912:	e7cc      	b.n	80088ae <__gethex+0xb6>
 8008914:	2401      	movs	r4, #1
 8008916:	e7fb      	b.n	8008910 <__gethex+0x118>
 8008918:	fb03 0002 	mla	r0, r3, r2, r0
 800891c:	e7ce      	b.n	80088bc <__gethex+0xc4>
 800891e:	4631      	mov	r1, r6
 8008920:	e7de      	b.n	80088e0 <__gethex+0xe8>
 8008922:	4629      	mov	r1, r5
 8008924:	eba6 0309 	sub.w	r3, r6, r9
 8008928:	3b01      	subs	r3, #1
 800892a:	2b07      	cmp	r3, #7
 800892c:	dc0a      	bgt.n	8008944 <__gethex+0x14c>
 800892e:	9801      	ldr	r0, [sp, #4]
 8008930:	f7fe f95c 	bl	8006bec <_Balloc>
 8008934:	4604      	mov	r4, r0
 8008936:	b940      	cbnz	r0, 800894a <__gethex+0x152>
 8008938:	4602      	mov	r2, r0
 800893a:	21e4      	movs	r1, #228	@ 0xe4
 800893c:	4b5b      	ldr	r3, [pc, #364]	@ (8008aac <__gethex+0x2b4>)
 800893e:	485c      	ldr	r0, [pc, #368]	@ (8008ab0 <__gethex+0x2b8>)
 8008940:	f7ff fec0 	bl	80086c4 <__assert_func>
 8008944:	3101      	adds	r1, #1
 8008946:	105b      	asrs	r3, r3, #1
 8008948:	e7ef      	b.n	800892a <__gethex+0x132>
 800894a:	2300      	movs	r3, #0
 800894c:	f100 0a14 	add.w	sl, r0, #20
 8008950:	4655      	mov	r5, sl
 8008952:	469b      	mov	fp, r3
 8008954:	45b1      	cmp	r9, r6
 8008956:	d337      	bcc.n	80089c8 <__gethex+0x1d0>
 8008958:	f845 bb04 	str.w	fp, [r5], #4
 800895c:	eba5 050a 	sub.w	r5, r5, sl
 8008960:	10ad      	asrs	r5, r5, #2
 8008962:	6125      	str	r5, [r4, #16]
 8008964:	4658      	mov	r0, fp
 8008966:	f7fe fa33 	bl	8006dd0 <__hi0bits>
 800896a:	016d      	lsls	r5, r5, #5
 800896c:	f8d8 6000 	ldr.w	r6, [r8]
 8008970:	1a2d      	subs	r5, r5, r0
 8008972:	42b5      	cmp	r5, r6
 8008974:	dd54      	ble.n	8008a20 <__gethex+0x228>
 8008976:	1bad      	subs	r5, r5, r6
 8008978:	4629      	mov	r1, r5
 800897a:	4620      	mov	r0, r4
 800897c:	f7fe fdb5 	bl	80074ea <__any_on>
 8008980:	4681      	mov	r9, r0
 8008982:	b178      	cbz	r0, 80089a4 <__gethex+0x1ac>
 8008984:	f04f 0901 	mov.w	r9, #1
 8008988:	1e6b      	subs	r3, r5, #1
 800898a:	1159      	asrs	r1, r3, #5
 800898c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008990:	f003 021f 	and.w	r2, r3, #31
 8008994:	fa09 f202 	lsl.w	r2, r9, r2
 8008998:	420a      	tst	r2, r1
 800899a:	d003      	beq.n	80089a4 <__gethex+0x1ac>
 800899c:	454b      	cmp	r3, r9
 800899e:	dc36      	bgt.n	8008a0e <__gethex+0x216>
 80089a0:	f04f 0902 	mov.w	r9, #2
 80089a4:	4629      	mov	r1, r5
 80089a6:	4620      	mov	r0, r4
 80089a8:	f7ff febe 	bl	8008728 <rshift>
 80089ac:	442f      	add	r7, r5
 80089ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80089b2:	42bb      	cmp	r3, r7
 80089b4:	da42      	bge.n	8008a3c <__gethex+0x244>
 80089b6:	4621      	mov	r1, r4
 80089b8:	9801      	ldr	r0, [sp, #4]
 80089ba:	f7fe f957 	bl	8006c6c <_Bfree>
 80089be:	2300      	movs	r3, #0
 80089c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80089c2:	25a3      	movs	r5, #163	@ 0xa3
 80089c4:	6013      	str	r3, [r2, #0]
 80089c6:	e793      	b.n	80088f0 <__gethex+0xf8>
 80089c8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80089cc:	2a2e      	cmp	r2, #46	@ 0x2e
 80089ce:	d012      	beq.n	80089f6 <__gethex+0x1fe>
 80089d0:	2b20      	cmp	r3, #32
 80089d2:	d104      	bne.n	80089de <__gethex+0x1e6>
 80089d4:	f845 bb04 	str.w	fp, [r5], #4
 80089d8:	f04f 0b00 	mov.w	fp, #0
 80089dc:	465b      	mov	r3, fp
 80089de:	7830      	ldrb	r0, [r6, #0]
 80089e0:	9303      	str	r3, [sp, #12]
 80089e2:	f7ff fef4 	bl	80087ce <__hexdig_fun>
 80089e6:	9b03      	ldr	r3, [sp, #12]
 80089e8:	f000 000f 	and.w	r0, r0, #15
 80089ec:	4098      	lsls	r0, r3
 80089ee:	ea4b 0b00 	orr.w	fp, fp, r0
 80089f2:	3304      	adds	r3, #4
 80089f4:	e7ae      	b.n	8008954 <__gethex+0x15c>
 80089f6:	45b1      	cmp	r9, r6
 80089f8:	d8ea      	bhi.n	80089d0 <__gethex+0x1d8>
 80089fa:	2201      	movs	r2, #1
 80089fc:	4630      	mov	r0, r6
 80089fe:	492a      	ldr	r1, [pc, #168]	@ (8008aa8 <__gethex+0x2b0>)
 8008a00:	9303      	str	r3, [sp, #12]
 8008a02:	f7ff fe29 	bl	8008658 <strncmp>
 8008a06:	9b03      	ldr	r3, [sp, #12]
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	d1e1      	bne.n	80089d0 <__gethex+0x1d8>
 8008a0c:	e7a2      	b.n	8008954 <__gethex+0x15c>
 8008a0e:	4620      	mov	r0, r4
 8008a10:	1ea9      	subs	r1, r5, #2
 8008a12:	f7fe fd6a 	bl	80074ea <__any_on>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	d0c2      	beq.n	80089a0 <__gethex+0x1a8>
 8008a1a:	f04f 0903 	mov.w	r9, #3
 8008a1e:	e7c1      	b.n	80089a4 <__gethex+0x1ac>
 8008a20:	da09      	bge.n	8008a36 <__gethex+0x23e>
 8008a22:	1b75      	subs	r5, r6, r5
 8008a24:	4621      	mov	r1, r4
 8008a26:	462a      	mov	r2, r5
 8008a28:	9801      	ldr	r0, [sp, #4]
 8008a2a:	f7fe fb2f 	bl	800708c <__lshift>
 8008a2e:	4604      	mov	r4, r0
 8008a30:	1b7f      	subs	r7, r7, r5
 8008a32:	f100 0a14 	add.w	sl, r0, #20
 8008a36:	f04f 0900 	mov.w	r9, #0
 8008a3a:	e7b8      	b.n	80089ae <__gethex+0x1b6>
 8008a3c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008a40:	42bd      	cmp	r5, r7
 8008a42:	dd6f      	ble.n	8008b24 <__gethex+0x32c>
 8008a44:	1bed      	subs	r5, r5, r7
 8008a46:	42ae      	cmp	r6, r5
 8008a48:	dc34      	bgt.n	8008ab4 <__gethex+0x2bc>
 8008a4a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008a4e:	2b02      	cmp	r3, #2
 8008a50:	d022      	beq.n	8008a98 <__gethex+0x2a0>
 8008a52:	2b03      	cmp	r3, #3
 8008a54:	d024      	beq.n	8008aa0 <__gethex+0x2a8>
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d115      	bne.n	8008a86 <__gethex+0x28e>
 8008a5a:	42ae      	cmp	r6, r5
 8008a5c:	d113      	bne.n	8008a86 <__gethex+0x28e>
 8008a5e:	2e01      	cmp	r6, #1
 8008a60:	d10b      	bne.n	8008a7a <__gethex+0x282>
 8008a62:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008a66:	9a02      	ldr	r2, [sp, #8]
 8008a68:	2562      	movs	r5, #98	@ 0x62
 8008a6a:	6013      	str	r3, [r2, #0]
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	6123      	str	r3, [r4, #16]
 8008a70:	f8ca 3000 	str.w	r3, [sl]
 8008a74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a76:	601c      	str	r4, [r3, #0]
 8008a78:	e73a      	b.n	80088f0 <__gethex+0xf8>
 8008a7a:	4620      	mov	r0, r4
 8008a7c:	1e71      	subs	r1, r6, #1
 8008a7e:	f7fe fd34 	bl	80074ea <__any_on>
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d1ed      	bne.n	8008a62 <__gethex+0x26a>
 8008a86:	4621      	mov	r1, r4
 8008a88:	9801      	ldr	r0, [sp, #4]
 8008a8a:	f7fe f8ef 	bl	8006c6c <_Bfree>
 8008a8e:	2300      	movs	r3, #0
 8008a90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a92:	2550      	movs	r5, #80	@ 0x50
 8008a94:	6013      	str	r3, [r2, #0]
 8008a96:	e72b      	b.n	80088f0 <__gethex+0xf8>
 8008a98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1f3      	bne.n	8008a86 <__gethex+0x28e>
 8008a9e:	e7e0      	b.n	8008a62 <__gethex+0x26a>
 8008aa0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1dd      	bne.n	8008a62 <__gethex+0x26a>
 8008aa6:	e7ee      	b.n	8008a86 <__gethex+0x28e>
 8008aa8:	08009815 	.word	0x08009815
 8008aac:	080097ab 	.word	0x080097ab
 8008ab0:	0800986c 	.word	0x0800986c
 8008ab4:	1e6f      	subs	r7, r5, #1
 8008ab6:	f1b9 0f00 	cmp.w	r9, #0
 8008aba:	d130      	bne.n	8008b1e <__gethex+0x326>
 8008abc:	b127      	cbz	r7, 8008ac8 <__gethex+0x2d0>
 8008abe:	4639      	mov	r1, r7
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f7fe fd12 	bl	80074ea <__any_on>
 8008ac6:	4681      	mov	r9, r0
 8008ac8:	2301      	movs	r3, #1
 8008aca:	4629      	mov	r1, r5
 8008acc:	1b76      	subs	r6, r6, r5
 8008ace:	2502      	movs	r5, #2
 8008ad0:	117a      	asrs	r2, r7, #5
 8008ad2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008ad6:	f007 071f 	and.w	r7, r7, #31
 8008ada:	40bb      	lsls	r3, r7
 8008adc:	4213      	tst	r3, r2
 8008ade:	4620      	mov	r0, r4
 8008ae0:	bf18      	it	ne
 8008ae2:	f049 0902 	orrne.w	r9, r9, #2
 8008ae6:	f7ff fe1f 	bl	8008728 <rshift>
 8008aea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008aee:	f1b9 0f00 	cmp.w	r9, #0
 8008af2:	d047      	beq.n	8008b84 <__gethex+0x38c>
 8008af4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008af8:	2b02      	cmp	r3, #2
 8008afa:	d015      	beq.n	8008b28 <__gethex+0x330>
 8008afc:	2b03      	cmp	r3, #3
 8008afe:	d017      	beq.n	8008b30 <__gethex+0x338>
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	d109      	bne.n	8008b18 <__gethex+0x320>
 8008b04:	f019 0f02 	tst.w	r9, #2
 8008b08:	d006      	beq.n	8008b18 <__gethex+0x320>
 8008b0a:	f8da 3000 	ldr.w	r3, [sl]
 8008b0e:	ea49 0903 	orr.w	r9, r9, r3
 8008b12:	f019 0f01 	tst.w	r9, #1
 8008b16:	d10e      	bne.n	8008b36 <__gethex+0x33e>
 8008b18:	f045 0510 	orr.w	r5, r5, #16
 8008b1c:	e032      	b.n	8008b84 <__gethex+0x38c>
 8008b1e:	f04f 0901 	mov.w	r9, #1
 8008b22:	e7d1      	b.n	8008ac8 <__gethex+0x2d0>
 8008b24:	2501      	movs	r5, #1
 8008b26:	e7e2      	b.n	8008aee <__gethex+0x2f6>
 8008b28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b2a:	f1c3 0301 	rsb	r3, r3, #1
 8008b2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008b30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d0f0      	beq.n	8008b18 <__gethex+0x320>
 8008b36:	f04f 0c00 	mov.w	ip, #0
 8008b3a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008b3e:	f104 0314 	add.w	r3, r4, #20
 8008b42:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008b46:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b50:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008b54:	d01b      	beq.n	8008b8e <__gethex+0x396>
 8008b56:	3201      	adds	r2, #1
 8008b58:	6002      	str	r2, [r0, #0]
 8008b5a:	2d02      	cmp	r5, #2
 8008b5c:	f104 0314 	add.w	r3, r4, #20
 8008b60:	d13c      	bne.n	8008bdc <__gethex+0x3e4>
 8008b62:	f8d8 2000 	ldr.w	r2, [r8]
 8008b66:	3a01      	subs	r2, #1
 8008b68:	42b2      	cmp	r2, r6
 8008b6a:	d109      	bne.n	8008b80 <__gethex+0x388>
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	1171      	asrs	r1, r6, #5
 8008b70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008b74:	f006 061f 	and.w	r6, r6, #31
 8008b78:	fa02 f606 	lsl.w	r6, r2, r6
 8008b7c:	421e      	tst	r6, r3
 8008b7e:	d13a      	bne.n	8008bf6 <__gethex+0x3fe>
 8008b80:	f045 0520 	orr.w	r5, r5, #32
 8008b84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b86:	601c      	str	r4, [r3, #0]
 8008b88:	9b02      	ldr	r3, [sp, #8]
 8008b8a:	601f      	str	r7, [r3, #0]
 8008b8c:	e6b0      	b.n	80088f0 <__gethex+0xf8>
 8008b8e:	4299      	cmp	r1, r3
 8008b90:	f843 cc04 	str.w	ip, [r3, #-4]
 8008b94:	d8d9      	bhi.n	8008b4a <__gethex+0x352>
 8008b96:	68a3      	ldr	r3, [r4, #8]
 8008b98:	459b      	cmp	fp, r3
 8008b9a:	db17      	blt.n	8008bcc <__gethex+0x3d4>
 8008b9c:	6861      	ldr	r1, [r4, #4]
 8008b9e:	9801      	ldr	r0, [sp, #4]
 8008ba0:	3101      	adds	r1, #1
 8008ba2:	f7fe f823 	bl	8006bec <_Balloc>
 8008ba6:	4681      	mov	r9, r0
 8008ba8:	b918      	cbnz	r0, 8008bb2 <__gethex+0x3ba>
 8008baa:	4602      	mov	r2, r0
 8008bac:	2184      	movs	r1, #132	@ 0x84
 8008bae:	4b19      	ldr	r3, [pc, #100]	@ (8008c14 <__gethex+0x41c>)
 8008bb0:	e6c5      	b.n	800893e <__gethex+0x146>
 8008bb2:	6922      	ldr	r2, [r4, #16]
 8008bb4:	f104 010c 	add.w	r1, r4, #12
 8008bb8:	3202      	adds	r2, #2
 8008bba:	0092      	lsls	r2, r2, #2
 8008bbc:	300c      	adds	r0, #12
 8008bbe:	f7ff fd6d 	bl	800869c <memcpy>
 8008bc2:	4621      	mov	r1, r4
 8008bc4:	9801      	ldr	r0, [sp, #4]
 8008bc6:	f7fe f851 	bl	8006c6c <_Bfree>
 8008bca:	464c      	mov	r4, r9
 8008bcc:	6923      	ldr	r3, [r4, #16]
 8008bce:	1c5a      	adds	r2, r3, #1
 8008bd0:	6122      	str	r2, [r4, #16]
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008bd8:	615a      	str	r2, [r3, #20]
 8008bda:	e7be      	b.n	8008b5a <__gethex+0x362>
 8008bdc:	6922      	ldr	r2, [r4, #16]
 8008bde:	455a      	cmp	r2, fp
 8008be0:	dd0b      	ble.n	8008bfa <__gethex+0x402>
 8008be2:	2101      	movs	r1, #1
 8008be4:	4620      	mov	r0, r4
 8008be6:	f7ff fd9f 	bl	8008728 <rshift>
 8008bea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008bee:	3701      	adds	r7, #1
 8008bf0:	42bb      	cmp	r3, r7
 8008bf2:	f6ff aee0 	blt.w	80089b6 <__gethex+0x1be>
 8008bf6:	2501      	movs	r5, #1
 8008bf8:	e7c2      	b.n	8008b80 <__gethex+0x388>
 8008bfa:	f016 061f 	ands.w	r6, r6, #31
 8008bfe:	d0fa      	beq.n	8008bf6 <__gethex+0x3fe>
 8008c00:	4453      	add	r3, sl
 8008c02:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008c06:	f7fe f8e3 	bl	8006dd0 <__hi0bits>
 8008c0a:	f1c6 0620 	rsb	r6, r6, #32
 8008c0e:	42b0      	cmp	r0, r6
 8008c10:	dbe7      	blt.n	8008be2 <__gethex+0x3ea>
 8008c12:	e7f0      	b.n	8008bf6 <__gethex+0x3fe>
 8008c14:	080097ab 	.word	0x080097ab

08008c18 <L_shift>:
 8008c18:	f1c2 0208 	rsb	r2, r2, #8
 8008c1c:	0092      	lsls	r2, r2, #2
 8008c1e:	b570      	push	{r4, r5, r6, lr}
 8008c20:	f1c2 0620 	rsb	r6, r2, #32
 8008c24:	6843      	ldr	r3, [r0, #4]
 8008c26:	6804      	ldr	r4, [r0, #0]
 8008c28:	fa03 f506 	lsl.w	r5, r3, r6
 8008c2c:	432c      	orrs	r4, r5
 8008c2e:	40d3      	lsrs	r3, r2
 8008c30:	6004      	str	r4, [r0, #0]
 8008c32:	f840 3f04 	str.w	r3, [r0, #4]!
 8008c36:	4288      	cmp	r0, r1
 8008c38:	d3f4      	bcc.n	8008c24 <L_shift+0xc>
 8008c3a:	bd70      	pop	{r4, r5, r6, pc}

08008c3c <__match>:
 8008c3c:	b530      	push	{r4, r5, lr}
 8008c3e:	6803      	ldr	r3, [r0, #0]
 8008c40:	3301      	adds	r3, #1
 8008c42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c46:	b914      	cbnz	r4, 8008c4e <__match+0x12>
 8008c48:	6003      	str	r3, [r0, #0]
 8008c4a:	2001      	movs	r0, #1
 8008c4c:	bd30      	pop	{r4, r5, pc}
 8008c4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c52:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008c56:	2d19      	cmp	r5, #25
 8008c58:	bf98      	it	ls
 8008c5a:	3220      	addls	r2, #32
 8008c5c:	42a2      	cmp	r2, r4
 8008c5e:	d0f0      	beq.n	8008c42 <__match+0x6>
 8008c60:	2000      	movs	r0, #0
 8008c62:	e7f3      	b.n	8008c4c <__match+0x10>

08008c64 <__hexnan>:
 8008c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c68:	2500      	movs	r5, #0
 8008c6a:	680b      	ldr	r3, [r1, #0]
 8008c6c:	4682      	mov	sl, r0
 8008c6e:	115e      	asrs	r6, r3, #5
 8008c70:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008c74:	f013 031f 	ands.w	r3, r3, #31
 8008c78:	bf18      	it	ne
 8008c7a:	3604      	addne	r6, #4
 8008c7c:	1f37      	subs	r7, r6, #4
 8008c7e:	4690      	mov	r8, r2
 8008c80:	46b9      	mov	r9, r7
 8008c82:	463c      	mov	r4, r7
 8008c84:	46ab      	mov	fp, r5
 8008c86:	b087      	sub	sp, #28
 8008c88:	6801      	ldr	r1, [r0, #0]
 8008c8a:	9301      	str	r3, [sp, #4]
 8008c8c:	f846 5c04 	str.w	r5, [r6, #-4]
 8008c90:	9502      	str	r5, [sp, #8]
 8008c92:	784a      	ldrb	r2, [r1, #1]
 8008c94:	1c4b      	adds	r3, r1, #1
 8008c96:	9303      	str	r3, [sp, #12]
 8008c98:	b342      	cbz	r2, 8008cec <__hexnan+0x88>
 8008c9a:	4610      	mov	r0, r2
 8008c9c:	9105      	str	r1, [sp, #20]
 8008c9e:	9204      	str	r2, [sp, #16]
 8008ca0:	f7ff fd95 	bl	80087ce <__hexdig_fun>
 8008ca4:	2800      	cmp	r0, #0
 8008ca6:	d151      	bne.n	8008d4c <__hexnan+0xe8>
 8008ca8:	9a04      	ldr	r2, [sp, #16]
 8008caa:	9905      	ldr	r1, [sp, #20]
 8008cac:	2a20      	cmp	r2, #32
 8008cae:	d818      	bhi.n	8008ce2 <__hexnan+0x7e>
 8008cb0:	9b02      	ldr	r3, [sp, #8]
 8008cb2:	459b      	cmp	fp, r3
 8008cb4:	dd13      	ble.n	8008cde <__hexnan+0x7a>
 8008cb6:	454c      	cmp	r4, r9
 8008cb8:	d206      	bcs.n	8008cc8 <__hexnan+0x64>
 8008cba:	2d07      	cmp	r5, #7
 8008cbc:	dc04      	bgt.n	8008cc8 <__hexnan+0x64>
 8008cbe:	462a      	mov	r2, r5
 8008cc0:	4649      	mov	r1, r9
 8008cc2:	4620      	mov	r0, r4
 8008cc4:	f7ff ffa8 	bl	8008c18 <L_shift>
 8008cc8:	4544      	cmp	r4, r8
 8008cca:	d952      	bls.n	8008d72 <__hexnan+0x10e>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	f1a4 0904 	sub.w	r9, r4, #4
 8008cd2:	f844 3c04 	str.w	r3, [r4, #-4]
 8008cd6:	461d      	mov	r5, r3
 8008cd8:	464c      	mov	r4, r9
 8008cda:	f8cd b008 	str.w	fp, [sp, #8]
 8008cde:	9903      	ldr	r1, [sp, #12]
 8008ce0:	e7d7      	b.n	8008c92 <__hexnan+0x2e>
 8008ce2:	2a29      	cmp	r2, #41	@ 0x29
 8008ce4:	d157      	bne.n	8008d96 <__hexnan+0x132>
 8008ce6:	3102      	adds	r1, #2
 8008ce8:	f8ca 1000 	str.w	r1, [sl]
 8008cec:	f1bb 0f00 	cmp.w	fp, #0
 8008cf0:	d051      	beq.n	8008d96 <__hexnan+0x132>
 8008cf2:	454c      	cmp	r4, r9
 8008cf4:	d206      	bcs.n	8008d04 <__hexnan+0xa0>
 8008cf6:	2d07      	cmp	r5, #7
 8008cf8:	dc04      	bgt.n	8008d04 <__hexnan+0xa0>
 8008cfa:	462a      	mov	r2, r5
 8008cfc:	4649      	mov	r1, r9
 8008cfe:	4620      	mov	r0, r4
 8008d00:	f7ff ff8a 	bl	8008c18 <L_shift>
 8008d04:	4544      	cmp	r4, r8
 8008d06:	d936      	bls.n	8008d76 <__hexnan+0x112>
 8008d08:	4623      	mov	r3, r4
 8008d0a:	f1a8 0204 	sub.w	r2, r8, #4
 8008d0e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008d12:	429f      	cmp	r7, r3
 8008d14:	f842 1f04 	str.w	r1, [r2, #4]!
 8008d18:	d2f9      	bcs.n	8008d0e <__hexnan+0xaa>
 8008d1a:	1b3b      	subs	r3, r7, r4
 8008d1c:	f023 0303 	bic.w	r3, r3, #3
 8008d20:	3304      	adds	r3, #4
 8008d22:	3401      	adds	r4, #1
 8008d24:	3e03      	subs	r6, #3
 8008d26:	42b4      	cmp	r4, r6
 8008d28:	bf88      	it	hi
 8008d2a:	2304      	movhi	r3, #4
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	4443      	add	r3, r8
 8008d30:	f843 2b04 	str.w	r2, [r3], #4
 8008d34:	429f      	cmp	r7, r3
 8008d36:	d2fb      	bcs.n	8008d30 <__hexnan+0xcc>
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	b91b      	cbnz	r3, 8008d44 <__hexnan+0xe0>
 8008d3c:	4547      	cmp	r7, r8
 8008d3e:	d128      	bne.n	8008d92 <__hexnan+0x12e>
 8008d40:	2301      	movs	r3, #1
 8008d42:	603b      	str	r3, [r7, #0]
 8008d44:	2005      	movs	r0, #5
 8008d46:	b007      	add	sp, #28
 8008d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d4c:	3501      	adds	r5, #1
 8008d4e:	2d08      	cmp	r5, #8
 8008d50:	f10b 0b01 	add.w	fp, fp, #1
 8008d54:	dd06      	ble.n	8008d64 <__hexnan+0x100>
 8008d56:	4544      	cmp	r4, r8
 8008d58:	d9c1      	bls.n	8008cde <__hexnan+0x7a>
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	2501      	movs	r5, #1
 8008d5e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d62:	3c04      	subs	r4, #4
 8008d64:	6822      	ldr	r2, [r4, #0]
 8008d66:	f000 000f 	and.w	r0, r0, #15
 8008d6a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008d6e:	6020      	str	r0, [r4, #0]
 8008d70:	e7b5      	b.n	8008cde <__hexnan+0x7a>
 8008d72:	2508      	movs	r5, #8
 8008d74:	e7b3      	b.n	8008cde <__hexnan+0x7a>
 8008d76:	9b01      	ldr	r3, [sp, #4]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d0dd      	beq.n	8008d38 <__hexnan+0xd4>
 8008d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d80:	f1c3 0320 	rsb	r3, r3, #32
 8008d84:	40da      	lsrs	r2, r3
 8008d86:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008d8a:	4013      	ands	r3, r2
 8008d8c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008d90:	e7d2      	b.n	8008d38 <__hexnan+0xd4>
 8008d92:	3f04      	subs	r7, #4
 8008d94:	e7d0      	b.n	8008d38 <__hexnan+0xd4>
 8008d96:	2004      	movs	r0, #4
 8008d98:	e7d5      	b.n	8008d46 <__hexnan+0xe2>

08008d9a <__ascii_mbtowc>:
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	b901      	cbnz	r1, 8008da0 <__ascii_mbtowc+0x6>
 8008d9e:	a901      	add	r1, sp, #4
 8008da0:	b142      	cbz	r2, 8008db4 <__ascii_mbtowc+0x1a>
 8008da2:	b14b      	cbz	r3, 8008db8 <__ascii_mbtowc+0x1e>
 8008da4:	7813      	ldrb	r3, [r2, #0]
 8008da6:	600b      	str	r3, [r1, #0]
 8008da8:	7812      	ldrb	r2, [r2, #0]
 8008daa:	1e10      	subs	r0, r2, #0
 8008dac:	bf18      	it	ne
 8008dae:	2001      	movne	r0, #1
 8008db0:	b002      	add	sp, #8
 8008db2:	4770      	bx	lr
 8008db4:	4610      	mov	r0, r2
 8008db6:	e7fb      	b.n	8008db0 <__ascii_mbtowc+0x16>
 8008db8:	f06f 0001 	mvn.w	r0, #1
 8008dbc:	e7f8      	b.n	8008db0 <__ascii_mbtowc+0x16>

08008dbe <_realloc_r>:
 8008dbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dc2:	4607      	mov	r7, r0
 8008dc4:	4614      	mov	r4, r2
 8008dc6:	460d      	mov	r5, r1
 8008dc8:	b921      	cbnz	r1, 8008dd4 <_realloc_r+0x16>
 8008dca:	4611      	mov	r1, r2
 8008dcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dd0:	f7fd be80 	b.w	8006ad4 <_malloc_r>
 8008dd4:	b92a      	cbnz	r2, 8008de2 <_realloc_r+0x24>
 8008dd6:	f7fd fe0b 	bl	80069f0 <_free_r>
 8008dda:	4625      	mov	r5, r4
 8008ddc:	4628      	mov	r0, r5
 8008dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008de2:	f000 f840 	bl	8008e66 <_malloc_usable_size_r>
 8008de6:	4284      	cmp	r4, r0
 8008de8:	4606      	mov	r6, r0
 8008dea:	d802      	bhi.n	8008df2 <_realloc_r+0x34>
 8008dec:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008df0:	d8f4      	bhi.n	8008ddc <_realloc_r+0x1e>
 8008df2:	4621      	mov	r1, r4
 8008df4:	4638      	mov	r0, r7
 8008df6:	f7fd fe6d 	bl	8006ad4 <_malloc_r>
 8008dfa:	4680      	mov	r8, r0
 8008dfc:	b908      	cbnz	r0, 8008e02 <_realloc_r+0x44>
 8008dfe:	4645      	mov	r5, r8
 8008e00:	e7ec      	b.n	8008ddc <_realloc_r+0x1e>
 8008e02:	42b4      	cmp	r4, r6
 8008e04:	4622      	mov	r2, r4
 8008e06:	4629      	mov	r1, r5
 8008e08:	bf28      	it	cs
 8008e0a:	4632      	movcs	r2, r6
 8008e0c:	f7ff fc46 	bl	800869c <memcpy>
 8008e10:	4629      	mov	r1, r5
 8008e12:	4638      	mov	r0, r7
 8008e14:	f7fd fdec 	bl	80069f0 <_free_r>
 8008e18:	e7f1      	b.n	8008dfe <_realloc_r+0x40>

08008e1a <__ascii_wctomb>:
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	4608      	mov	r0, r1
 8008e1e:	b141      	cbz	r1, 8008e32 <__ascii_wctomb+0x18>
 8008e20:	2aff      	cmp	r2, #255	@ 0xff
 8008e22:	d904      	bls.n	8008e2e <__ascii_wctomb+0x14>
 8008e24:	228a      	movs	r2, #138	@ 0x8a
 8008e26:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2a:	601a      	str	r2, [r3, #0]
 8008e2c:	4770      	bx	lr
 8008e2e:	2001      	movs	r0, #1
 8008e30:	700a      	strb	r2, [r1, #0]
 8008e32:	4770      	bx	lr

08008e34 <fiprintf>:
 8008e34:	b40e      	push	{r1, r2, r3}
 8008e36:	b503      	push	{r0, r1, lr}
 8008e38:	4601      	mov	r1, r0
 8008e3a:	ab03      	add	r3, sp, #12
 8008e3c:	4805      	ldr	r0, [pc, #20]	@ (8008e54 <fiprintf+0x20>)
 8008e3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e42:	6800      	ldr	r0, [r0, #0]
 8008e44:	9301      	str	r3, [sp, #4]
 8008e46:	f000 f83d 	bl	8008ec4 <_vfiprintf_r>
 8008e4a:	b002      	add	sp, #8
 8008e4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e50:	b003      	add	sp, #12
 8008e52:	4770      	bx	lr
 8008e54:	20000020 	.word	0x20000020

08008e58 <abort>:
 8008e58:	2006      	movs	r0, #6
 8008e5a:	b508      	push	{r3, lr}
 8008e5c:	f000 fa06 	bl	800926c <raise>
 8008e60:	2001      	movs	r0, #1
 8008e62:	f7f8 ff8a 	bl	8001d7a <_exit>

08008e66 <_malloc_usable_size_r>:
 8008e66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e6a:	1f18      	subs	r0, r3, #4
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	bfbc      	itt	lt
 8008e70:	580b      	ldrlt	r3, [r1, r0]
 8008e72:	18c0      	addlt	r0, r0, r3
 8008e74:	4770      	bx	lr

08008e76 <__sfputc_r>:
 8008e76:	6893      	ldr	r3, [r2, #8]
 8008e78:	b410      	push	{r4}
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	6093      	str	r3, [r2, #8]
 8008e80:	da07      	bge.n	8008e92 <__sfputc_r+0x1c>
 8008e82:	6994      	ldr	r4, [r2, #24]
 8008e84:	42a3      	cmp	r3, r4
 8008e86:	db01      	blt.n	8008e8c <__sfputc_r+0x16>
 8008e88:	290a      	cmp	r1, #10
 8008e8a:	d102      	bne.n	8008e92 <__sfputc_r+0x1c>
 8008e8c:	bc10      	pop	{r4}
 8008e8e:	f000 b931 	b.w	80090f4 <__swbuf_r>
 8008e92:	6813      	ldr	r3, [r2, #0]
 8008e94:	1c58      	adds	r0, r3, #1
 8008e96:	6010      	str	r0, [r2, #0]
 8008e98:	7019      	strb	r1, [r3, #0]
 8008e9a:	4608      	mov	r0, r1
 8008e9c:	bc10      	pop	{r4}
 8008e9e:	4770      	bx	lr

08008ea0 <__sfputs_r>:
 8008ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea2:	4606      	mov	r6, r0
 8008ea4:	460f      	mov	r7, r1
 8008ea6:	4614      	mov	r4, r2
 8008ea8:	18d5      	adds	r5, r2, r3
 8008eaa:	42ac      	cmp	r4, r5
 8008eac:	d101      	bne.n	8008eb2 <__sfputs_r+0x12>
 8008eae:	2000      	movs	r0, #0
 8008eb0:	e007      	b.n	8008ec2 <__sfputs_r+0x22>
 8008eb2:	463a      	mov	r2, r7
 8008eb4:	4630      	mov	r0, r6
 8008eb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eba:	f7ff ffdc 	bl	8008e76 <__sfputc_r>
 8008ebe:	1c43      	adds	r3, r0, #1
 8008ec0:	d1f3      	bne.n	8008eaa <__sfputs_r+0xa>
 8008ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ec4 <_vfiprintf_r>:
 8008ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ec8:	460d      	mov	r5, r1
 8008eca:	4614      	mov	r4, r2
 8008ecc:	4698      	mov	r8, r3
 8008ece:	4606      	mov	r6, r0
 8008ed0:	b09d      	sub	sp, #116	@ 0x74
 8008ed2:	b118      	cbz	r0, 8008edc <_vfiprintf_r+0x18>
 8008ed4:	6a03      	ldr	r3, [r0, #32]
 8008ed6:	b90b      	cbnz	r3, 8008edc <_vfiprintf_r+0x18>
 8008ed8:	f7fc fdca 	bl	8005a70 <__sinit>
 8008edc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ede:	07d9      	lsls	r1, r3, #31
 8008ee0:	d405      	bmi.n	8008eee <_vfiprintf_r+0x2a>
 8008ee2:	89ab      	ldrh	r3, [r5, #12]
 8008ee4:	059a      	lsls	r2, r3, #22
 8008ee6:	d402      	bmi.n	8008eee <_vfiprintf_r+0x2a>
 8008ee8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008eea:	f7fc ff10 	bl	8005d0e <__retarget_lock_acquire_recursive>
 8008eee:	89ab      	ldrh	r3, [r5, #12]
 8008ef0:	071b      	lsls	r3, r3, #28
 8008ef2:	d501      	bpl.n	8008ef8 <_vfiprintf_r+0x34>
 8008ef4:	692b      	ldr	r3, [r5, #16]
 8008ef6:	b99b      	cbnz	r3, 8008f20 <_vfiprintf_r+0x5c>
 8008ef8:	4629      	mov	r1, r5
 8008efa:	4630      	mov	r0, r6
 8008efc:	f000 f938 	bl	8009170 <__swsetup_r>
 8008f00:	b170      	cbz	r0, 8008f20 <_vfiprintf_r+0x5c>
 8008f02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f04:	07dc      	lsls	r4, r3, #31
 8008f06:	d504      	bpl.n	8008f12 <_vfiprintf_r+0x4e>
 8008f08:	f04f 30ff 	mov.w	r0, #4294967295
 8008f0c:	b01d      	add	sp, #116	@ 0x74
 8008f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f12:	89ab      	ldrh	r3, [r5, #12]
 8008f14:	0598      	lsls	r0, r3, #22
 8008f16:	d4f7      	bmi.n	8008f08 <_vfiprintf_r+0x44>
 8008f18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f1a:	f7fc fef9 	bl	8005d10 <__retarget_lock_release_recursive>
 8008f1e:	e7f3      	b.n	8008f08 <_vfiprintf_r+0x44>
 8008f20:	2300      	movs	r3, #0
 8008f22:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f24:	2320      	movs	r3, #32
 8008f26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f2a:	2330      	movs	r3, #48	@ 0x30
 8008f2c:	f04f 0901 	mov.w	r9, #1
 8008f30:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f34:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80090e0 <_vfiprintf_r+0x21c>
 8008f38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f3c:	4623      	mov	r3, r4
 8008f3e:	469a      	mov	sl, r3
 8008f40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f44:	b10a      	cbz	r2, 8008f4a <_vfiprintf_r+0x86>
 8008f46:	2a25      	cmp	r2, #37	@ 0x25
 8008f48:	d1f9      	bne.n	8008f3e <_vfiprintf_r+0x7a>
 8008f4a:	ebba 0b04 	subs.w	fp, sl, r4
 8008f4e:	d00b      	beq.n	8008f68 <_vfiprintf_r+0xa4>
 8008f50:	465b      	mov	r3, fp
 8008f52:	4622      	mov	r2, r4
 8008f54:	4629      	mov	r1, r5
 8008f56:	4630      	mov	r0, r6
 8008f58:	f7ff ffa2 	bl	8008ea0 <__sfputs_r>
 8008f5c:	3001      	adds	r0, #1
 8008f5e:	f000 80a7 	beq.w	80090b0 <_vfiprintf_r+0x1ec>
 8008f62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f64:	445a      	add	r2, fp
 8008f66:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f68:	f89a 3000 	ldrb.w	r3, [sl]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	f000 809f 	beq.w	80090b0 <_vfiprintf_r+0x1ec>
 8008f72:	2300      	movs	r3, #0
 8008f74:	f04f 32ff 	mov.w	r2, #4294967295
 8008f78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f7c:	f10a 0a01 	add.w	sl, sl, #1
 8008f80:	9304      	str	r3, [sp, #16]
 8008f82:	9307      	str	r3, [sp, #28]
 8008f84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f88:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f8a:	4654      	mov	r4, sl
 8008f8c:	2205      	movs	r2, #5
 8008f8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f92:	4853      	ldr	r0, [pc, #332]	@ (80090e0 <_vfiprintf_r+0x21c>)
 8008f94:	f7fc febd 	bl	8005d12 <memchr>
 8008f98:	9a04      	ldr	r2, [sp, #16]
 8008f9a:	b9d8      	cbnz	r0, 8008fd4 <_vfiprintf_r+0x110>
 8008f9c:	06d1      	lsls	r1, r2, #27
 8008f9e:	bf44      	itt	mi
 8008fa0:	2320      	movmi	r3, #32
 8008fa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fa6:	0713      	lsls	r3, r2, #28
 8008fa8:	bf44      	itt	mi
 8008faa:	232b      	movmi	r3, #43	@ 0x2b
 8008fac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8008fb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fb6:	d015      	beq.n	8008fe4 <_vfiprintf_r+0x120>
 8008fb8:	4654      	mov	r4, sl
 8008fba:	2000      	movs	r0, #0
 8008fbc:	f04f 0c0a 	mov.w	ip, #10
 8008fc0:	9a07      	ldr	r2, [sp, #28]
 8008fc2:	4621      	mov	r1, r4
 8008fc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fc8:	3b30      	subs	r3, #48	@ 0x30
 8008fca:	2b09      	cmp	r3, #9
 8008fcc:	d94b      	bls.n	8009066 <_vfiprintf_r+0x1a2>
 8008fce:	b1b0      	cbz	r0, 8008ffe <_vfiprintf_r+0x13a>
 8008fd0:	9207      	str	r2, [sp, #28]
 8008fd2:	e014      	b.n	8008ffe <_vfiprintf_r+0x13a>
 8008fd4:	eba0 0308 	sub.w	r3, r0, r8
 8008fd8:	fa09 f303 	lsl.w	r3, r9, r3
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	46a2      	mov	sl, r4
 8008fe0:	9304      	str	r3, [sp, #16]
 8008fe2:	e7d2      	b.n	8008f8a <_vfiprintf_r+0xc6>
 8008fe4:	9b03      	ldr	r3, [sp, #12]
 8008fe6:	1d19      	adds	r1, r3, #4
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	9103      	str	r1, [sp, #12]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	bfbb      	ittet	lt
 8008ff0:	425b      	neglt	r3, r3
 8008ff2:	f042 0202 	orrlt.w	r2, r2, #2
 8008ff6:	9307      	strge	r3, [sp, #28]
 8008ff8:	9307      	strlt	r3, [sp, #28]
 8008ffa:	bfb8      	it	lt
 8008ffc:	9204      	strlt	r2, [sp, #16]
 8008ffe:	7823      	ldrb	r3, [r4, #0]
 8009000:	2b2e      	cmp	r3, #46	@ 0x2e
 8009002:	d10a      	bne.n	800901a <_vfiprintf_r+0x156>
 8009004:	7863      	ldrb	r3, [r4, #1]
 8009006:	2b2a      	cmp	r3, #42	@ 0x2a
 8009008:	d132      	bne.n	8009070 <_vfiprintf_r+0x1ac>
 800900a:	9b03      	ldr	r3, [sp, #12]
 800900c:	3402      	adds	r4, #2
 800900e:	1d1a      	adds	r2, r3, #4
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	9203      	str	r2, [sp, #12]
 8009014:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009018:	9305      	str	r3, [sp, #20]
 800901a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80090e4 <_vfiprintf_r+0x220>
 800901e:	2203      	movs	r2, #3
 8009020:	4650      	mov	r0, sl
 8009022:	7821      	ldrb	r1, [r4, #0]
 8009024:	f7fc fe75 	bl	8005d12 <memchr>
 8009028:	b138      	cbz	r0, 800903a <_vfiprintf_r+0x176>
 800902a:	2240      	movs	r2, #64	@ 0x40
 800902c:	9b04      	ldr	r3, [sp, #16]
 800902e:	eba0 000a 	sub.w	r0, r0, sl
 8009032:	4082      	lsls	r2, r0
 8009034:	4313      	orrs	r3, r2
 8009036:	3401      	adds	r4, #1
 8009038:	9304      	str	r3, [sp, #16]
 800903a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800903e:	2206      	movs	r2, #6
 8009040:	4829      	ldr	r0, [pc, #164]	@ (80090e8 <_vfiprintf_r+0x224>)
 8009042:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009046:	f7fc fe64 	bl	8005d12 <memchr>
 800904a:	2800      	cmp	r0, #0
 800904c:	d03f      	beq.n	80090ce <_vfiprintf_r+0x20a>
 800904e:	4b27      	ldr	r3, [pc, #156]	@ (80090ec <_vfiprintf_r+0x228>)
 8009050:	bb1b      	cbnz	r3, 800909a <_vfiprintf_r+0x1d6>
 8009052:	9b03      	ldr	r3, [sp, #12]
 8009054:	3307      	adds	r3, #7
 8009056:	f023 0307 	bic.w	r3, r3, #7
 800905a:	3308      	adds	r3, #8
 800905c:	9303      	str	r3, [sp, #12]
 800905e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009060:	443b      	add	r3, r7
 8009062:	9309      	str	r3, [sp, #36]	@ 0x24
 8009064:	e76a      	b.n	8008f3c <_vfiprintf_r+0x78>
 8009066:	460c      	mov	r4, r1
 8009068:	2001      	movs	r0, #1
 800906a:	fb0c 3202 	mla	r2, ip, r2, r3
 800906e:	e7a8      	b.n	8008fc2 <_vfiprintf_r+0xfe>
 8009070:	2300      	movs	r3, #0
 8009072:	f04f 0c0a 	mov.w	ip, #10
 8009076:	4619      	mov	r1, r3
 8009078:	3401      	adds	r4, #1
 800907a:	9305      	str	r3, [sp, #20]
 800907c:	4620      	mov	r0, r4
 800907e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009082:	3a30      	subs	r2, #48	@ 0x30
 8009084:	2a09      	cmp	r2, #9
 8009086:	d903      	bls.n	8009090 <_vfiprintf_r+0x1cc>
 8009088:	2b00      	cmp	r3, #0
 800908a:	d0c6      	beq.n	800901a <_vfiprintf_r+0x156>
 800908c:	9105      	str	r1, [sp, #20]
 800908e:	e7c4      	b.n	800901a <_vfiprintf_r+0x156>
 8009090:	4604      	mov	r4, r0
 8009092:	2301      	movs	r3, #1
 8009094:	fb0c 2101 	mla	r1, ip, r1, r2
 8009098:	e7f0      	b.n	800907c <_vfiprintf_r+0x1b8>
 800909a:	ab03      	add	r3, sp, #12
 800909c:	9300      	str	r3, [sp, #0]
 800909e:	462a      	mov	r2, r5
 80090a0:	4630      	mov	r0, r6
 80090a2:	4b13      	ldr	r3, [pc, #76]	@ (80090f0 <_vfiprintf_r+0x22c>)
 80090a4:	a904      	add	r1, sp, #16
 80090a6:	f7fb fe91 	bl	8004dcc <_printf_float>
 80090aa:	4607      	mov	r7, r0
 80090ac:	1c78      	adds	r0, r7, #1
 80090ae:	d1d6      	bne.n	800905e <_vfiprintf_r+0x19a>
 80090b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090b2:	07d9      	lsls	r1, r3, #31
 80090b4:	d405      	bmi.n	80090c2 <_vfiprintf_r+0x1fe>
 80090b6:	89ab      	ldrh	r3, [r5, #12]
 80090b8:	059a      	lsls	r2, r3, #22
 80090ba:	d402      	bmi.n	80090c2 <_vfiprintf_r+0x1fe>
 80090bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090be:	f7fc fe27 	bl	8005d10 <__retarget_lock_release_recursive>
 80090c2:	89ab      	ldrh	r3, [r5, #12]
 80090c4:	065b      	lsls	r3, r3, #25
 80090c6:	f53f af1f 	bmi.w	8008f08 <_vfiprintf_r+0x44>
 80090ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090cc:	e71e      	b.n	8008f0c <_vfiprintf_r+0x48>
 80090ce:	ab03      	add	r3, sp, #12
 80090d0:	9300      	str	r3, [sp, #0]
 80090d2:	462a      	mov	r2, r5
 80090d4:	4630      	mov	r0, r6
 80090d6:	4b06      	ldr	r3, [pc, #24]	@ (80090f0 <_vfiprintf_r+0x22c>)
 80090d8:	a904      	add	r1, sp, #16
 80090da:	f7fc f915 	bl	8005308 <_printf_i>
 80090de:	e7e4      	b.n	80090aa <_vfiprintf_r+0x1e6>
 80090e0:	08009817 	.word	0x08009817
 80090e4:	0800981d 	.word	0x0800981d
 80090e8:	08009821 	.word	0x08009821
 80090ec:	08004dcd 	.word	0x08004dcd
 80090f0:	08008ea1 	.word	0x08008ea1

080090f4 <__swbuf_r>:
 80090f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090f6:	460e      	mov	r6, r1
 80090f8:	4614      	mov	r4, r2
 80090fa:	4605      	mov	r5, r0
 80090fc:	b118      	cbz	r0, 8009106 <__swbuf_r+0x12>
 80090fe:	6a03      	ldr	r3, [r0, #32]
 8009100:	b90b      	cbnz	r3, 8009106 <__swbuf_r+0x12>
 8009102:	f7fc fcb5 	bl	8005a70 <__sinit>
 8009106:	69a3      	ldr	r3, [r4, #24]
 8009108:	60a3      	str	r3, [r4, #8]
 800910a:	89a3      	ldrh	r3, [r4, #12]
 800910c:	071a      	lsls	r2, r3, #28
 800910e:	d501      	bpl.n	8009114 <__swbuf_r+0x20>
 8009110:	6923      	ldr	r3, [r4, #16]
 8009112:	b943      	cbnz	r3, 8009126 <__swbuf_r+0x32>
 8009114:	4621      	mov	r1, r4
 8009116:	4628      	mov	r0, r5
 8009118:	f000 f82a 	bl	8009170 <__swsetup_r>
 800911c:	b118      	cbz	r0, 8009126 <__swbuf_r+0x32>
 800911e:	f04f 37ff 	mov.w	r7, #4294967295
 8009122:	4638      	mov	r0, r7
 8009124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009126:	6823      	ldr	r3, [r4, #0]
 8009128:	6922      	ldr	r2, [r4, #16]
 800912a:	b2f6      	uxtb	r6, r6
 800912c:	1a98      	subs	r0, r3, r2
 800912e:	6963      	ldr	r3, [r4, #20]
 8009130:	4637      	mov	r7, r6
 8009132:	4283      	cmp	r3, r0
 8009134:	dc05      	bgt.n	8009142 <__swbuf_r+0x4e>
 8009136:	4621      	mov	r1, r4
 8009138:	4628      	mov	r0, r5
 800913a:	f7ff fa4b 	bl	80085d4 <_fflush_r>
 800913e:	2800      	cmp	r0, #0
 8009140:	d1ed      	bne.n	800911e <__swbuf_r+0x2a>
 8009142:	68a3      	ldr	r3, [r4, #8]
 8009144:	3b01      	subs	r3, #1
 8009146:	60a3      	str	r3, [r4, #8]
 8009148:	6823      	ldr	r3, [r4, #0]
 800914a:	1c5a      	adds	r2, r3, #1
 800914c:	6022      	str	r2, [r4, #0]
 800914e:	701e      	strb	r6, [r3, #0]
 8009150:	6962      	ldr	r2, [r4, #20]
 8009152:	1c43      	adds	r3, r0, #1
 8009154:	429a      	cmp	r2, r3
 8009156:	d004      	beq.n	8009162 <__swbuf_r+0x6e>
 8009158:	89a3      	ldrh	r3, [r4, #12]
 800915a:	07db      	lsls	r3, r3, #31
 800915c:	d5e1      	bpl.n	8009122 <__swbuf_r+0x2e>
 800915e:	2e0a      	cmp	r6, #10
 8009160:	d1df      	bne.n	8009122 <__swbuf_r+0x2e>
 8009162:	4621      	mov	r1, r4
 8009164:	4628      	mov	r0, r5
 8009166:	f7ff fa35 	bl	80085d4 <_fflush_r>
 800916a:	2800      	cmp	r0, #0
 800916c:	d0d9      	beq.n	8009122 <__swbuf_r+0x2e>
 800916e:	e7d6      	b.n	800911e <__swbuf_r+0x2a>

08009170 <__swsetup_r>:
 8009170:	b538      	push	{r3, r4, r5, lr}
 8009172:	4b29      	ldr	r3, [pc, #164]	@ (8009218 <__swsetup_r+0xa8>)
 8009174:	4605      	mov	r5, r0
 8009176:	6818      	ldr	r0, [r3, #0]
 8009178:	460c      	mov	r4, r1
 800917a:	b118      	cbz	r0, 8009184 <__swsetup_r+0x14>
 800917c:	6a03      	ldr	r3, [r0, #32]
 800917e:	b90b      	cbnz	r3, 8009184 <__swsetup_r+0x14>
 8009180:	f7fc fc76 	bl	8005a70 <__sinit>
 8009184:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009188:	0719      	lsls	r1, r3, #28
 800918a:	d422      	bmi.n	80091d2 <__swsetup_r+0x62>
 800918c:	06da      	lsls	r2, r3, #27
 800918e:	d407      	bmi.n	80091a0 <__swsetup_r+0x30>
 8009190:	2209      	movs	r2, #9
 8009192:	602a      	str	r2, [r5, #0]
 8009194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009198:	f04f 30ff 	mov.w	r0, #4294967295
 800919c:	81a3      	strh	r3, [r4, #12]
 800919e:	e033      	b.n	8009208 <__swsetup_r+0x98>
 80091a0:	0758      	lsls	r0, r3, #29
 80091a2:	d512      	bpl.n	80091ca <__swsetup_r+0x5a>
 80091a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091a6:	b141      	cbz	r1, 80091ba <__swsetup_r+0x4a>
 80091a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091ac:	4299      	cmp	r1, r3
 80091ae:	d002      	beq.n	80091b6 <__swsetup_r+0x46>
 80091b0:	4628      	mov	r0, r5
 80091b2:	f7fd fc1d 	bl	80069f0 <_free_r>
 80091b6:	2300      	movs	r3, #0
 80091b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80091ba:	89a3      	ldrh	r3, [r4, #12]
 80091bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80091c0:	81a3      	strh	r3, [r4, #12]
 80091c2:	2300      	movs	r3, #0
 80091c4:	6063      	str	r3, [r4, #4]
 80091c6:	6923      	ldr	r3, [r4, #16]
 80091c8:	6023      	str	r3, [r4, #0]
 80091ca:	89a3      	ldrh	r3, [r4, #12]
 80091cc:	f043 0308 	orr.w	r3, r3, #8
 80091d0:	81a3      	strh	r3, [r4, #12]
 80091d2:	6923      	ldr	r3, [r4, #16]
 80091d4:	b94b      	cbnz	r3, 80091ea <__swsetup_r+0x7a>
 80091d6:	89a3      	ldrh	r3, [r4, #12]
 80091d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091e0:	d003      	beq.n	80091ea <__swsetup_r+0x7a>
 80091e2:	4621      	mov	r1, r4
 80091e4:	4628      	mov	r0, r5
 80091e6:	f000 f882 	bl	80092ee <__smakebuf_r>
 80091ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ee:	f013 0201 	ands.w	r2, r3, #1
 80091f2:	d00a      	beq.n	800920a <__swsetup_r+0x9a>
 80091f4:	2200      	movs	r2, #0
 80091f6:	60a2      	str	r2, [r4, #8]
 80091f8:	6962      	ldr	r2, [r4, #20]
 80091fa:	4252      	negs	r2, r2
 80091fc:	61a2      	str	r2, [r4, #24]
 80091fe:	6922      	ldr	r2, [r4, #16]
 8009200:	b942      	cbnz	r2, 8009214 <__swsetup_r+0xa4>
 8009202:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009206:	d1c5      	bne.n	8009194 <__swsetup_r+0x24>
 8009208:	bd38      	pop	{r3, r4, r5, pc}
 800920a:	0799      	lsls	r1, r3, #30
 800920c:	bf58      	it	pl
 800920e:	6962      	ldrpl	r2, [r4, #20]
 8009210:	60a2      	str	r2, [r4, #8]
 8009212:	e7f4      	b.n	80091fe <__swsetup_r+0x8e>
 8009214:	2000      	movs	r0, #0
 8009216:	e7f7      	b.n	8009208 <__swsetup_r+0x98>
 8009218:	20000020 	.word	0x20000020

0800921c <_raise_r>:
 800921c:	291f      	cmp	r1, #31
 800921e:	b538      	push	{r3, r4, r5, lr}
 8009220:	4605      	mov	r5, r0
 8009222:	460c      	mov	r4, r1
 8009224:	d904      	bls.n	8009230 <_raise_r+0x14>
 8009226:	2316      	movs	r3, #22
 8009228:	6003      	str	r3, [r0, #0]
 800922a:	f04f 30ff 	mov.w	r0, #4294967295
 800922e:	bd38      	pop	{r3, r4, r5, pc}
 8009230:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009232:	b112      	cbz	r2, 800923a <_raise_r+0x1e>
 8009234:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009238:	b94b      	cbnz	r3, 800924e <_raise_r+0x32>
 800923a:	4628      	mov	r0, r5
 800923c:	f000 f830 	bl	80092a0 <_getpid_r>
 8009240:	4622      	mov	r2, r4
 8009242:	4601      	mov	r1, r0
 8009244:	4628      	mov	r0, r5
 8009246:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800924a:	f000 b817 	b.w	800927c <_kill_r>
 800924e:	2b01      	cmp	r3, #1
 8009250:	d00a      	beq.n	8009268 <_raise_r+0x4c>
 8009252:	1c59      	adds	r1, r3, #1
 8009254:	d103      	bne.n	800925e <_raise_r+0x42>
 8009256:	2316      	movs	r3, #22
 8009258:	6003      	str	r3, [r0, #0]
 800925a:	2001      	movs	r0, #1
 800925c:	e7e7      	b.n	800922e <_raise_r+0x12>
 800925e:	2100      	movs	r1, #0
 8009260:	4620      	mov	r0, r4
 8009262:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009266:	4798      	blx	r3
 8009268:	2000      	movs	r0, #0
 800926a:	e7e0      	b.n	800922e <_raise_r+0x12>

0800926c <raise>:
 800926c:	4b02      	ldr	r3, [pc, #8]	@ (8009278 <raise+0xc>)
 800926e:	4601      	mov	r1, r0
 8009270:	6818      	ldr	r0, [r3, #0]
 8009272:	f7ff bfd3 	b.w	800921c <_raise_r>
 8009276:	bf00      	nop
 8009278:	20000020 	.word	0x20000020

0800927c <_kill_r>:
 800927c:	b538      	push	{r3, r4, r5, lr}
 800927e:	2300      	movs	r3, #0
 8009280:	4d06      	ldr	r5, [pc, #24]	@ (800929c <_kill_r+0x20>)
 8009282:	4604      	mov	r4, r0
 8009284:	4608      	mov	r0, r1
 8009286:	4611      	mov	r1, r2
 8009288:	602b      	str	r3, [r5, #0]
 800928a:	f7f8 fd66 	bl	8001d5a <_kill>
 800928e:	1c43      	adds	r3, r0, #1
 8009290:	d102      	bne.n	8009298 <_kill_r+0x1c>
 8009292:	682b      	ldr	r3, [r5, #0]
 8009294:	b103      	cbz	r3, 8009298 <_kill_r+0x1c>
 8009296:	6023      	str	r3, [r4, #0]
 8009298:	bd38      	pop	{r3, r4, r5, pc}
 800929a:	bf00      	nop
 800929c:	20000420 	.word	0x20000420

080092a0 <_getpid_r>:
 80092a0:	f7f8 bd54 	b.w	8001d4c <_getpid>

080092a4 <__swhatbuf_r>:
 80092a4:	b570      	push	{r4, r5, r6, lr}
 80092a6:	460c      	mov	r4, r1
 80092a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ac:	4615      	mov	r5, r2
 80092ae:	2900      	cmp	r1, #0
 80092b0:	461e      	mov	r6, r3
 80092b2:	b096      	sub	sp, #88	@ 0x58
 80092b4:	da0c      	bge.n	80092d0 <__swhatbuf_r+0x2c>
 80092b6:	89a3      	ldrh	r3, [r4, #12]
 80092b8:	2100      	movs	r1, #0
 80092ba:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80092be:	bf14      	ite	ne
 80092c0:	2340      	movne	r3, #64	@ 0x40
 80092c2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80092c6:	2000      	movs	r0, #0
 80092c8:	6031      	str	r1, [r6, #0]
 80092ca:	602b      	str	r3, [r5, #0]
 80092cc:	b016      	add	sp, #88	@ 0x58
 80092ce:	bd70      	pop	{r4, r5, r6, pc}
 80092d0:	466a      	mov	r2, sp
 80092d2:	f000 f849 	bl	8009368 <_fstat_r>
 80092d6:	2800      	cmp	r0, #0
 80092d8:	dbed      	blt.n	80092b6 <__swhatbuf_r+0x12>
 80092da:	9901      	ldr	r1, [sp, #4]
 80092dc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80092e0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80092e4:	4259      	negs	r1, r3
 80092e6:	4159      	adcs	r1, r3
 80092e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092ec:	e7eb      	b.n	80092c6 <__swhatbuf_r+0x22>

080092ee <__smakebuf_r>:
 80092ee:	898b      	ldrh	r3, [r1, #12]
 80092f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092f2:	079d      	lsls	r5, r3, #30
 80092f4:	4606      	mov	r6, r0
 80092f6:	460c      	mov	r4, r1
 80092f8:	d507      	bpl.n	800930a <__smakebuf_r+0x1c>
 80092fa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80092fe:	6023      	str	r3, [r4, #0]
 8009300:	6123      	str	r3, [r4, #16]
 8009302:	2301      	movs	r3, #1
 8009304:	6163      	str	r3, [r4, #20]
 8009306:	b003      	add	sp, #12
 8009308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800930a:	466a      	mov	r2, sp
 800930c:	ab01      	add	r3, sp, #4
 800930e:	f7ff ffc9 	bl	80092a4 <__swhatbuf_r>
 8009312:	9f00      	ldr	r7, [sp, #0]
 8009314:	4605      	mov	r5, r0
 8009316:	4639      	mov	r1, r7
 8009318:	4630      	mov	r0, r6
 800931a:	f7fd fbdb 	bl	8006ad4 <_malloc_r>
 800931e:	b948      	cbnz	r0, 8009334 <__smakebuf_r+0x46>
 8009320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009324:	059a      	lsls	r2, r3, #22
 8009326:	d4ee      	bmi.n	8009306 <__smakebuf_r+0x18>
 8009328:	f023 0303 	bic.w	r3, r3, #3
 800932c:	f043 0302 	orr.w	r3, r3, #2
 8009330:	81a3      	strh	r3, [r4, #12]
 8009332:	e7e2      	b.n	80092fa <__smakebuf_r+0xc>
 8009334:	89a3      	ldrh	r3, [r4, #12]
 8009336:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800933a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800933e:	81a3      	strh	r3, [r4, #12]
 8009340:	9b01      	ldr	r3, [sp, #4]
 8009342:	6020      	str	r0, [r4, #0]
 8009344:	b15b      	cbz	r3, 800935e <__smakebuf_r+0x70>
 8009346:	4630      	mov	r0, r6
 8009348:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800934c:	f000 f81e 	bl	800938c <_isatty_r>
 8009350:	b128      	cbz	r0, 800935e <__smakebuf_r+0x70>
 8009352:	89a3      	ldrh	r3, [r4, #12]
 8009354:	f023 0303 	bic.w	r3, r3, #3
 8009358:	f043 0301 	orr.w	r3, r3, #1
 800935c:	81a3      	strh	r3, [r4, #12]
 800935e:	89a3      	ldrh	r3, [r4, #12]
 8009360:	431d      	orrs	r5, r3
 8009362:	81a5      	strh	r5, [r4, #12]
 8009364:	e7cf      	b.n	8009306 <__smakebuf_r+0x18>
	...

08009368 <_fstat_r>:
 8009368:	b538      	push	{r3, r4, r5, lr}
 800936a:	2300      	movs	r3, #0
 800936c:	4d06      	ldr	r5, [pc, #24]	@ (8009388 <_fstat_r+0x20>)
 800936e:	4604      	mov	r4, r0
 8009370:	4608      	mov	r0, r1
 8009372:	4611      	mov	r1, r2
 8009374:	602b      	str	r3, [r5, #0]
 8009376:	f7f8 fd4f 	bl	8001e18 <_fstat>
 800937a:	1c43      	adds	r3, r0, #1
 800937c:	d102      	bne.n	8009384 <_fstat_r+0x1c>
 800937e:	682b      	ldr	r3, [r5, #0]
 8009380:	b103      	cbz	r3, 8009384 <_fstat_r+0x1c>
 8009382:	6023      	str	r3, [r4, #0]
 8009384:	bd38      	pop	{r3, r4, r5, pc}
 8009386:	bf00      	nop
 8009388:	20000420 	.word	0x20000420

0800938c <_isatty_r>:
 800938c:	b538      	push	{r3, r4, r5, lr}
 800938e:	2300      	movs	r3, #0
 8009390:	4d05      	ldr	r5, [pc, #20]	@ (80093a8 <_isatty_r+0x1c>)
 8009392:	4604      	mov	r4, r0
 8009394:	4608      	mov	r0, r1
 8009396:	602b      	str	r3, [r5, #0]
 8009398:	f7f8 fd4d 	bl	8001e36 <_isatty>
 800939c:	1c43      	adds	r3, r0, #1
 800939e:	d102      	bne.n	80093a6 <_isatty_r+0x1a>
 80093a0:	682b      	ldr	r3, [r5, #0]
 80093a2:	b103      	cbz	r3, 80093a6 <_isatty_r+0x1a>
 80093a4:	6023      	str	r3, [r4, #0]
 80093a6:	bd38      	pop	{r3, r4, r5, pc}
 80093a8:	20000420 	.word	0x20000420

080093ac <logf>:
 80093ac:	b538      	push	{r3, r4, r5, lr}
 80093ae:	4604      	mov	r4, r0
 80093b0:	f000 f824 	bl	80093fc <__ieee754_logf>
 80093b4:	4621      	mov	r1, r4
 80093b6:	4605      	mov	r5, r0
 80093b8:	4620      	mov	r0, r4
 80093ba:	f7f7 fea9 	bl	8001110 <__aeabi_fcmpun>
 80093be:	b970      	cbnz	r0, 80093de <logf+0x32>
 80093c0:	2100      	movs	r1, #0
 80093c2:	4620      	mov	r0, r4
 80093c4:	f7f7 fe9a 	bl	80010fc <__aeabi_fcmpgt>
 80093c8:	b948      	cbnz	r0, 80093de <logf+0x32>
 80093ca:	2100      	movs	r1, #0
 80093cc:	4620      	mov	r0, r4
 80093ce:	f7f7 fe6d 	bl	80010ac <__aeabi_fcmpeq>
 80093d2:	b130      	cbz	r0, 80093e2 <logf+0x36>
 80093d4:	f7fc fc70 	bl	8005cb8 <__errno>
 80093d8:	2322      	movs	r3, #34	@ 0x22
 80093da:	4d06      	ldr	r5, [pc, #24]	@ (80093f4 <logf+0x48>)
 80093dc:	6003      	str	r3, [r0, #0]
 80093de:	4628      	mov	r0, r5
 80093e0:	bd38      	pop	{r3, r4, r5, pc}
 80093e2:	f7fc fc69 	bl	8005cb8 <__errno>
 80093e6:	2321      	movs	r3, #33	@ 0x21
 80093e8:	6003      	str	r3, [r0, #0]
 80093ea:	4803      	ldr	r0, [pc, #12]	@ (80093f8 <logf+0x4c>)
 80093ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093f0:	f7fc bc9e 	b.w	8005d30 <nanf>
 80093f4:	ff800000 	.word	0xff800000
 80093f8:	0800986b 	.word	0x0800986b

080093fc <__ieee754_logf>:
 80093fc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8009400:	4601      	mov	r1, r0
 8009402:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009406:	d106      	bne.n	8009416 <__ieee754_logf+0x1a>
 8009408:	2100      	movs	r1, #0
 800940a:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 800940e:	f7f7 fd6d 	bl	8000eec <__aeabi_fdiv>
 8009412:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009416:	2800      	cmp	r0, #0
 8009418:	4604      	mov	r4, r0
 800941a:	da03      	bge.n	8009424 <__ieee754_logf+0x28>
 800941c:	f7f7 fba8 	bl	8000b70 <__aeabi_fsub>
 8009420:	2100      	movs	r1, #0
 8009422:	e7f4      	b.n	800940e <__ieee754_logf+0x12>
 8009424:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8009428:	db02      	blt.n	8009430 <__ieee754_logf+0x34>
 800942a:	f7f7 fba3 	bl	8000b74 <__addsf3>
 800942e:	e7f0      	b.n	8009412 <__ieee754_logf+0x16>
 8009430:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8009434:	da35      	bge.n	80094a2 <__ieee754_logf+0xa6>
 8009436:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 800943a:	f7f7 fca3 	bl	8000d84 <__aeabi_fmul>
 800943e:	f06f 0318 	mvn.w	r3, #24
 8009442:	4604      	mov	r4, r0
 8009444:	15e7      	asrs	r7, r4, #23
 8009446:	3f7f      	subs	r7, #127	@ 0x7f
 8009448:	441f      	add	r7, r3
 800944a:	4b76      	ldr	r3, [pc, #472]	@ (8009624 <__ieee754_logf+0x228>)
 800944c:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8009450:	4423      	add	r3, r4
 8009452:	f403 0000 	and.w	r0, r3, #8388608	@ 0x800000
 8009456:	f080 507e 	eor.w	r0, r0, #1065353216	@ 0x3f800000
 800945a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800945e:	4320      	orrs	r0, r4
 8009460:	eb07 57d3 	add.w	r7, r7, r3, lsr #23
 8009464:	f7f7 fb84 	bl	8000b70 <__aeabi_fsub>
 8009468:	4b6f      	ldr	r3, [pc, #444]	@ (8009628 <__ieee754_logf+0x22c>)
 800946a:	f104 020f 	add.w	r2, r4, #15
 800946e:	4013      	ands	r3, r2
 8009470:	4606      	mov	r6, r0
 8009472:	2b00      	cmp	r3, #0
 8009474:	d143      	bne.n	80094fe <__ieee754_logf+0x102>
 8009476:	2100      	movs	r1, #0
 8009478:	f7f7 fe18 	bl	80010ac <__aeabi_fcmpeq>
 800947c:	b198      	cbz	r0, 80094a6 <__ieee754_logf+0xaa>
 800947e:	2f00      	cmp	r7, #0
 8009480:	f000 80cd 	beq.w	800961e <__ieee754_logf+0x222>
 8009484:	4638      	mov	r0, r7
 8009486:	f7f7 fc29 	bl	8000cdc <__aeabi_i2f>
 800948a:	4968      	ldr	r1, [pc, #416]	@ (800962c <__ieee754_logf+0x230>)
 800948c:	4605      	mov	r5, r0
 800948e:	f7f7 fc79 	bl	8000d84 <__aeabi_fmul>
 8009492:	4967      	ldr	r1, [pc, #412]	@ (8009630 <__ieee754_logf+0x234>)
 8009494:	4604      	mov	r4, r0
 8009496:	4628      	mov	r0, r5
 8009498:	f7f7 fc74 	bl	8000d84 <__aeabi_fmul>
 800949c:	4601      	mov	r1, r0
 800949e:	4620      	mov	r0, r4
 80094a0:	e7c3      	b.n	800942a <__ieee754_logf+0x2e>
 80094a2:	2300      	movs	r3, #0
 80094a4:	e7ce      	b.n	8009444 <__ieee754_logf+0x48>
 80094a6:	4963      	ldr	r1, [pc, #396]	@ (8009634 <__ieee754_logf+0x238>)
 80094a8:	4630      	mov	r0, r6
 80094aa:	f7f7 fc6b 	bl	8000d84 <__aeabi_fmul>
 80094ae:	4601      	mov	r1, r0
 80094b0:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 80094b4:	f7f7 fb5c 	bl	8000b70 <__aeabi_fsub>
 80094b8:	4631      	mov	r1, r6
 80094ba:	4604      	mov	r4, r0
 80094bc:	4630      	mov	r0, r6
 80094be:	f7f7 fc61 	bl	8000d84 <__aeabi_fmul>
 80094c2:	4601      	mov	r1, r0
 80094c4:	4620      	mov	r0, r4
 80094c6:	f7f7 fc5d 	bl	8000d84 <__aeabi_fmul>
 80094ca:	4604      	mov	r4, r0
 80094cc:	b90f      	cbnz	r7, 80094d2 <__ieee754_logf+0xd6>
 80094ce:	4621      	mov	r1, r4
 80094d0:	e078      	b.n	80095c4 <__ieee754_logf+0x1c8>
 80094d2:	4638      	mov	r0, r7
 80094d4:	f7f7 fc02 	bl	8000cdc <__aeabi_i2f>
 80094d8:	4954      	ldr	r1, [pc, #336]	@ (800962c <__ieee754_logf+0x230>)
 80094da:	4607      	mov	r7, r0
 80094dc:	f7f7 fc52 	bl	8000d84 <__aeabi_fmul>
 80094e0:	4605      	mov	r5, r0
 80094e2:	4638      	mov	r0, r7
 80094e4:	4952      	ldr	r1, [pc, #328]	@ (8009630 <__ieee754_logf+0x234>)
 80094e6:	f7f7 fc4d 	bl	8000d84 <__aeabi_fmul>
 80094ea:	4601      	mov	r1, r0
 80094ec:	4620      	mov	r0, r4
 80094ee:	f7f7 fb3f 	bl	8000b70 <__aeabi_fsub>
 80094f2:	4631      	mov	r1, r6
 80094f4:	f7f7 fb3c 	bl	8000b70 <__aeabi_fsub>
 80094f8:	4601      	mov	r1, r0
 80094fa:	4628      	mov	r0, r5
 80094fc:	e079      	b.n	80095f2 <__ieee754_logf+0x1f6>
 80094fe:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8009502:	f7f7 fb37 	bl	8000b74 <__addsf3>
 8009506:	4601      	mov	r1, r0
 8009508:	4630      	mov	r0, r6
 800950a:	f7f7 fcef 	bl	8000eec <__aeabi_fdiv>
 800950e:	4681      	mov	r9, r0
 8009510:	4638      	mov	r0, r7
 8009512:	f7f7 fbe3 	bl	8000cdc <__aeabi_i2f>
 8009516:	4649      	mov	r1, r9
 8009518:	4680      	mov	r8, r0
 800951a:	4648      	mov	r0, r9
 800951c:	f7f7 fc32 	bl	8000d84 <__aeabi_fmul>
 8009520:	4601      	mov	r1, r0
 8009522:	4682      	mov	sl, r0
 8009524:	f7f7 fc2e 	bl	8000d84 <__aeabi_fmul>
 8009528:	4605      	mov	r5, r0
 800952a:	4943      	ldr	r1, [pc, #268]	@ (8009638 <__ieee754_logf+0x23c>)
 800952c:	f7f7 fc2a 	bl	8000d84 <__aeabi_fmul>
 8009530:	4942      	ldr	r1, [pc, #264]	@ (800963c <__ieee754_logf+0x240>)
 8009532:	f7f7 fb1f 	bl	8000b74 <__addsf3>
 8009536:	4629      	mov	r1, r5
 8009538:	f7f7 fc24 	bl	8000d84 <__aeabi_fmul>
 800953c:	4940      	ldr	r1, [pc, #256]	@ (8009640 <__ieee754_logf+0x244>)
 800953e:	f7f7 fb19 	bl	8000b74 <__addsf3>
 8009542:	4629      	mov	r1, r5
 8009544:	f7f7 fc1e 	bl	8000d84 <__aeabi_fmul>
 8009548:	493e      	ldr	r1, [pc, #248]	@ (8009644 <__ieee754_logf+0x248>)
 800954a:	f7f7 fb13 	bl	8000b74 <__addsf3>
 800954e:	4651      	mov	r1, sl
 8009550:	f7f7 fc18 	bl	8000d84 <__aeabi_fmul>
 8009554:	493c      	ldr	r1, [pc, #240]	@ (8009648 <__ieee754_logf+0x24c>)
 8009556:	4682      	mov	sl, r0
 8009558:	4628      	mov	r0, r5
 800955a:	f7f7 fc13 	bl	8000d84 <__aeabi_fmul>
 800955e:	493b      	ldr	r1, [pc, #236]	@ (800964c <__ieee754_logf+0x250>)
 8009560:	f7f7 fb08 	bl	8000b74 <__addsf3>
 8009564:	4629      	mov	r1, r5
 8009566:	f7f7 fc0d 	bl	8000d84 <__aeabi_fmul>
 800956a:	4939      	ldr	r1, [pc, #228]	@ (8009650 <__ieee754_logf+0x254>)
 800956c:	f7f7 fb02 	bl	8000b74 <__addsf3>
 8009570:	4629      	mov	r1, r5
 8009572:	f7f7 fc07 	bl	8000d84 <__aeabi_fmul>
 8009576:	4601      	mov	r1, r0
 8009578:	4650      	mov	r0, sl
 800957a:	f7f7 fafb 	bl	8000b74 <__addsf3>
 800957e:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 8009654 <__ieee754_logf+0x258>
 8009582:	4605      	mov	r5, r0
 8009584:	44a3      	add	fp, r4
 8009586:	f5c4 1457 	rsb	r4, r4, #3522560	@ 0x35c000
 800958a:	f504 7422 	add.w	r4, r4, #648	@ 0x288
 800958e:	ea44 040b 	orr.w	r4, r4, fp
 8009592:	2c00      	cmp	r4, #0
 8009594:	dd30      	ble.n	80095f8 <__ieee754_logf+0x1fc>
 8009596:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800959a:	4630      	mov	r0, r6
 800959c:	f7f7 fbf2 	bl	8000d84 <__aeabi_fmul>
 80095a0:	4631      	mov	r1, r6
 80095a2:	f7f7 fbef 	bl	8000d84 <__aeabi_fmul>
 80095a6:	4601      	mov	r1, r0
 80095a8:	4604      	mov	r4, r0
 80095aa:	4628      	mov	r0, r5
 80095ac:	f7f7 fae2 	bl	8000b74 <__addsf3>
 80095b0:	4649      	mov	r1, r9
 80095b2:	f7f7 fbe7 	bl	8000d84 <__aeabi_fmul>
 80095b6:	4605      	mov	r5, r0
 80095b8:	b937      	cbnz	r7, 80095c8 <__ieee754_logf+0x1cc>
 80095ba:	4601      	mov	r1, r0
 80095bc:	4620      	mov	r0, r4
 80095be:	f7f7 fad7 	bl	8000b70 <__aeabi_fsub>
 80095c2:	4601      	mov	r1, r0
 80095c4:	4630      	mov	r0, r6
 80095c6:	e014      	b.n	80095f2 <__ieee754_logf+0x1f6>
 80095c8:	4918      	ldr	r1, [pc, #96]	@ (800962c <__ieee754_logf+0x230>)
 80095ca:	4640      	mov	r0, r8
 80095cc:	f7f7 fbda 	bl	8000d84 <__aeabi_fmul>
 80095d0:	4917      	ldr	r1, [pc, #92]	@ (8009630 <__ieee754_logf+0x234>)
 80095d2:	4607      	mov	r7, r0
 80095d4:	4640      	mov	r0, r8
 80095d6:	f7f7 fbd5 	bl	8000d84 <__aeabi_fmul>
 80095da:	4629      	mov	r1, r5
 80095dc:	f7f7 faca 	bl	8000b74 <__addsf3>
 80095e0:	4601      	mov	r1, r0
 80095e2:	4620      	mov	r0, r4
 80095e4:	f7f7 fac4 	bl	8000b70 <__aeabi_fsub>
 80095e8:	4631      	mov	r1, r6
 80095ea:	f7f7 fac1 	bl	8000b70 <__aeabi_fsub>
 80095ee:	4601      	mov	r1, r0
 80095f0:	4638      	mov	r0, r7
 80095f2:	f7f7 fabd 	bl	8000b70 <__aeabi_fsub>
 80095f6:	e70c      	b.n	8009412 <__ieee754_logf+0x16>
 80095f8:	4601      	mov	r1, r0
 80095fa:	4630      	mov	r0, r6
 80095fc:	f7f7 fab8 	bl	8000b70 <__aeabi_fsub>
 8009600:	4649      	mov	r1, r9
 8009602:	f7f7 fbbf 	bl	8000d84 <__aeabi_fmul>
 8009606:	4604      	mov	r4, r0
 8009608:	2f00      	cmp	r7, #0
 800960a:	f43f af60 	beq.w	80094ce <__ieee754_logf+0xd2>
 800960e:	4907      	ldr	r1, [pc, #28]	@ (800962c <__ieee754_logf+0x230>)
 8009610:	4640      	mov	r0, r8
 8009612:	f7f7 fbb7 	bl	8000d84 <__aeabi_fmul>
 8009616:	4906      	ldr	r1, [pc, #24]	@ (8009630 <__ieee754_logf+0x234>)
 8009618:	4605      	mov	r5, r0
 800961a:	4640      	mov	r0, r8
 800961c:	e763      	b.n	80094e6 <__ieee754_logf+0xea>
 800961e:	2000      	movs	r0, #0
 8009620:	e6f7      	b.n	8009412 <__ieee754_logf+0x16>
 8009622:	bf00      	nop
 8009624:	004afb20 	.word	0x004afb20
 8009628:	007ffff0 	.word	0x007ffff0
 800962c:	3f317180 	.word	0x3f317180
 8009630:	3717f7d1 	.word	0x3717f7d1
 8009634:	3eaaaaab 	.word	0x3eaaaaab
 8009638:	3e178897 	.word	0x3e178897
 800963c:	3e3a3325 	.word	0x3e3a3325
 8009640:	3e924925 	.word	0x3e924925
 8009644:	3f2aaaab 	.word	0x3f2aaaab
 8009648:	3e1cd04f 	.word	0x3e1cd04f
 800964c:	3e638e29 	.word	0x3e638e29
 8009650:	3ecccccd 	.word	0x3ecccccd
 8009654:	ffcf5c30 	.word	0xffcf5c30

08009658 <_init>:
 8009658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800965a:	bf00      	nop
 800965c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800965e:	bc08      	pop	{r3}
 8009660:	469e      	mov	lr, r3
 8009662:	4770      	bx	lr

08009664 <_fini>:
 8009664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009666:	bf00      	nop
 8009668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800966a:	bc08      	pop	{r3}
 800966c:	469e      	mov	lr, r3
 800966e:	4770      	bx	lr
