

================================================================
== Vivado HLS Report for 'mux_binary2onehot_op'
================================================================
* Date:           Thu Apr  8 05:50:02 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.727 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      8|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     90|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     98|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+-------+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------+------------------+---------+-------+---+----+-----+
    |top_mux_83_8_1_1_U22  |top_mux_83_8_1_1  |        0|      0|  0|  45|    0|
    |top_mux_83_8_1_1_U23  |top_mux_83_8_1_1  |        0|      0|  0|  45|    0|
    +----------------------+------------------+---------+-------+---+----+-----+
    |Total                 |                  |        0|      0|  0|  90|    0|
    +----------------------+------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_return     |  select  |      0|  0|   8|           1|           8|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   8|           1|           8|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_ready      | out |    1| ap_ctrl_hs | mux_binary2onehot_op | return value |
|ap_return     | out |    8| ap_ctrl_hs | mux_binary2onehot_op | return value |
|din_0_V_read  |  in |    8|   ap_none  |     din_0_V_read     |    scalar    |
|din_1_V_read  |  in |    8|   ap_none  |     din_1_V_read     |    scalar    |
|din_2_V_read  |  in |    8|   ap_none  |     din_2_V_read     |    scalar    |
|din_3_V_read  |  in |    8|   ap_none  |     din_3_V_read     |    scalar    |
|din_4_V_read  |  in |    8|   ap_none  |     din_4_V_read     |    scalar    |
|din_5_V_read  |  in |    8|   ap_none  |     din_5_V_read     |    scalar    |
|din_6_V_read  |  in |    8|   ap_none  |     din_6_V_read     |    scalar    |
|din_7_V_read  |  in |    8|   ap_none  |     din_7_V_read     |    scalar    |
|sel0_V        |  in |    3|   ap_none  |        sel0_V        |    scalar    |
|sel1_V        |  in |    3|   ap_none  |        sel1_V        |    scalar    |
|s             |  in |    1|   ap_none  |           s          |    scalar    |
+--------------+-----+-----+------------+----------------------+--------------+

