#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001c5f3b4b8a0 .scope module, "tb_rise_det" "tb_rise_det" 2 5488;
 .timescale -9 -12;
P_000001c5f3b48b00 .param/l "PERIOD" 0 2 5491, +C4<00000000000000000000000000001010>;
v000001c5f3b63480_0 .var "clk", 0 0;
v000001c5f3b63520_0 .var "in_dat", 0 0;
v000001c5f3b635c0_0 .net "out_dat", 0 0, v000001c5f3b4bef0_0;  1 drivers
v000001c5f3b63660_0 .var "rst_n", 0 0;
S_000001c5f3b4bcc0 .scope module, "u_rise_det" "rise_det" 2 5515, 2 5457 0, S_000001c5f3b4b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_dat";
    .port_info 3 /OUTPUT 1 "out_dat";
v000001c5f3b4a2a0_0 .net "clk", 0 0, v000001c5f3b63480_0;  1 drivers
v000001c5f3b4be50_0 .net "in_dat", 0 0, v000001c5f3b63520_0;  1 drivers
v000001c5f3b4bef0_0 .var "out_dat", 0 0;
v000001c5f3b63340_0 .net "rst_n", 0 0, v000001c5f3b63660_0;  1 drivers
v000001c5f3b633e0_0 .var "tmp", 1 0;
E_000001c5f3b49500/0 .event negedge, v000001c5f3b63340_0;
E_000001c5f3b49500/1 .event posedge, v000001c5f3b4a2a0_0;
E_000001c5f3b49500 .event/or E_000001c5f3b49500/0, E_000001c5f3b49500/1;
    .scope S_000001c5f3b4bcc0;
T_0 ;
    %wait E_000001c5f3b49500;
    %load/vec4 v000001c5f3b63340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c5f3b633e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c5f3b633e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001c5f3b4be50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c5f3b633e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c5f3b4bcc0;
T_1 ;
    %wait E_000001c5f3b49500;
    %load/vec4 v000001c5f3b63340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c5f3b4bef0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c5f3b633e0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001c5f3b4bef0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c5f3b4b8a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5f3b63480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5f3b63660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5f3b63520_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001c5f3b4b8a0;
T_3 ;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c5f3b63480_0;
    %inv;
    %store/vec4 v000001c5f3b63480_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001c5f3b4b8a0;
T_4 ;
    %vpi_call 2 5510 "$dumpfile", "HDL_bit_wave.vcd" {0 0 0};
    %vpi_call 2 5511 "$dumpvars" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c5f3b63660_0, 0;
    %end;
    .thread T_4;
    .scope S_000001c5f3b4b8a0;
T_5 ;
    %delay 35000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c5f3b63520_0, 0;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c5f3b63520_0, 0;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c5f3b63520_0, 0;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c5f3b63520_0, 0;
    %delay 30000, 0;
    %vpi_call 2 5530 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "verilog_HDLbits.v";
