;redcode
;assert 1
	SPL 0, <-103
	CMP -7, <-420
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT 210, 30
	MOV -4, <-20
	MOV -53, <-20
	SUB #121, <103
	SUB @121, 103
	MOV -3, <-20
	SUB @-127, 106
	MOV -4, <-20
	SUB #127, 106
	MOV -1, <-20
	SUB -7, <-420
	DJN -1, @-20
	ADD 510, -30
	SUB <0, @2
	JMZ 0, #2
	MOV -3, <-20
	SUB @124, 106
	SUB @0, @2
	CMP -0, 101
	MOV -53, <-20
	ADD 210, 60
	SUB -0, 101
	SUB @123, 106
	ADD 210, 34
	CMP 10, @10
	SUB 128, <406
	SUB @121, 103
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	SPL 0, <-100
	SUB 10, @10
	DJN -1, @-20
	SUB @124, 106
	DJN -1, @-20
	SUB -130, 9
	SUB -130, 9
	SUB <0, @2
	SUB -130, 9
	SUB @0, @81
	SUB #300, 90
	ADD <270, 60
	SPL 0, <-103
	SPL 0, <-103
	SUB @121, 103
	SUB 12, @10
	SUB @121, 103
	MOV -1, <-20
