****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 23:13:27 2022
****************************************


  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[5] (in)                             0.000      0.000 r
  U145/Y (AND2X1)                      3081096.000
                                                  3081096.000 r
  U146/Y (INVX1)                       1068408.000
                                                  4149504.000 f
  U230/Y (NAND2X1)                     674376.000 4823880.000 r
  U231/Y (NAND2X1)                     2596464.000
                                                  7420344.000 f
  U161/Y (AND2X1)                      3553568.000
                                                  10973912.000 f
  U162/Y (INVX1)                       -569744.000
                                                  10404168.000 r
  U159/Y (AND2X1)                      2417016.000
                                                  12821184.000 r
  U160/Y (INVX1)                       1093120.000
                                                  13914304.000 f
  U197/Y (XNOR2X1)                     8506244.000
                                                  22420548.000 f
  U198/Y (INVX1)                       -676460.000
                                                  21744088.000 r
  U111/Y (AND2X1)                      2412092.000
                                                  24156180.000 r
  U112/Y (INVX1)                       1097344.000
                                                  25253524.000 f
  U256/Y (NAND2X1)                     958340.000 26211864.000 r
  U200/Y (XNOR2X1)                     8154744.000
                                                  34366608.000 r
  U199/Y (INVX1)                       1491448.000
                                                  35858056.000 f
  U257/Y (NAND2X1)                     673688.000 36531744.000 r
  U131/Y (AND2X1)                      2523288.000
                                                  39055032.000 r
  U132/Y (INVX1)                       1092432.000
                                                  40147464.000 f
  U121/Y (NOR2X1)                      1414008.000
                                                  41561472.000 r
  U122/Y (INVX1)                       1209812.000
                                                  42771284.000 f
  U260/Y (NAND2X1)                     952904.000 43724188.000 r
  U189/Y (AND2X1)                      2500756.000
                                                  46224944.000 r
  U190/Y (INVX1)                       1102520.000
                                                  47327464.000 f
  U261/Y (NAND2X1)                     953216.000 48280680.000 r
  U262/Y (NAND2X1)                     1484016.000
                                                  49764696.000 f
  U185/Y (AND2X1)                      3544728.000
                                                  53309424.000 f
  U186/Y (INVX1)                       -549676.000
                                                  52759748.000 r
  U266/Y (NAND2X1)                     2276368.000
                                                  55036116.000 f
  U157/Y (AND2X1)                      3544620.000
                                                  58580736.000 f
  U158/Y (INVX1)                       -563964.000
                                                  58016772.000 r
  U187/Y (AND2X1)                      2417244.000
                                                  60434016.000 r
  U188/Y (INVX1)                       1112720.000
                                                  61546736.000 f
  U281/Y (NAND2X1)                     1360600.000
                                                  62907336.000 r
  U282/Y (INVX1)                       1374848.000
                                                  64282184.000 f
  U283/Y (NAND2X1)                     952492.000 65234676.000 r
  U284/Y (AND2X1)                      4240236.000
                                                  69474912.000 r
  U299/Y (NOR2X1)                      1325088.000
                                                  70800000.000 f
  U300/Y (OR2X1)                       3301496.000
                                                  74101496.000 f
  U301/Y (AND2X1)                      2966560.000
                                                  77068056.000 f
  U303/Y (NOR2X1)                      972952.000 78041008.000 r
  out[0] (out)                            0.000   78041008.000 r
  data arrival time                               78041008.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -78041008.000
  ---------------------------------------------------------------
  slack (MET)                                     121958992.000


1
