// Seed: 1568428724
module module_0;
  logic [7:0] id_1;
  always
    if (id_1[1]) @(negedge id_1) repeat (~id_1) id_2 = new;
    else $display(-1'd0);
endmodule
program module_1 (
    output tri0  id_0,
    id_8,
    input  tri1  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    input  wand  id_4,
    input  uwire id_5,
    input  wire  id_6
);
  bit id_9;
  wire id_10, id_11, id_12;
  final id_9 <= -1;
  assign id_9 = ~id_3;
  final id_8 <= ~-1;
  wire id_13;
  module_0 modCall_1 ();
  wire id_14;
  assign id_10 = id_10;
  wire id_15;
endmodule
