library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity SineWaveGenerator is
	port (
		clk: in std_logic;
		sin1: out std_logic_vector(7 downto 0);
		sin2: out std_logic_vector(7 downto 0);
		sin3: out std_logic_vector(7 downto 0)
	);
end SineWaveGenerator

