<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DIgitalclock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alarm.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Alarm.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Alarm.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mode.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mode.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mode.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="radio.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="radio.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="radio.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testofDigitalclock_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testofDigitalclock_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testofDigitalclock_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testofDigitalclock_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_clock.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_clock.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_clock.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_clock.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_clock.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_clock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_clock.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_clock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_clock.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_clock.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_clock.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_clock.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_clock.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_clock.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_clock.ptwx"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="top_clock.sdc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_clock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_clock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_clock.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_clock.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_clock.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_clock.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_clock.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_clock.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_clock_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_clock_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_clock_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_clock_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_clock_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_clock_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_clock_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_clock_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_clock_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_clock_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_clock_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_clock_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_clock_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_clock_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_clock_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1522157781" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1522157781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522170593" xil_pn:in_ck="3642721612000128514" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1522170593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alarm.v"/>
      <outfile xil_pn:name="FrequencyDivider.v"/>
      <outfile xil_pn:name="SEG7_LUT.v"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="counter10.v"/>
      <outfile xil_pn:name="counter24.v"/>
      <outfile xil_pn:name="counter6.v"/>
      <outfile xil_pn:name="mode.v"/>
      <outfile xil_pn:name="radio.v"/>
      <outfile xil_pn:name="testofDigitalclock.v"/>
      <outfile xil_pn:name="top_clock.v"/>
    </transform>
    <transform xil_pn:end_ts="1522157786" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-776212614542003786" xil_pn:start_ts="1522157786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522157786" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5205308096896879480" xil_pn:start_ts="1522157786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522157786" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6727954025030397504" xil_pn:start_ts="1522157786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522157786" xil_pn:in_ck="3511558718333701435" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1522157786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1522157790" xil_pn:in_ck="3511558718333701435" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8881357082045945907" xil_pn:start_ts="1522157786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1522157790" xil_pn:in_ck="-2754742039498040370" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1586026395164592345" xil_pn:start_ts="1522157790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1522160070" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1522160070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522160070" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2726264051814747255" xil_pn:start_ts="1522160070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522160070" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6727954025030397504" xil_pn:start_ts="1522160070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522160070" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1522160070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522160070" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3186382281239294731" xil_pn:start_ts="1522160070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522160070" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1522160070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522160070" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2932824472272606070" xil_pn:start_ts="1522160070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522622553" xil_pn:in_ck="-6541477248693646881" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6702072525155986926" xil_pn:start_ts="1522622542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_clock.lso"/>
      <outfile xil_pn:name="top_clock.ngc"/>
      <outfile xil_pn:name="top_clock.ngr"/>
      <outfile xil_pn:name="top_clock.prj"/>
      <outfile xil_pn:name="top_clock.stx"/>
      <outfile xil_pn:name="top_clock.syr"/>
      <outfile xil_pn:name="top_clock.xst"/>
      <outfile xil_pn:name="top_clock_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1522216789" xil_pn:in_ck="-3652737331266258518" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119186995435549664" xil_pn:start_ts="1522216788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522792229" xil_pn:in_ck="-7741056519235577714" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6140397003341875741" xil_pn:start_ts="1522792222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_clock.bld"/>
      <outfile xil_pn:name="top_clock.ngd"/>
      <outfile xil_pn:name="top_clock_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1522792235" xil_pn:in_ck="-8040934746915728849" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1522792229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_clock.pcf"/>
      <outfile xil_pn:name="top_clock_map.map"/>
      <outfile xil_pn:name="top_clock_map.mrp"/>
      <outfile xil_pn:name="top_clock_map.ncd"/>
      <outfile xil_pn:name="top_clock_map.ngm"/>
      <outfile xil_pn:name="top_clock_map.xrpt"/>
      <outfile xil_pn:name="top_clock_summary.xml"/>
      <outfile xil_pn:name="top_clock_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1522792252" xil_pn:in_ck="-8205220073908201240" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1522792235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_clock.ncd"/>
      <outfile xil_pn:name="top_clock.pad"/>
      <outfile xil_pn:name="top_clock.par"/>
      <outfile xil_pn:name="top_clock.ptwx"/>
      <outfile xil_pn:name="top_clock.unroutes"/>
      <outfile xil_pn:name="top_clock.xpi"/>
      <outfile xil_pn:name="top_clock_pad.csv"/>
      <outfile xil_pn:name="top_clock_pad.txt"/>
      <outfile xil_pn:name="top_clock_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1522792264" xil_pn:in_ck="-3652737331266266143" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1522792252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_clock.bgn"/>
      <outfile xil_pn:name="top_clock.bit"/>
      <outfile xil_pn:name="top_clock.drc"/>
      <outfile xil_pn:name="top_clock.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1522792941" xil_pn:in_ck="-3652737331266278997" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1522792936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522792252" xil_pn:in_ck="-5350496840554882261" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1522792248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_clock.twr"/>
      <outfile xil_pn:name="top_clock.twx"/>
    </transform>
  </transforms>

</generated_project>
