Muhammad Ali, Michael Welzl, and Sven Hessler. 2007. A fault tolerant mechanism for handling permanent and transient failures in a network on chip. In 4th International Conference on Information Technology, 2007 (ITNG’07). IEEE, 1027--1032.
Evgeny Bolotin, Israel Cidon, Ran Ginosar, and Avinoam Kolodny. 2004. QNoC: QoS architecture and design process for network on chip. Journal of Systems Architecture 50, 2, 105--128.
S. Borkar. 2005. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro 25, 6, 10--16.
Cristian Constantinescu. 2003. Trends and challenges in VLSI circuit reliability. IEEE Micro 4, 14--19.
Kypros Constantinides, Stephen Plaza, Jason Blome, Bin Zhang, Valeria Bertacco, Scott Mahlke, Todd Austin, and Michael Orshansky. 2006. Bulletproof: A defect-tolerant CMP switch architecture. In 12th International Symposium on High-Performance Computer Architecture, 2006. IEEE, 5--16.
Andrew DeOrio, David Fick, Valeria Bertacco, Dennis Sylvester, David Blaauw, Jin Hu, and Gregory Chen. 2012. A reliable routing architecture and algorithm for NoCs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 5, 726--739.
Marios Evripidou, Chrysostomos Nicopoulos, Vassos Soteriou, and Jongman Kim. 2012. Virtualizing virtual channels for increased network-on-chip robustness and upgradeability. In 2012 IEEE Computer Society Annual Symposium onVLSI (ISVLSI’12). IEEE, 21--26.
Chaochao Feng, Zhonghai Lu, Axel Jantsch, Jinwen Li, and Minxuan Zhang. 2010. FoN: Fault-on-neighbor aware routing algorithm for networks-on-chip. In 2010 IEEE International SOC Conference (SOCC’10). IEEE, 441--446.
Chaochao Feng, Zhonghai Lu, Axel Jantsch, Minxuan Zhang, and Zuocheng Xing. 2013. Addressing transient and permanent faults in NoC with efficient fault-tolerant deflection router. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, 6, 1053--1066.
David Fick, Andrew DeOrio, Gregory Chen, Valeria Bertacco, Dennis Sylvester, and David Blaauw. 2009a. A highly resilient routing algorithm for fault-tolerant NoCs. In Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, 21--26.
David Fick, Andrew DeOrio, Jin Hu, Valeria Bertacco, David Blaauw, and Dennis Sylvester. 2009b. Vicis: A reliable network for unreliable silicon. In Proceedings of the 46th Annual Design Automation Conference. ACM, New York, NY, 812--817.
F. Gilabert, María Engracia Gómez, Simone Medardoni, and Davide Bertozzi. 2010. Improved utilization of NoC channel bandwidth by switch replication for cost-effective multi-processor systems-on-chip. In Proceedings of the 2010 4th ACM/IEEE International Symposium on Networks-on-Chip. IEEE Computer Society, 165--172.
Cristian Grecu, Andre Ivanov, Res Saleh, Egor S. Sogomonyan, and Partha Pratim Pande. 2006. On-line fault detection and location for NoC interconnects. In 12th IEEE International On-Line Testing Symposium, 2006 (IOLTS’06). IEEE, 6 pp.
Yinhe Han and Binzhang Fu. 2009. A new fault-tolerant routing based on turn model. In Proceedings of the 3rd Workshop on Diagnostic Services in Network-on-Chips (DSNOC’09). IEEE Computer Society, 102--103.
Andrew B. Kahng, Bin Li, Li-Shiuan Peh, and Kambiz Samadi. 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, 423--428.
Mohammad Reza Kakoee, Valeria Bertacco, and Luca Benini. 2011. Relinoc: A reliable network for priority-based on-chip communication. In Design, Automation & Test in Europe Conference & Exhibition (DATE’& Exhibition (DATE’’11). IEEE, 1--6.
Jongman Kim, Chrysostomos Nicopoulos, Dongkook Park, Vijaykrishnan Narayanan, Mazin S. Yousif, and Chita R. Das. 2006. A gracefully degrading and energy-efficient modular router architecture for on-chip networks. In ACM SIGARCH Computer Architecture News, Vol. 34. IEEE Computer Society, 4--15.
Adán Kohler, Gert Schley, and Martin Radetzki. 2010. Fault tolerant network on chip switching with graceful performance degradation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29, 6, 883--896.
Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano, and Timothy Mark Pinkston. 2008. A lightweight fault-tolerant mechanism for network-on-chip. In Proceedings of the 2nd ACM/IEEE International Symposium on Networks-on-Chip. IEEE Computer Society, 13--22.
Teijo Lehtonen, Pasi Liljeberg, and Juha Plosila. 2007. Online reconfigurable self-timed links for fault tolerant NoC. VLSI Design 2007.
Cheng Liu, Lei Zhang, Yinhe Han, and Xiaowei Li. 2011. A resilient on-chip router design through data path salvaging. In Proceedings of the 16th Asia and South Pacific Design Automation Conference. IEEE Press, 437--442.
Srinivasan Murali, David Atienza, Luca Benini, and Giovanni De Michel. 2006. A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip. In Proceedings of the 43rd Annual Design Automation Conference. ACM, New York, NY, 845--848.
John D. Owens, William J. Dally, Ron Ho, D. N. (Jay) Jayasimha, Stephen W. Keckler, and Li-Shiuan Peh. 2007. Research challenges for on-chip interconnection networks. IEEE Micro 27, 5, 96--108.
Li-Shiuan Peh and Natalie Enright Jerger. 2009. On-Chip Networks (1st ed.). Morgan and Claypool Publishers, San Francisco, CA.
Antonis Psathakis, Vassilis Papaefstathiou, Nikolaos Chrysos, Fabien Chaix, Evangelos Vasilakis, Dionisios Pnevmatikatos, and Manolis Katevenis. 2015. A systematic evaluation of emerging mesh-like CMP NoCs. In 2015 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS). IEEE, 159--170.
Martin Radetzki, Chaochao Feng, Xueqian Zhao, and Axel Jantsch. 2013. Methods for fault tolerance in networks-on-chip. ACM Computing Surveys 46, 1, 8.
Ronald L. Rivest and Charles E. Leiserson. 1990. Introduction to Algorithms. McGraw-Hill, Inc., New York, NY.
Samuel Rodrigo, Jose Flich, Antoni Roca, Simone Medardoni, Davide Bertozzi, J. Camacho, Federico Silla, and Jose Duato. 2010. Addressing manufacturing challenges with cost-efficient fault tolerant routing. In 2010 4th ACM/IEEE International Symposium on Networks-on-Chip (NOCS’10). IEEE, 25--32.
Ioannis Sourdis, Christos Strydis, Antonino Armato, Christos-Savvas Bouganis, Babak Falsafi, Georgi Nedeltchev Gaydadjiev, Sebastian Isaza, Alirad Malek, Riccardo Mariani, D. Pnevmatikatos, and others. 2013. DeSyRe: On-demand system reliability. Microprocessors and Microsystems 37, 8, 981--1001.
Stavros Tzilis and Ioannis Sourdis. 2014. A runtime manager for gracefully degrading SoCs. In International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).
Arseniy Vitkovskiy, Vassos Soteriou, and Chrysostomos Nicopoulos. 2013. Dynamic fault-tolerant routing algorithm for networks-on-chip based on localised detouring paths. IET Computers & Digital Techniques 7, 2, 93--103.
David Wentzlaff, Patrick Griffin, Henry Hoffmann, Liewei Bao, Bruce Edwards, Carl Ramey, Matthew Mattina, Chyi-Chang Miao, John F. Brown III, and Anant Agarwal. 2007. On-chip interconnection architecture of the tile processor. IEEE Micro 5, 15--31.
