|AngryBird
horiz_sync_out <= h_sync.DB_MAX_OUTPUT_PORT_TYPE
clk => PLL:inst20.inclk0
bt1 => inst35.IN0
mouse_data <> MOUSE:inst3.mouse_data
mouse_clk <> MOUSE:inst3.mouse_clk
sw1 => game_fsm:inst7.switch_1
sw1 => decoder:inst9.SW
vert_sync_out <= v_sync.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= VGA_SYNC:inst2.blue_out[0]
blue_out[1] <= VGA_SYNC:inst2.blue_out[1]
blue_out[2] <= VGA_SYNC:inst2.blue_out[2]
blue_out[3] <= VGA_SYNC:inst2.blue_out[3]
green_out[0] <= VGA_SYNC:inst2.green_out[0]
green_out[1] <= VGA_SYNC:inst2.green_out[1]
green_out[2] <= VGA_SYNC:inst2.green_out[2]
green_out[3] <= VGA_SYNC:inst2.green_out[3]
ledg[0] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
ledg[1] <= right_click.DB_MAX_OUTPUT_PORT_TYPE
ledg[2] <= right_click.DB_MAX_OUTPUT_PORT_TYPE
ledg[3] <= right_click.DB_MAX_OUTPUT_PORT_TYPE
ledg[4] <= middle_click.DB_MAX_OUTPUT_PORT_TYPE
ledg[5] <= middle_click.DB_MAX_OUTPUT_PORT_TYPE
ledg[6] <= middle_click.DB_MAX_OUTPUT_PORT_TYPE
ledg[7] <= left_click.DB_MAX_OUTPUT_PORT_TYPE
ledg[8] <= left_click.DB_MAX_OUTPUT_PORT_TYPE
ledg[9] <= left_click.DB_MAX_OUTPUT_PORT_TYPE
red_out[0] <= VGA_SYNC:inst2.red_out[0]
red_out[1] <= VGA_SYNC:inst2.red_out[1]
red_out[2] <= VGA_SYNC:inst2.red_out[2]
red_out[3] <= VGA_SYNC:inst2.red_out[3]
seg0[0] <= sevenseg:inst10.led_out[0]
seg0[1] <= sevenseg:inst10.led_out[1]
seg0[2] <= sevenseg:inst10.led_out[2]
seg0[3] <= sevenseg:inst10.led_out[3]
seg0[4] <= sevenseg:inst10.led_out[4]
seg0[5] <= sevenseg:inst10.led_out[5]
seg0[6] <= sevenseg:inst10.led_out[6]
seg1[0] <= sevenseg:inst11.led_out[0]
seg1[1] <= sevenseg:inst11.led_out[1]
seg1[2] <= sevenseg:inst11.led_out[2]
seg1[3] <= sevenseg:inst11.led_out[3]
seg1[4] <= sevenseg:inst11.led_out[4]
seg1[5] <= sevenseg:inst11.led_out[5]
seg1[6] <= sevenseg:inst11.led_out[6]
seg2[0] <= sevenseg:inst14.led_out[0]
seg2[1] <= sevenseg:inst14.led_out[1]
seg2[2] <= sevenseg:inst14.led_out[2]
seg2[3] <= sevenseg:inst14.led_out[3]
seg2[4] <= sevenseg:inst14.led_out[4]
seg2[5] <= sevenseg:inst14.led_out[5]
seg2[6] <= sevenseg:inst14.led_out[6]
seg3[0] <= sevenseg:inst15.led_out[0]
seg3[1] <= sevenseg:inst15.led_out[1]
seg3[2] <= sevenseg:inst15.led_out[2]
seg3[3] <= sevenseg:inst15.led_out[3]
seg3[4] <= sevenseg:inst15.led_out[4]
seg3[5] <= sevenseg:inst15.led_out[5]
seg3[6] <= sevenseg:inst15.led_out[6]


|AngryBird|VGA_SYNC:inst2
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out[0]~reg0.CLK
clock_25Mhz => blue_out[1]~reg0.CLK
clock_25Mhz => blue_out[2]~reg0.CLK
clock_25Mhz => blue_out[3]~reg0.CLK
clock_25Mhz => green_out[0]~reg0.CLK
clock_25Mhz => green_out[1]~reg0.CLK
clock_25Mhz => green_out[2]~reg0.CLK
clock_25Mhz => green_out[3]~reg0.CLK
clock_25Mhz => red_out[0]~reg0.CLK
clock_25Mhz => red_out[1]~reg0.CLK
clock_25Mhz => red_out[2]~reg0.CLK
clock_25Mhz => red_out[3]~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red[0] => red_out.IN1
red[1] => red_out.IN1
red[2] => red_out.IN1
red[3] => red_out.IN1
green[0] => green_out.IN1
green[1] => green_out.IN1
green[2] => green_out.IN1
green[3] => green_out.IN1
blue[0] => blue_out.IN1
blue[1] => blue_out.IN1
blue[2] => blue_out.IN1
blue[3] => blue_out.IN1
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|PLL:inst20
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|AngryBird|PLL:inst20|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|AngryBird|PLL:inst20|altpll:altpll_component|PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|disp_proc:inst5
red1[0] => s_red.DATAB
red1[1] => s_red.DATAB
red1[2] => s_red.DATAB
red1[3] => s_red.DATAB
green1[0] => LessThan3.IN8
green1[0] => s_green.DATAB
green1[1] => LessThan3.IN7
green1[1] => s_green.DATAB
green1[2] => LessThan3.IN6
green1[2] => s_green.DATAB
green1[3] => LessThan3.IN5
green1[3] => s_green.DATAB
blue1[0] => s_blue.DATAB
blue1[1] => s_blue.DATAB
blue1[2] => s_blue.DATAB
blue1[3] => s_blue.DATAB
red2[0] => LessThan2.IN8
red2[0] => s_red.DATAB
red2[1] => LessThan2.IN7
red2[1] => s_red.DATAB
red2[2] => LessThan2.IN6
red2[2] => s_red.DATAB
red2[3] => LessThan2.IN5
red2[3] => s_red.DATAB
green2[0] => s_green.DATAB
green2[1] => s_green.DATAB
green2[2] => s_green.DATAB
green2[3] => s_green.DATAB
blue2[0] => s_blue.DATAB
blue2[1] => s_blue.DATAB
blue2[2] => s_blue.DATAB
blue2[3] => s_blue.DATAB
red3[0] => LessThan0.IN8
red3[0] => s_red.DATAB
red3[1] => LessThan0.IN7
red3[1] => s_red.DATAB
red3[2] => LessThan0.IN6
red3[2] => s_red.DATAB
red3[3] => LessThan0.IN5
red3[3] => s_red.DATAB
green3[0] => s_green.DATAB
green3[1] => s_green.DATAB
green3[2] => s_green.DATAB
green3[3] => s_green.DATAB
blue3[0] => s_blue.DATAB
blue3[1] => s_blue.DATAB
blue3[2] => s_blue.DATAB
blue3[3] => s_blue.DATAB
red4[0] => LessThan5.IN8
red4[0] => s_red.DATAB
red4[1] => LessThan5.IN7
red4[1] => s_red.DATAB
red4[2] => LessThan5.IN6
red4[2] => s_red.DATAB
red4[3] => LessThan5.IN5
red4[3] => s_red.DATAB
green4[0] => s_green.DATAB
green4[1] => s_green.DATAB
green4[2] => s_green.DATAB
green4[3] => s_green.DATAB
blue4[0] => s_blue.DATAB
blue4[1] => s_blue.DATAB
blue4[2] => s_blue.DATAB
blue4[3] => s_blue.DATAB
red5[0] => LessThan7.IN8
red5[0] => s_red.DATAB
red5[1] => LessThan7.IN7
red5[1] => s_red.DATAB
red5[2] => LessThan7.IN6
red5[2] => s_red.DATAB
red5[3] => LessThan7.IN5
red5[3] => s_red.DATAB
green5[0] => LessThan8.IN8
green5[0] => s_green.DATAB
green5[1] => LessThan8.IN7
green5[1] => s_green.DATAB
green5[2] => LessThan8.IN6
green5[2] => s_green.DATAB
green5[3] => LessThan8.IN5
green5[3] => s_green.DATAB
blue5[0] => LessThan6.IN8
blue5[0] => s_blue.DATAB
blue5[1] => LessThan6.IN7
blue5[1] => s_blue.DATAB
blue5[2] => LessThan6.IN6
blue5[2] => s_blue.DATAB
blue5[3] => LessThan6.IN5
blue5[3] => s_blue.DATAB
red6[0] => s_red.DATAB
red6[1] => s_red.DATAB
red6[2] => s_red.DATAB
red6[3] => s_red.DATAB
green6[0] => LessThan4.IN8
green6[0] => s_green.DATAB
green6[1] => LessThan4.IN7
green6[1] => s_green.DATAB
green6[2] => LessThan4.IN6
green6[2] => s_green.DATAB
green6[3] => LessThan4.IN5
green6[3] => s_green.DATAB
blue6[0] => s_blue.DATAB
blue6[1] => s_blue.DATAB
blue6[2] => s_blue.DATAB
blue6[3] => s_blue.DATAB
red7[0] => LessThan1.IN8
red7[1] => LessThan1.IN7
red7[2] => LessThan1.IN6
red7[3] => LessThan1.IN5
green7[0] => ~NO_FANOUT~
green7[1] => ~NO_FANOUT~
green7[2] => ~NO_FANOUT~
green7[3] => ~NO_FANOUT~
blue7[0] => ~NO_FANOUT~
blue7[1] => ~NO_FANOUT~
blue7[2] => ~NO_FANOUT~
blue7[3] => ~NO_FANOUT~
collision_red => s_red.OUTPUTSELECT
collision_red => s_red.OUTPUTSELECT
collision_red => s_red.OUTPUTSELECT
collision_red => s_red.OUTPUTSELECT
red_out[0] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|collisions:inst6
clk => pickedup_s.CLK
clk => score_inc~reg0.CLK
clk => collision_s.CLK
random1[0] => Add2.IN10
random1[1] => Add2.IN9
random1[2] => Add2.IN8
random1[3] => Add2.IN7
random1[4] => Add2.IN6
random1[5] => Add2.IN5
random1[6] => Add2.IN4
random1[7] => Add2.IN3
random1[8] => Add2.IN2
random2[0] => Add9.IN10
random2[1] => Add9.IN9
random2[2] => Add9.IN8
random2[3] => Add9.IN7
random2[4] => Add9.IN6
random2[5] => Add9.IN5
random2[6] => Add9.IN4
random2[7] => Add9.IN3
random2[8] => Add9.IN2
Ball_X_Pos[0] => Add4.IN10
Ball_X_Pos[0] => Add6.IN20
Ball_X_Pos[1] => Add4.IN9
Ball_X_Pos[1] => Add6.IN19
Ball_X_Pos[2] => Add4.IN8
Ball_X_Pos[2] => Add6.IN18
Ball_X_Pos[3] => Add4.IN7
Ball_X_Pos[3] => Add6.IN17
Ball_X_Pos[4] => Add4.IN6
Ball_X_Pos[4] => Add6.IN16
Ball_X_Pos[5] => Add4.IN5
Ball_X_Pos[5] => Add6.IN15
Ball_X_Pos[6] => Add4.IN4
Ball_X_Pos[6] => Add6.IN14
Ball_X_Pos[7] => Add4.IN3
Ball_X_Pos[7] => Add6.IN13
Ball_X_Pos[8] => Add4.IN2
Ball_X_Pos[8] => Add6.IN12
Ball_X_Pos[9] => Add4.IN1
Ball_X_Pos[9] => Add6.IN11
Ball_Y_Pos[0] => Add8.IN20
Ball_Y_Pos[0] => Add10.IN10
Ball_Y_Pos[1] => Add8.IN19
Ball_Y_Pos[1] => Add10.IN9
Ball_Y_Pos[2] => Add8.IN18
Ball_Y_Pos[2] => Add10.IN8
Ball_Y_Pos[3] => Add8.IN17
Ball_Y_Pos[3] => Add10.IN7
Ball_Y_Pos[4] => Add8.IN16
Ball_Y_Pos[4] => Add10.IN6
Ball_Y_Pos[5] => Add8.IN15
Ball_Y_Pos[5] => Add10.IN5
Ball_Y_Pos[6] => Add8.IN14
Ball_Y_Pos[6] => Add10.IN4
Ball_Y_Pos[7] => Add8.IN13
Ball_Y_Pos[7] => Add10.IN3
Ball_Y_Pos[8] => Add8.IN12
Ball_Y_Pos[8] => Add10.IN2
Ball_Y_Pos[9] => Add8.IN11
Ball_Y_Pos[9] => Add10.IN1
Obstacle_X_Pos[0] => Add0.IN20
Obstacle_X_Pos[0] => Add1.IN10
Obstacle_X_Pos[1] => Add0.IN19
Obstacle_X_Pos[1] => Add1.IN9
Obstacle_X_Pos[2] => Add0.IN18
Obstacle_X_Pos[2] => Add1.IN8
Obstacle_X_Pos[3] => Add0.IN17
Obstacle_X_Pos[3] => Add1.IN7
Obstacle_X_Pos[4] => Add0.IN16
Obstacle_X_Pos[4] => Add1.IN6
Obstacle_X_Pos[5] => Add0.IN15
Obstacle_X_Pos[5] => Add1.IN5
Obstacle_X_Pos[6] => Add0.IN14
Obstacle_X_Pos[6] => Add1.IN4
Obstacle_X_Pos[7] => Add0.IN13
Obstacle_X_Pos[7] => Add1.IN3
Obstacle_X_Pos[8] => Add0.IN12
Obstacle_X_Pos[8] => Add1.IN2
Obstacle_X_Pos[9] => Add0.IN11
Obstacle_X_Pos[9] => Add1.IN1
Obstacle_Y_Pos[0] => Add2.IN20
Obstacle_Y_Pos[1] => Add2.IN19
Obstacle_Y_Pos[2] => Add2.IN18
Obstacle_Y_Pos[3] => Add2.IN17
Obstacle_Y_Pos[4] => Add2.IN16
Obstacle_Y_Pos[5] => Add2.IN15
Obstacle_Y_Pos[6] => Add2.IN14
Obstacle_Y_Pos[7] => Add2.IN13
Obstacle_Y_Pos[8] => Add2.IN12
Obstacle_Y_Pos[9] => Add2.IN11
Ball_Size[0] => Add4.IN20
Ball_Size[0] => Add10.IN20
Ball_Size[0] => Add6.IN10
Ball_Size[0] => Add8.IN10
Ball_Size[1] => Add4.IN19
Ball_Size[1] => Add10.IN19
Ball_Size[1] => Add6.IN9
Ball_Size[1] => Add8.IN9
Ball_Size[2] => Add4.IN18
Ball_Size[2] => Add10.IN18
Ball_Size[2] => Add6.IN8
Ball_Size[2] => Add8.IN8
Ball_Size[3] => Add4.IN17
Ball_Size[3] => Add10.IN17
Ball_Size[3] => Add6.IN7
Ball_Size[3] => Add8.IN7
Ball_Size[4] => Add4.IN16
Ball_Size[4] => Add10.IN16
Ball_Size[4] => Add6.IN6
Ball_Size[4] => Add8.IN6
Ball_Size[5] => Add4.IN15
Ball_Size[5] => Add10.IN15
Ball_Size[5] => Add6.IN5
Ball_Size[5] => Add8.IN5
Ball_Size[6] => Add4.IN14
Ball_Size[6] => Add10.IN14
Ball_Size[6] => Add6.IN4
Ball_Size[6] => Add8.IN4
Ball_Size[7] => Add4.IN13
Ball_Size[7] => Add10.IN13
Ball_Size[7] => Add6.IN3
Ball_Size[7] => Add8.IN3
Ball_Size[8] => Add4.IN12
Ball_Size[8] => Add10.IN12
Ball_Size[8] => Add6.IN2
Ball_Size[8] => Add8.IN2
Ball_Size[9] => Add4.IN11
Ball_Size[9] => Add10.IN11
Ball_Size[9] => Add6.IN1
Ball_Size[9] => Add8.IN1
Obstacle_X_Size[0] => Add1.IN20
Obstacle_X_Size[0] => Add0.IN10
Obstacle_X_Size[1] => Add1.IN19
Obstacle_X_Size[1] => Add0.IN9
Obstacle_X_Size[2] => Add1.IN18
Obstacle_X_Size[2] => Add0.IN8
Obstacle_X_Size[3] => Add1.IN17
Obstacle_X_Size[3] => Add0.IN7
Obstacle_X_Size[4] => Add1.IN16
Obstacle_X_Size[4] => Add0.IN6
Obstacle_X_Size[5] => Add1.IN15
Obstacle_X_Size[5] => Add0.IN5
Obstacle_X_Size[6] => Add1.IN14
Obstacle_X_Size[6] => Add0.IN4
Obstacle_X_Size[7] => Add1.IN13
Obstacle_X_Size[7] => Add0.IN3
Obstacle_X_Size[8] => Add1.IN12
Obstacle_X_Size[8] => Add0.IN2
Obstacle_X_Size[9] => Add1.IN11
Obstacle_X_Size[9] => Add0.IN1
Obstacle_Y_Size[0] => ~NO_FANOUT~
Obstacle_Y_Size[1] => ~NO_FANOUT~
Obstacle_Y_Size[2] => ~NO_FANOUT~
Obstacle_Y_Size[3] => ~NO_FANOUT~
Obstacle_Y_Size[4] => ~NO_FANOUT~
Obstacle_Y_Size[5] => ~NO_FANOUT~
Obstacle_Y_Size[6] => ~NO_FANOUT~
Obstacle_Y_Size[7] => ~NO_FANOUT~
Obstacle_Y_Size[8] => ~NO_FANOUT~
Obstacle_Y_Size[9] => ~NO_FANOUT~
Gap_size[0] => Add3.IN20
Gap_size[1] => Add3.IN19
Gap_size[2] => Add3.IN18
Gap_size[3] => Add3.IN17
Gap_size[4] => Add3.IN16
Gap_size[5] => Add3.IN15
Gap_size[6] => Add3.IN14
Gap_size[7] => Add3.IN13
Gap_size[8] => Add3.IN12
Gap_size[9] => Add3.IN11
Obstacle2_X_Pos[0] => Add5.IN20
Obstacle2_X_Pos[0] => Add7.IN10
Obstacle2_X_Pos[1] => Add5.IN19
Obstacle2_X_Pos[1] => Add7.IN9
Obstacle2_X_Pos[2] => Add5.IN18
Obstacle2_X_Pos[2] => Add7.IN8
Obstacle2_X_Pos[3] => Add5.IN17
Obstacle2_X_Pos[3] => Add7.IN7
Obstacle2_X_Pos[4] => Add5.IN16
Obstacle2_X_Pos[4] => Add7.IN6
Obstacle2_X_Pos[5] => Add5.IN15
Obstacle2_X_Pos[5] => Add7.IN5
Obstacle2_X_Pos[6] => Add5.IN14
Obstacle2_X_Pos[6] => Add7.IN4
Obstacle2_X_Pos[7] => Add5.IN13
Obstacle2_X_Pos[7] => Add7.IN3
Obstacle2_X_Pos[8] => Add5.IN12
Obstacle2_X_Pos[8] => Add7.IN2
Obstacle2_X_Pos[9] => Add5.IN11
Obstacle2_X_Pos[9] => Add7.IN1
Obstacle2_Y_Pos[0] => Add9.IN20
Obstacle2_Y_Pos[1] => Add9.IN19
Obstacle2_Y_Pos[2] => Add9.IN18
Obstacle2_Y_Pos[3] => Add9.IN17
Obstacle2_Y_Pos[4] => Add9.IN16
Obstacle2_Y_Pos[5] => Add9.IN15
Obstacle2_Y_Pos[6] => Add9.IN14
Obstacle2_Y_Pos[7] => Add9.IN13
Obstacle2_Y_Pos[8] => Add9.IN12
Obstacle2_Y_Pos[9] => Add9.IN11
Obstacle2_X_Size[0] => Add7.IN20
Obstacle2_X_Size[0] => Add5.IN10
Obstacle2_X_Size[1] => Add7.IN19
Obstacle2_X_Size[1] => Add5.IN9
Obstacle2_X_Size[2] => Add7.IN18
Obstacle2_X_Size[2] => Add5.IN8
Obstacle2_X_Size[3] => Add7.IN17
Obstacle2_X_Size[3] => Add5.IN7
Obstacle2_X_Size[4] => Add7.IN16
Obstacle2_X_Size[4] => Add5.IN6
Obstacle2_X_Size[5] => Add7.IN15
Obstacle2_X_Size[5] => Add5.IN5
Obstacle2_X_Size[6] => Add7.IN14
Obstacle2_X_Size[6] => Add5.IN4
Obstacle2_X_Size[7] => Add7.IN13
Obstacle2_X_Size[7] => Add5.IN3
Obstacle2_X_Size[8] => Add7.IN12
Obstacle2_X_Size[8] => Add5.IN2
Obstacle2_X_Size[9] => Add7.IN11
Obstacle2_X_Size[9] => Add5.IN1
Obstacle2_Y_Size[0] => ~NO_FANOUT~
Obstacle2_Y_Size[1] => ~NO_FANOUT~
Obstacle2_Y_Size[2] => ~NO_FANOUT~
Obstacle2_Y_Size[3] => ~NO_FANOUT~
Obstacle2_Y_Size[4] => ~NO_FANOUT~
Obstacle2_Y_Size[5] => ~NO_FANOUT~
Obstacle2_Y_Size[6] => ~NO_FANOUT~
Obstacle2_Y_Size[7] => ~NO_FANOUT~
Obstacle2_Y_Size[8] => ~NO_FANOUT~
Obstacle2_Y_Size[9] => ~NO_FANOUT~
Gap2_size[0] => Add11.IN20
Gap2_size[1] => Add11.IN19
Gap2_size[2] => Add11.IN18
Gap2_size[3] => Add11.IN17
Gap2_size[4] => Add11.IN16
Gap2_size[5] => Add11.IN15
Gap2_size[6] => Add11.IN14
Gap2_size[7] => Add11.IN13
Gap2_size[8] => Add11.IN12
Gap2_size[9] => Add11.IN11
pickup_x_pos[0] => Add12.IN20
pickup_x_pos[0] => Add13.IN10
pickup_x_pos[1] => Add12.IN19
pickup_x_pos[1] => Add13.IN9
pickup_x_pos[2] => Add12.IN18
pickup_x_pos[2] => Add13.IN8
pickup_x_pos[3] => Add12.IN17
pickup_x_pos[3] => Add13.IN7
pickup_x_pos[4] => Add12.IN16
pickup_x_pos[4] => Add13.IN6
pickup_x_pos[5] => Add12.IN15
pickup_x_pos[5] => Add13.IN5
pickup_x_pos[6] => Add12.IN14
pickup_x_pos[6] => Add13.IN4
pickup_x_pos[7] => Add12.IN13
pickup_x_pos[7] => Add13.IN3
pickup_x_pos[8] => Add12.IN12
pickup_x_pos[8] => Add13.IN2
pickup_x_pos[9] => Add12.IN11
pickup_x_pos[9] => Add13.IN1
pickup_y_pos[0] => Add14.IN10
pickup_y_pos[0] => Add15.IN20
pickup_y_pos[1] => Add14.IN9
pickup_y_pos[1] => Add15.IN19
pickup_y_pos[2] => Add14.IN8
pickup_y_pos[2] => Add15.IN18
pickup_y_pos[3] => Add14.IN7
pickup_y_pos[3] => Add15.IN17
pickup_y_pos[4] => Add14.IN6
pickup_y_pos[4] => Add15.IN16
pickup_y_pos[5] => Add14.IN5
pickup_y_pos[5] => Add15.IN15
pickup_y_pos[6] => Add14.IN4
pickup_y_pos[6] => Add15.IN14
pickup_y_pos[7] => Add14.IN3
pickup_y_pos[7] => Add15.IN13
pickup_y_pos[8] => Add14.IN2
pickup_y_pos[8] => Add15.IN12
pickup_y_pos[9] => Add14.IN1
pickup_y_pos[9] => Add15.IN11
pickup_size[0] => Add13.IN20
pickup_size[0] => Add14.IN20
pickup_size[0] => Add12.IN10
pickup_size[0] => Add15.IN10
pickup_size[1] => Add13.IN19
pickup_size[1] => Add14.IN19
pickup_size[1] => Add12.IN9
pickup_size[1] => Add15.IN9
pickup_size[2] => Add13.IN18
pickup_size[2] => Add14.IN18
pickup_size[2] => Add12.IN8
pickup_size[2] => Add15.IN8
pickup_size[3] => Add13.IN17
pickup_size[3] => Add14.IN17
pickup_size[3] => Add12.IN7
pickup_size[3] => Add15.IN7
pickup_size[4] => Add13.IN16
pickup_size[4] => Add14.IN16
pickup_size[4] => Add12.IN6
pickup_size[4] => Add15.IN6
pickup_size[5] => Add13.IN15
pickup_size[5] => Add14.IN15
pickup_size[5] => Add12.IN5
pickup_size[5] => Add15.IN5
pickup_size[6] => Add13.IN14
pickup_size[6] => Add14.IN14
pickup_size[6] => Add12.IN4
pickup_size[6] => Add15.IN4
pickup_size[7] => Add13.IN13
pickup_size[7] => Add14.IN13
pickup_size[7] => Add12.IN3
pickup_size[7] => Add15.IN3
pickup_size[8] => Add13.IN12
pickup_size[8] => Add14.IN12
pickup_size[8] => Add12.IN2
pickup_size[8] => Add15.IN2
pickup_size[9] => Add13.IN11
pickup_size[9] => Add14.IN11
pickup_size[9] => Add12.IN1
pickup_size[9] => Add15.IN1
collided <= collision_s.DB_MAX_OUTPUT_PORT_TYPE
pickedup <= pickedup_s.DB_MAX_OUTPUT_PORT_TYPE
score_inc <= score_inc~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|bird:inst
mode => ~NO_FANOUT~
LC => count_reset.CLK
LC => flap.CLK
LC => count_enable.CLK
colour_change => colour_set[0].CLK
colour_change => colour_set[1].CLK
v_sync => dead_s.CLK
v_sync => bird_Y_pos[0].CLK
v_sync => bird_Y_pos[1].CLK
v_sync => bird_Y_pos[2].CLK
v_sync => bird_Y_pos[3].CLK
v_sync => bird_Y_pos[4].CLK
v_sync => bird_Y_pos[5].CLK
v_sync => bird_Y_pos[6].CLK
v_sync => bird_Y_pos[7].CLK
v_sync => bird_Y_pos[8].CLK
v_sync => bird_Y_pos[9].CLK
v_sync => bird_Y_motion[0].CLK
v_sync => bird_Y_motion[1].CLK
v_sync => bird_Y_motion[2].CLK
v_sync => bird_Y_motion[3].CLK
v_sync => bird_Y_motion[4].CLK
v_sync => bird_Y_motion[5].CLK
v_sync => bird_Y_motion[6].CLK
v_sync => bird_Y_motion[7].CLK
v_sync => bird_Y_motion[8].CLK
v_sync => bird_Y_motion[9].CLK
paused => Move_bird.IN0
startscreen => bird_Y_motion.OUTPUTSELECT
startscreen => bird_Y_motion.OUTPUTSELECT
startscreen => bird_Y_motion.OUTPUTSELECT
startscreen => bird_Y_motion.OUTPUTSELECT
startscreen => bird_Y_motion.OUTPUTSELECT
startscreen => bird_Y_motion.OUTPUTSELECT
startscreen => bird_Y_motion.OUTPUTSELECT
startscreen => bird_Y_motion.OUTPUTSELECT
startscreen => bird_Y_motion.OUTPUTSELECT
startscreen => bird_Y_motion.OUTPUTSELECT
startscreen => bird_Y_pos.OUTPUTSELECT
startscreen => bird_Y_pos.OUTPUTSELECT
startscreen => bird_Y_pos.OUTPUTSELECT
startscreen => bird_Y_pos.OUTPUTSELECT
startscreen => bird_Y_pos.OUTPUTSELECT
startscreen => bird_Y_pos.OUTPUTSELECT
startscreen => bird_Y_pos.OUTPUTSELECT
startscreen => bird_Y_pos.OUTPUTSELECT
startscreen => bird_Y_pos.OUTPUTSELECT
startscreen => bird_Y_pos.OUTPUTSELECT
startscreen => Move_bird.IN1
stop => Move_bird.IN1
gameover => bird_Y_motion.OUTPUTSELECT
gameover => bird_Y_motion.OUTPUTSELECT
gameover => bird_Y_motion.OUTPUTSELECT
gameover => bird_Y_motion.OUTPUTSELECT
gameover => bird_Y_motion.OUTPUTSELECT
gameover => bird_Y_motion.OUTPUTSELECT
gameover => bird_Y_motion.OUTPUTSELECT
gameover => bird_Y_motion.OUTPUTSELECT
gameover => bird_Y_motion.OUTPUTSELECT
gameover => bird_Y_motion.OUTPUTSELECT
gameover => bird_Y_pos.OUTPUTSELECT
gameover => bird_Y_pos.OUTPUTSELECT
gameover => bird_Y_pos.OUTPUTSELECT
gameover => bird_Y_pos.OUTPUTSELECT
gameover => bird_Y_pos.OUTPUTSELECT
gameover => bird_Y_pos.OUTPUTSELECT
gameover => bird_Y_pos.OUTPUTSELECT
gameover => bird_Y_pos.OUTPUTSELECT
gameover => bird_Y_pos.OUTPUTSELECT
gameover => bird_Y_pos.OUTPUTSELECT
gameover => Move_bird.IN1
reset => dead_s.OUTPUTSELECT
reset => colour_set[0].ACLR
reset => colour_set[1].ACLR
reset => Move_bird.IN1
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan1.IN22
pixel_column[0] => Add4.IN22
pixel_column[0] => LessThan5.IN22
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan1.IN21
pixel_column[1] => Add4.IN21
pixel_column[1] => LessThan5.IN21
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan1.IN20
pixel_column[2] => Add4.IN20
pixel_column[2] => LessThan5.IN20
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan1.IN19
pixel_column[3] => Add4.IN19
pixel_column[3] => LessThan5.IN19
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan1.IN18
pixel_column[4] => Add4.IN18
pixel_column[4] => LessThan5.IN18
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan1.IN17
pixel_column[5] => Add4.IN17
pixel_column[5] => LessThan5.IN17
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan1.IN16
pixel_column[6] => Add4.IN16
pixel_column[6] => LessThan5.IN16
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan1.IN15
pixel_column[7] => Add4.IN15
pixel_column[7] => LessThan5.IN15
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan1.IN14
pixel_column[8] => Add4.IN14
pixel_column[8] => LessThan5.IN14
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan1.IN13
pixel_column[9] => Add4.IN13
pixel_column[9] => LessThan5.IN13
pixel_row[0] => Add2.IN22
pixel_row[0] => LessThan3.IN22
pixel_row[0] => Add6.IN22
pixel_row[0] => LessThan7.IN22
pixel_row[1] => Add2.IN21
pixel_row[1] => LessThan3.IN21
pixel_row[1] => Add6.IN21
pixel_row[1] => LessThan7.IN21
pixel_row[2] => Add2.IN20
pixel_row[2] => LessThan3.IN20
pixel_row[2] => Add6.IN20
pixel_row[2] => LessThan7.IN20
pixel_row[3] => Add2.IN19
pixel_row[3] => LessThan3.IN19
pixel_row[3] => Add6.IN19
pixel_row[3] => LessThan7.IN19
pixel_row[4] => Add2.IN18
pixel_row[4] => LessThan3.IN18
pixel_row[4] => Add6.IN18
pixel_row[4] => LessThan7.IN18
pixel_row[5] => Add2.IN17
pixel_row[5] => LessThan3.IN17
pixel_row[5] => Add6.IN17
pixel_row[5] => LessThan7.IN17
pixel_row[6] => Add2.IN16
pixel_row[6] => LessThan3.IN16
pixel_row[6] => Add6.IN16
pixel_row[6] => LessThan7.IN16
pixel_row[7] => Add2.IN15
pixel_row[7] => LessThan3.IN15
pixel_row[7] => Add6.IN15
pixel_row[7] => LessThan7.IN15
pixel_row[8] => Add2.IN14
pixel_row[8] => LessThan3.IN14
pixel_row[8] => Add6.IN14
pixel_row[8] => LessThan7.IN14
pixel_row[9] => Add2.IN13
pixel_row[9] => LessThan3.IN13
pixel_row[9] => Add6.IN13
pixel_row[9] => LessThan7.IN13
Red[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= Green.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= <GND>
Blue[1] <= <GND>
Blue[2] <= <GND>
Blue[3] <= <GND>
X_Pos[0] <= <GND>
X_Pos[1] <= <GND>
X_Pos[2] <= <VCC>
X_Pos[3] <= <VCC>
X_Pos[4] <= <GND>
X_Pos[5] <= <VCC>
X_Pos[6] <= <GND>
X_Pos[7] <= <GND>
X_Pos[8] <= <VCC>
X_Pos[9] <= <GND>
Y_Pos[0] <= bird_Y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[1] <= bird_Y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[2] <= bird_Y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[3] <= bird_Y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[4] <= bird_Y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[5] <= bird_Y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[6] <= bird_Y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[7] <= bird_Y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[8] <= bird_Y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[9] <= bird_Y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
Size_out[0] <= <GND>
Size_out[1] <= <GND>
Size_out[2] <= <GND>
Size_out[3] <= <VCC>
Size_out[4] <= <GND>
Size_out[5] <= <GND>
Size_out[6] <= <GND>
Size_out[7] <= <GND>
Size_out[8] <= <GND>
Size_out[9] <= <GND>
bird_en => ~NO_FANOUT~
cnt_enable <= count_enable.DB_MAX_OUTPUT_PORT_TYPE
counted => count_reset.PRESET
counted => flap.ACLR
counted => count_enable.ACLR
cnt_reset <= count_reset.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead_s.DB_MAX_OUTPUT_PORT_TYPE
flap_out <= flap.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|game_fsm:inst7
clk => state~1.DATAIN
reset => state~3.DATAIN
left_click => next_state.OUTPUTSELECT
left_click => next_state.OUTPUTSELECT
left_click => next_state.OUTPUTSELECT
left_click => next_state.OUTPUTSELECT
left_click => Selector3.IN1
right_click => next_state.OUTPUTSELECT
right_click => next_state.OUTPUTSELECT
right_click => Selector3.IN4
right_click => Selector5.IN4
right_click => Selector2.IN0
middle_click => Selector3.IN5
middle_click => next_state.DATAA
middle_click => next_state.DATAA
middle_click => Selector7.IN4
switch_1 => next_state.DATAB
switch_1 => Selector1.IN4
switch_1 => next_state.DATAB
dead => next_state.DATAA
dead => next_state.DATAA
menu <= menu.DB_MAX_OUTPUT_PORT_TYPE
start <= start.DB_MAX_OUTPUT_PORT_TYPE
pause <= pause.DB_MAX_OUTPUT_PORT_TYPE
gameover <= gameover.DB_MAX_OUTPUT_PORT_TYPE
mode <= mode$latch.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|MOUSE:inst3
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => middle_button~reg0.ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[2].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
reset => PACKET_CHAR3[0].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_button <= middle_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|char_proc:inst29
clk => ~NO_FANOUT~
reset => level_signal_out[0].PRESET
reset => level_signal_out[1].ACLR
reset => level[0].PRESET
reset => level[1].ACLR
reset => level[2].ACLR
reset => level[3].ACLR
reset => level[4].PRESET
reset => level[5].PRESET
reset => dead_s.ACLR
reset => lives[0].PRESET
reset => lives[1].PRESET
reset => lives[2].ACLR
reset => lives[3].ACLR
reset => lives[4].PRESET
reset => lives[5].PRESET
reset => score3[0].ACLR
reset => score3[1].ACLR
reset => score3[2].ACLR
reset => score3[3].ACLR
reset => score3[4].PRESET
reset => score3[5].PRESET
reset => score2[0].ACLR
reset => score2[1].ACLR
reset => score2[2].ACLR
reset => score2[3].ACLR
reset => score2[4].PRESET
reset => score2[5].PRESET
reset => score1[0].ACLR
reset => score1[1].ACLR
reset => score1[2].ACLR
reset => score1[3].ACLR
reset => score1[4].PRESET
reset => score1[5].PRESET
reset => score0[0].ACLR
reset => score0[1].ACLR
reset => score0[2].ACLR
reset => score0[3].ACLR
reset => score0[4].PRESET
reset => score0[5].PRESET
reset => energy0[5].PRESET
reset => energy0[4].PRESET
reset => energy0[3].ACLR
reset => energy0[2].ACLR
reset => energy0[1].ACLR
reset => energy0[0].ACLR
reset => energy1[5].PRESET
reset => energy1[4].PRESET
reset => energy1[3].ACLR
reset => energy1[2].PRESET
reset => energy1[1].ACLR
reset => energy1[0].PRESET
score_inc => score3[0].CLK
score_inc => score3[1].CLK
score_inc => score3[2].CLK
score_inc => score3[3].CLK
score_inc => score3[4].CLK
score_inc => score3[5].CLK
score_inc => score2[0].CLK
score_inc => score2[1].CLK
score_inc => score2[2].CLK
score_inc => score2[3].CLK
score_inc => score2[4].CLK
score_inc => score2[5].CLK
score_inc => score1[0].CLK
score_inc => score1[1].CLK
score_inc => score1[2].CLK
score_inc => score1[3].CLK
score_inc => score1[4].CLK
score_inc => score1[5].CLK
score_inc => score0[0].CLK
score_inc => score0[1].CLK
score_inc => score0[2].CLK
score_inc => score0[3].CLK
score_inc => score0[4].CLK
score_inc => score0[5].CLK
lives_inc => ~NO_FANOUT~
lives_dec => dead_s.CLK
lives_dec => lives[0].CLK
lives_dec => lives[1].CLK
lives_dec => lives[2].CLK
lives_dec => lives[3].CLK
lives_dec => lives[4].CLK
lives_dec => lives[5].CLK
energy_inc => energy1[0].OUTPUTSELECT
energy_inc => energy1[1].OUTPUTSELECT
energy_inc => energy1[2].OUTPUTSELECT
energy_inc => energy1[3].OUTPUTSELECT
energy_inc => energy1[3].OUTPUTSELECT
energy_inc => energy1[4].OUTPUTSELECT
energy_inc => energy1[5].OUTPUTSELECT
energy_inc => energy0[0].OUTPUTSELECT
energy_inc => energy0[1].OUTPUTSELECT
energy_inc => energy0[2].OUTPUTSELECT
energy_inc => energy0[3].OUTPUTSELECT
energy_inc => energy0[3].IN0
energy_inc => energy0[4].OUTPUTSELECT
energy_inc => energy0[5].OUTPUTSELECT
energy_dec => energy1[3].IN1
energy_dec => energy0[3].IN1
menu => change_energy.IN0
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
gameover => change_energy.IN1
mode => character_address.DATAB
mode => character_address.DATAB
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan4.IN20
pixel_row[0] => LessThan25.IN20
pixel_row[0] => LessThan26.IN20
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan4.IN19
pixel_row[1] => LessThan25.IN19
pixel_row[1] => LessThan26.IN19
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan4.IN18
pixel_row[2] => LessThan25.IN18
pixel_row[2] => LessThan26.IN18
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan4.IN17
pixel_row[3] => LessThan25.IN17
pixel_row[3] => LessThan26.IN17
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan4.IN16
pixel_row[4] => LessThan25.IN16
pixel_row[4] => LessThan26.IN16
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan4.IN15
pixel_row[5] => LessThan25.IN15
pixel_row[5] => LessThan26.IN15
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan4.IN14
pixel_row[6] => LessThan25.IN14
pixel_row[6] => LessThan26.IN14
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan4.IN13
pixel_row[7] => LessThan25.IN13
pixel_row[7] => LessThan26.IN13
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan4.IN12
pixel_row[8] => LessThan25.IN12
pixel_row[8] => LessThan26.IN12
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan4.IN11
pixel_row[9] => LessThan25.IN11
pixel_row[9] => LessThan26.IN11
pixel_col[0] => LessThan5.IN20
pixel_col[0] => LessThan6.IN20
pixel_col[0] => LessThan7.IN20
pixel_col[0] => LessThan8.IN20
pixel_col[0] => LessThan9.IN20
pixel_col[0] => LessThan10.IN20
pixel_col[0] => LessThan11.IN20
pixel_col[0] => LessThan12.IN20
pixel_col[0] => LessThan13.IN20
pixel_col[0] => LessThan14.IN20
pixel_col[0] => LessThan15.IN20
pixel_col[0] => LessThan16.IN20
pixel_col[0] => LessThan17.IN20
pixel_col[0] => LessThan18.IN20
pixel_col[0] => LessThan19.IN20
pixel_col[0] => LessThan20.IN20
pixel_col[0] => LessThan21.IN20
pixel_col[0] => LessThan22.IN20
pixel_col[0] => LessThan23.IN20
pixel_col[0] => LessThan24.IN20
pixel_col[0] => LessThan27.IN20
pixel_col[0] => LessThan28.IN20
pixel_col[0] => LessThan29.IN20
pixel_col[0] => LessThan30.IN20
pixel_col[0] => LessThan31.IN20
pixel_col[0] => LessThan32.IN20
pixel_col[0] => LessThan33.IN20
pixel_col[0] => LessThan34.IN20
pixel_col[0] => LessThan35.IN20
pixel_col[0] => LessThan36.IN20
pixel_col[0] => LessThan37.IN20
pixel_col[0] => LessThan38.IN20
pixel_col[0] => LessThan39.IN20
pixel_col[0] => LessThan40.IN20
pixel_col[0] => LessThan41.IN20
pixel_col[0] => LessThan42.IN20
pixel_col[0] => LessThan43.IN20
pixel_col[0] => LessThan44.IN20
pixel_col[0] => LessThan45.IN20
pixel_col[0] => LessThan46.IN20
pixel_col[0] => LessThan47.IN20
pixel_col[0] => LessThan48.IN20
pixel_col[0] => LessThan49.IN20
pixel_col[0] => LessThan50.IN20
pixel_col[0] => LessThan51.IN20
pixel_col[0] => LessThan52.IN20
pixel_col[0] => LessThan53.IN20
pixel_col[0] => LessThan54.IN20
pixel_col[0] => LessThan55.IN20
pixel_col[0] => LessThan56.IN20
pixel_col[0] => LessThan57.IN20
pixel_col[0] => LessThan58.IN20
pixel_col[0] => LessThan59.IN20
pixel_col[0] => LessThan60.IN20
pixel_col[0] => LessThan61.IN20
pixel_col[0] => LessThan62.IN20
pixel_col[0] => LessThan63.IN20
pixel_col[0] => LessThan64.IN20
pixel_col[0] => LessThan65.IN20
pixel_col[0] => LessThan66.IN20
pixel_col[0] => LessThan67.IN20
pixel_col[0] => LessThan68.IN20
pixel_col[1] => LessThan5.IN19
pixel_col[1] => LessThan6.IN19
pixel_col[1] => LessThan7.IN19
pixel_col[1] => LessThan8.IN19
pixel_col[1] => LessThan9.IN19
pixel_col[1] => LessThan10.IN19
pixel_col[1] => LessThan11.IN19
pixel_col[1] => LessThan12.IN19
pixel_col[1] => LessThan13.IN19
pixel_col[1] => LessThan14.IN19
pixel_col[1] => LessThan15.IN19
pixel_col[1] => LessThan16.IN19
pixel_col[1] => LessThan17.IN19
pixel_col[1] => LessThan18.IN19
pixel_col[1] => LessThan19.IN19
pixel_col[1] => LessThan20.IN19
pixel_col[1] => LessThan21.IN19
pixel_col[1] => LessThan22.IN19
pixel_col[1] => LessThan23.IN19
pixel_col[1] => LessThan24.IN19
pixel_col[1] => LessThan27.IN19
pixel_col[1] => LessThan28.IN19
pixel_col[1] => LessThan29.IN19
pixel_col[1] => LessThan30.IN19
pixel_col[1] => LessThan31.IN19
pixel_col[1] => LessThan32.IN19
pixel_col[1] => LessThan33.IN19
pixel_col[1] => LessThan34.IN19
pixel_col[1] => LessThan35.IN19
pixel_col[1] => LessThan36.IN19
pixel_col[1] => LessThan37.IN19
pixel_col[1] => LessThan38.IN19
pixel_col[1] => LessThan39.IN19
pixel_col[1] => LessThan40.IN19
pixel_col[1] => LessThan41.IN19
pixel_col[1] => LessThan42.IN19
pixel_col[1] => LessThan43.IN19
pixel_col[1] => LessThan44.IN19
pixel_col[1] => LessThan45.IN19
pixel_col[1] => LessThan46.IN19
pixel_col[1] => LessThan47.IN19
pixel_col[1] => LessThan48.IN19
pixel_col[1] => LessThan49.IN19
pixel_col[1] => LessThan50.IN19
pixel_col[1] => LessThan51.IN19
pixel_col[1] => LessThan52.IN19
pixel_col[1] => LessThan53.IN19
pixel_col[1] => LessThan54.IN19
pixel_col[1] => LessThan55.IN19
pixel_col[1] => LessThan56.IN19
pixel_col[1] => LessThan57.IN19
pixel_col[1] => LessThan58.IN19
pixel_col[1] => LessThan59.IN19
pixel_col[1] => LessThan60.IN19
pixel_col[1] => LessThan61.IN19
pixel_col[1] => LessThan62.IN19
pixel_col[1] => LessThan63.IN19
pixel_col[1] => LessThan64.IN19
pixel_col[1] => LessThan65.IN19
pixel_col[1] => LessThan66.IN19
pixel_col[1] => LessThan67.IN19
pixel_col[1] => LessThan68.IN19
pixel_col[2] => LessThan5.IN18
pixel_col[2] => LessThan6.IN18
pixel_col[2] => LessThan7.IN18
pixel_col[2] => LessThan8.IN18
pixel_col[2] => LessThan9.IN18
pixel_col[2] => LessThan10.IN18
pixel_col[2] => LessThan11.IN18
pixel_col[2] => LessThan12.IN18
pixel_col[2] => LessThan13.IN18
pixel_col[2] => LessThan14.IN18
pixel_col[2] => LessThan15.IN18
pixel_col[2] => LessThan16.IN18
pixel_col[2] => LessThan17.IN18
pixel_col[2] => LessThan18.IN18
pixel_col[2] => LessThan19.IN18
pixel_col[2] => LessThan20.IN18
pixel_col[2] => LessThan21.IN18
pixel_col[2] => LessThan22.IN18
pixel_col[2] => LessThan23.IN18
pixel_col[2] => LessThan24.IN18
pixel_col[2] => LessThan27.IN18
pixel_col[2] => LessThan28.IN18
pixel_col[2] => LessThan29.IN18
pixel_col[2] => LessThan30.IN18
pixel_col[2] => LessThan31.IN18
pixel_col[2] => LessThan32.IN18
pixel_col[2] => LessThan33.IN18
pixel_col[2] => LessThan34.IN18
pixel_col[2] => LessThan35.IN18
pixel_col[2] => LessThan36.IN18
pixel_col[2] => LessThan37.IN18
pixel_col[2] => LessThan38.IN18
pixel_col[2] => LessThan39.IN18
pixel_col[2] => LessThan40.IN18
pixel_col[2] => LessThan41.IN18
pixel_col[2] => LessThan42.IN18
pixel_col[2] => LessThan43.IN18
pixel_col[2] => LessThan44.IN18
pixel_col[2] => LessThan45.IN18
pixel_col[2] => LessThan46.IN18
pixel_col[2] => LessThan47.IN18
pixel_col[2] => LessThan48.IN18
pixel_col[2] => LessThan49.IN18
pixel_col[2] => LessThan50.IN18
pixel_col[2] => LessThan51.IN18
pixel_col[2] => LessThan52.IN18
pixel_col[2] => LessThan53.IN18
pixel_col[2] => LessThan54.IN18
pixel_col[2] => LessThan55.IN18
pixel_col[2] => LessThan56.IN18
pixel_col[2] => LessThan57.IN18
pixel_col[2] => LessThan58.IN18
pixel_col[2] => LessThan59.IN18
pixel_col[2] => LessThan60.IN18
pixel_col[2] => LessThan61.IN18
pixel_col[2] => LessThan62.IN18
pixel_col[2] => LessThan63.IN18
pixel_col[2] => LessThan64.IN18
pixel_col[2] => LessThan65.IN18
pixel_col[2] => LessThan66.IN18
pixel_col[2] => LessThan67.IN18
pixel_col[2] => LessThan68.IN18
pixel_col[3] => LessThan5.IN17
pixel_col[3] => LessThan6.IN17
pixel_col[3] => LessThan7.IN17
pixel_col[3] => LessThan8.IN17
pixel_col[3] => LessThan9.IN17
pixel_col[3] => LessThan10.IN17
pixel_col[3] => LessThan11.IN17
pixel_col[3] => LessThan12.IN17
pixel_col[3] => LessThan13.IN17
pixel_col[3] => LessThan14.IN17
pixel_col[3] => LessThan15.IN17
pixel_col[3] => LessThan16.IN17
pixel_col[3] => LessThan17.IN17
pixel_col[3] => LessThan18.IN17
pixel_col[3] => LessThan19.IN17
pixel_col[3] => LessThan20.IN17
pixel_col[3] => LessThan21.IN17
pixel_col[3] => LessThan22.IN17
pixel_col[3] => LessThan23.IN17
pixel_col[3] => LessThan24.IN17
pixel_col[3] => LessThan27.IN17
pixel_col[3] => LessThan28.IN17
pixel_col[3] => LessThan29.IN17
pixel_col[3] => LessThan30.IN17
pixel_col[3] => LessThan31.IN17
pixel_col[3] => LessThan32.IN17
pixel_col[3] => LessThan33.IN17
pixel_col[3] => LessThan34.IN17
pixel_col[3] => LessThan35.IN17
pixel_col[3] => LessThan36.IN17
pixel_col[3] => LessThan37.IN17
pixel_col[3] => LessThan38.IN17
pixel_col[3] => LessThan39.IN17
pixel_col[3] => LessThan40.IN17
pixel_col[3] => LessThan41.IN17
pixel_col[3] => LessThan42.IN17
pixel_col[3] => LessThan43.IN17
pixel_col[3] => LessThan44.IN17
pixel_col[3] => LessThan45.IN17
pixel_col[3] => LessThan46.IN17
pixel_col[3] => LessThan47.IN17
pixel_col[3] => LessThan48.IN17
pixel_col[3] => LessThan49.IN17
pixel_col[3] => LessThan50.IN17
pixel_col[3] => LessThan51.IN17
pixel_col[3] => LessThan52.IN17
pixel_col[3] => LessThan53.IN17
pixel_col[3] => LessThan54.IN17
pixel_col[3] => LessThan55.IN17
pixel_col[3] => LessThan56.IN17
pixel_col[3] => LessThan57.IN17
pixel_col[3] => LessThan58.IN17
pixel_col[3] => LessThan59.IN17
pixel_col[3] => LessThan60.IN17
pixel_col[3] => LessThan61.IN17
pixel_col[3] => LessThan62.IN17
pixel_col[3] => LessThan63.IN17
pixel_col[3] => LessThan64.IN17
pixel_col[3] => LessThan65.IN17
pixel_col[3] => LessThan66.IN17
pixel_col[3] => LessThan67.IN17
pixel_col[3] => LessThan68.IN17
pixel_col[4] => LessThan5.IN16
pixel_col[4] => LessThan6.IN16
pixel_col[4] => LessThan7.IN16
pixel_col[4] => LessThan8.IN16
pixel_col[4] => LessThan9.IN16
pixel_col[4] => LessThan10.IN16
pixel_col[4] => LessThan11.IN16
pixel_col[4] => LessThan12.IN16
pixel_col[4] => LessThan13.IN16
pixel_col[4] => LessThan14.IN16
pixel_col[4] => LessThan15.IN16
pixel_col[4] => LessThan16.IN16
pixel_col[4] => LessThan17.IN16
pixel_col[4] => LessThan18.IN16
pixel_col[4] => LessThan19.IN16
pixel_col[4] => LessThan20.IN16
pixel_col[4] => LessThan21.IN16
pixel_col[4] => LessThan22.IN16
pixel_col[4] => LessThan23.IN16
pixel_col[4] => LessThan24.IN16
pixel_col[4] => LessThan27.IN16
pixel_col[4] => LessThan28.IN16
pixel_col[4] => LessThan29.IN16
pixel_col[4] => LessThan30.IN16
pixel_col[4] => LessThan31.IN16
pixel_col[4] => LessThan32.IN16
pixel_col[4] => LessThan33.IN16
pixel_col[4] => LessThan34.IN16
pixel_col[4] => LessThan35.IN16
pixel_col[4] => LessThan36.IN16
pixel_col[4] => LessThan37.IN16
pixel_col[4] => LessThan38.IN16
pixel_col[4] => LessThan39.IN16
pixel_col[4] => LessThan40.IN16
pixel_col[4] => LessThan41.IN16
pixel_col[4] => LessThan42.IN16
pixel_col[4] => LessThan43.IN16
pixel_col[4] => LessThan44.IN16
pixel_col[4] => LessThan45.IN16
pixel_col[4] => LessThan46.IN16
pixel_col[4] => LessThan47.IN16
pixel_col[4] => LessThan48.IN16
pixel_col[4] => LessThan49.IN16
pixel_col[4] => LessThan50.IN16
pixel_col[4] => LessThan51.IN16
pixel_col[4] => LessThan52.IN16
pixel_col[4] => LessThan53.IN16
pixel_col[4] => LessThan54.IN16
pixel_col[4] => LessThan55.IN16
pixel_col[4] => LessThan56.IN16
pixel_col[4] => LessThan57.IN16
pixel_col[4] => LessThan58.IN16
pixel_col[4] => LessThan59.IN16
pixel_col[4] => LessThan60.IN16
pixel_col[4] => LessThan61.IN16
pixel_col[4] => LessThan62.IN16
pixel_col[4] => LessThan63.IN16
pixel_col[4] => LessThan64.IN16
pixel_col[4] => LessThan65.IN16
pixel_col[4] => LessThan66.IN16
pixel_col[4] => LessThan67.IN16
pixel_col[4] => LessThan68.IN16
pixel_col[5] => LessThan5.IN15
pixel_col[5] => LessThan6.IN15
pixel_col[5] => LessThan7.IN15
pixel_col[5] => LessThan8.IN15
pixel_col[5] => LessThan9.IN15
pixel_col[5] => LessThan10.IN15
pixel_col[5] => LessThan11.IN15
pixel_col[5] => LessThan12.IN15
pixel_col[5] => LessThan13.IN15
pixel_col[5] => LessThan14.IN15
pixel_col[5] => LessThan15.IN15
pixel_col[5] => LessThan16.IN15
pixel_col[5] => LessThan17.IN15
pixel_col[5] => LessThan18.IN15
pixel_col[5] => LessThan19.IN15
pixel_col[5] => LessThan20.IN15
pixel_col[5] => LessThan21.IN15
pixel_col[5] => LessThan22.IN15
pixel_col[5] => LessThan23.IN15
pixel_col[5] => LessThan24.IN15
pixel_col[5] => LessThan27.IN15
pixel_col[5] => LessThan28.IN15
pixel_col[5] => LessThan29.IN15
pixel_col[5] => LessThan30.IN15
pixel_col[5] => LessThan31.IN15
pixel_col[5] => LessThan32.IN15
pixel_col[5] => LessThan33.IN15
pixel_col[5] => LessThan34.IN15
pixel_col[5] => LessThan35.IN15
pixel_col[5] => LessThan36.IN15
pixel_col[5] => LessThan37.IN15
pixel_col[5] => LessThan38.IN15
pixel_col[5] => LessThan39.IN15
pixel_col[5] => LessThan40.IN15
pixel_col[5] => LessThan41.IN15
pixel_col[5] => LessThan42.IN15
pixel_col[5] => LessThan43.IN15
pixel_col[5] => LessThan44.IN15
pixel_col[5] => LessThan45.IN15
pixel_col[5] => LessThan46.IN15
pixel_col[5] => LessThan47.IN15
pixel_col[5] => LessThan48.IN15
pixel_col[5] => LessThan49.IN15
pixel_col[5] => LessThan50.IN15
pixel_col[5] => LessThan51.IN15
pixel_col[5] => LessThan52.IN15
pixel_col[5] => LessThan53.IN15
pixel_col[5] => LessThan54.IN15
pixel_col[5] => LessThan55.IN15
pixel_col[5] => LessThan56.IN15
pixel_col[5] => LessThan57.IN15
pixel_col[5] => LessThan58.IN15
pixel_col[5] => LessThan59.IN15
pixel_col[5] => LessThan60.IN15
pixel_col[5] => LessThan61.IN15
pixel_col[5] => LessThan62.IN15
pixel_col[5] => LessThan63.IN15
pixel_col[5] => LessThan64.IN15
pixel_col[5] => LessThan65.IN15
pixel_col[5] => LessThan66.IN15
pixel_col[5] => LessThan67.IN15
pixel_col[5] => LessThan68.IN15
pixel_col[6] => LessThan5.IN14
pixel_col[6] => LessThan6.IN14
pixel_col[6] => LessThan7.IN14
pixel_col[6] => LessThan8.IN14
pixel_col[6] => LessThan9.IN14
pixel_col[6] => LessThan10.IN14
pixel_col[6] => LessThan11.IN14
pixel_col[6] => LessThan12.IN14
pixel_col[6] => LessThan13.IN14
pixel_col[6] => LessThan14.IN14
pixel_col[6] => LessThan15.IN14
pixel_col[6] => LessThan16.IN14
pixel_col[6] => LessThan17.IN14
pixel_col[6] => LessThan18.IN14
pixel_col[6] => LessThan19.IN14
pixel_col[6] => LessThan20.IN14
pixel_col[6] => LessThan21.IN14
pixel_col[6] => LessThan22.IN14
pixel_col[6] => LessThan23.IN14
pixel_col[6] => LessThan24.IN14
pixel_col[6] => LessThan27.IN14
pixel_col[6] => LessThan28.IN14
pixel_col[6] => LessThan29.IN14
pixel_col[6] => LessThan30.IN14
pixel_col[6] => LessThan31.IN14
pixel_col[6] => LessThan32.IN14
pixel_col[6] => LessThan33.IN14
pixel_col[6] => LessThan34.IN14
pixel_col[6] => LessThan35.IN14
pixel_col[6] => LessThan36.IN14
pixel_col[6] => LessThan37.IN14
pixel_col[6] => LessThan38.IN14
pixel_col[6] => LessThan39.IN14
pixel_col[6] => LessThan40.IN14
pixel_col[6] => LessThan41.IN14
pixel_col[6] => LessThan42.IN14
pixel_col[6] => LessThan43.IN14
pixel_col[6] => LessThan44.IN14
pixel_col[6] => LessThan45.IN14
pixel_col[6] => LessThan46.IN14
pixel_col[6] => LessThan47.IN14
pixel_col[6] => LessThan48.IN14
pixel_col[6] => LessThan49.IN14
pixel_col[6] => LessThan50.IN14
pixel_col[6] => LessThan51.IN14
pixel_col[6] => LessThan52.IN14
pixel_col[6] => LessThan53.IN14
pixel_col[6] => LessThan54.IN14
pixel_col[6] => LessThan55.IN14
pixel_col[6] => LessThan56.IN14
pixel_col[6] => LessThan57.IN14
pixel_col[6] => LessThan58.IN14
pixel_col[6] => LessThan59.IN14
pixel_col[6] => LessThan60.IN14
pixel_col[6] => LessThan61.IN14
pixel_col[6] => LessThan62.IN14
pixel_col[6] => LessThan63.IN14
pixel_col[6] => LessThan64.IN14
pixel_col[6] => LessThan65.IN14
pixel_col[6] => LessThan66.IN14
pixel_col[6] => LessThan67.IN14
pixel_col[6] => LessThan68.IN14
pixel_col[7] => LessThan5.IN13
pixel_col[7] => LessThan6.IN13
pixel_col[7] => LessThan7.IN13
pixel_col[7] => LessThan8.IN13
pixel_col[7] => LessThan9.IN13
pixel_col[7] => LessThan10.IN13
pixel_col[7] => LessThan11.IN13
pixel_col[7] => LessThan12.IN13
pixel_col[7] => LessThan13.IN13
pixel_col[7] => LessThan14.IN13
pixel_col[7] => LessThan15.IN13
pixel_col[7] => LessThan16.IN13
pixel_col[7] => LessThan17.IN13
pixel_col[7] => LessThan18.IN13
pixel_col[7] => LessThan19.IN13
pixel_col[7] => LessThan20.IN13
pixel_col[7] => LessThan21.IN13
pixel_col[7] => LessThan22.IN13
pixel_col[7] => LessThan23.IN13
pixel_col[7] => LessThan24.IN13
pixel_col[7] => LessThan27.IN13
pixel_col[7] => LessThan28.IN13
pixel_col[7] => LessThan29.IN13
pixel_col[7] => LessThan30.IN13
pixel_col[7] => LessThan31.IN13
pixel_col[7] => LessThan32.IN13
pixel_col[7] => LessThan33.IN13
pixel_col[7] => LessThan34.IN13
pixel_col[7] => LessThan35.IN13
pixel_col[7] => LessThan36.IN13
pixel_col[7] => LessThan37.IN13
pixel_col[7] => LessThan38.IN13
pixel_col[7] => LessThan39.IN13
pixel_col[7] => LessThan40.IN13
pixel_col[7] => LessThan41.IN13
pixel_col[7] => LessThan42.IN13
pixel_col[7] => LessThan43.IN13
pixel_col[7] => LessThan44.IN13
pixel_col[7] => LessThan45.IN13
pixel_col[7] => LessThan46.IN13
pixel_col[7] => LessThan47.IN13
pixel_col[7] => LessThan48.IN13
pixel_col[7] => LessThan49.IN13
pixel_col[7] => LessThan50.IN13
pixel_col[7] => LessThan51.IN13
pixel_col[7] => LessThan52.IN13
pixel_col[7] => LessThan53.IN13
pixel_col[7] => LessThan54.IN13
pixel_col[7] => LessThan55.IN13
pixel_col[7] => LessThan56.IN13
pixel_col[7] => LessThan57.IN13
pixel_col[7] => LessThan58.IN13
pixel_col[7] => LessThan59.IN13
pixel_col[7] => LessThan60.IN13
pixel_col[7] => LessThan61.IN13
pixel_col[7] => LessThan62.IN13
pixel_col[7] => LessThan63.IN13
pixel_col[7] => LessThan64.IN13
pixel_col[7] => LessThan65.IN13
pixel_col[7] => LessThan66.IN13
pixel_col[7] => LessThan67.IN13
pixel_col[7] => LessThan68.IN13
pixel_col[8] => LessThan5.IN12
pixel_col[8] => LessThan6.IN12
pixel_col[8] => LessThan7.IN12
pixel_col[8] => LessThan8.IN12
pixel_col[8] => LessThan9.IN12
pixel_col[8] => LessThan10.IN12
pixel_col[8] => LessThan11.IN12
pixel_col[8] => LessThan12.IN12
pixel_col[8] => LessThan13.IN12
pixel_col[8] => LessThan14.IN12
pixel_col[8] => LessThan15.IN12
pixel_col[8] => LessThan16.IN12
pixel_col[8] => LessThan17.IN12
pixel_col[8] => LessThan18.IN12
pixel_col[8] => LessThan19.IN12
pixel_col[8] => LessThan20.IN12
pixel_col[8] => LessThan21.IN12
pixel_col[8] => LessThan22.IN12
pixel_col[8] => LessThan23.IN12
pixel_col[8] => LessThan24.IN12
pixel_col[8] => LessThan27.IN12
pixel_col[8] => LessThan28.IN12
pixel_col[8] => LessThan29.IN12
pixel_col[8] => LessThan30.IN12
pixel_col[8] => LessThan31.IN12
pixel_col[8] => LessThan32.IN12
pixel_col[8] => LessThan33.IN12
pixel_col[8] => LessThan34.IN12
pixel_col[8] => LessThan35.IN12
pixel_col[8] => LessThan36.IN12
pixel_col[8] => LessThan37.IN12
pixel_col[8] => LessThan38.IN12
pixel_col[8] => LessThan39.IN12
pixel_col[8] => LessThan40.IN12
pixel_col[8] => LessThan41.IN12
pixel_col[8] => LessThan42.IN12
pixel_col[8] => LessThan43.IN12
pixel_col[8] => LessThan44.IN12
pixel_col[8] => LessThan45.IN12
pixel_col[8] => LessThan46.IN12
pixel_col[8] => LessThan47.IN12
pixel_col[8] => LessThan48.IN12
pixel_col[8] => LessThan49.IN12
pixel_col[8] => LessThan50.IN12
pixel_col[8] => LessThan51.IN12
pixel_col[8] => LessThan52.IN12
pixel_col[8] => LessThan53.IN12
pixel_col[8] => LessThan54.IN12
pixel_col[8] => LessThan55.IN12
pixel_col[8] => LessThan56.IN12
pixel_col[8] => LessThan57.IN12
pixel_col[8] => LessThan58.IN12
pixel_col[8] => LessThan59.IN12
pixel_col[8] => LessThan60.IN12
pixel_col[8] => LessThan61.IN12
pixel_col[8] => LessThan62.IN12
pixel_col[8] => LessThan63.IN12
pixel_col[8] => LessThan64.IN12
pixel_col[8] => LessThan65.IN12
pixel_col[8] => LessThan66.IN12
pixel_col[8] => LessThan67.IN12
pixel_col[8] => LessThan68.IN12
pixel_col[9] => LessThan5.IN11
pixel_col[9] => LessThan6.IN11
pixel_col[9] => LessThan7.IN11
pixel_col[9] => LessThan8.IN11
pixel_col[9] => LessThan9.IN11
pixel_col[9] => LessThan10.IN11
pixel_col[9] => LessThan11.IN11
pixel_col[9] => LessThan12.IN11
pixel_col[9] => LessThan13.IN11
pixel_col[9] => LessThan14.IN11
pixel_col[9] => LessThan15.IN11
pixel_col[9] => LessThan16.IN11
pixel_col[9] => LessThan17.IN11
pixel_col[9] => LessThan18.IN11
pixel_col[9] => LessThan19.IN11
pixel_col[9] => LessThan20.IN11
pixel_col[9] => LessThan21.IN11
pixel_col[9] => LessThan22.IN11
pixel_col[9] => LessThan23.IN11
pixel_col[9] => LessThan24.IN11
pixel_col[9] => LessThan27.IN11
pixel_col[9] => LessThan28.IN11
pixel_col[9] => LessThan29.IN11
pixel_col[9] => LessThan30.IN11
pixel_col[9] => LessThan31.IN11
pixel_col[9] => LessThan32.IN11
pixel_col[9] => LessThan33.IN11
pixel_col[9] => LessThan34.IN11
pixel_col[9] => LessThan35.IN11
pixel_col[9] => LessThan36.IN11
pixel_col[9] => LessThan37.IN11
pixel_col[9] => LessThan38.IN11
pixel_col[9] => LessThan39.IN11
pixel_col[9] => LessThan40.IN11
pixel_col[9] => LessThan41.IN11
pixel_col[9] => LessThan42.IN11
pixel_col[9] => LessThan43.IN11
pixel_col[9] => LessThan44.IN11
pixel_col[9] => LessThan45.IN11
pixel_col[9] => LessThan46.IN11
pixel_col[9] => LessThan47.IN11
pixel_col[9] => LessThan48.IN11
pixel_col[9] => LessThan49.IN11
pixel_col[9] => LessThan50.IN11
pixel_col[9] => LessThan51.IN11
pixel_col[9] => LessThan52.IN11
pixel_col[9] => LessThan53.IN11
pixel_col[9] => LessThan54.IN11
pixel_col[9] => LessThan55.IN11
pixel_col[9] => LessThan56.IN11
pixel_col[9] => LessThan57.IN11
pixel_col[9] => LessThan58.IN11
pixel_col[9] => LessThan59.IN11
pixel_col[9] => LessThan60.IN11
pixel_col[9] => LessThan61.IN11
pixel_col[9] => LessThan62.IN11
pixel_col[9] => LessThan63.IN11
pixel_col[9] => LessThan64.IN11
pixel_col[9] => LessThan65.IN11
pixel_col[9] => LessThan66.IN11
pixel_col[9] => LessThan67.IN11
pixel_col[9] => LessThan68.IN11
character_address[0] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[1] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[2] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[3] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[4] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[5] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
dead <= dead.DB_MAX_OUTPUT_PORT_TYPE
level_out[0] <= level_signal_out[0].DB_MAX_OUTPUT_PORT_TYPE
level_out[1] <= level_signal_out[1].DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|energy_proc:inst19
pickedup => count1.CLK
pickedup => energy_inc_s.CLK
flap => count2.CLK
flap => energy_dec_s.CLK
energy_inc <= energy_inc_s.DB_MAX_OUTPUT_PORT_TYPE
energy_dec <= energy_dec_s.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|counter:inst17
clk => counted.CLK
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
clk => Q[16].CLK
clk => Q[17].CLK
clk => Q[18].CLK
clk => Q[19].CLK
clk => Q[20].CLK
clk => Q[21].CLK
clk => Q[22].CLK
clk => Q[23].CLK
enable => Q[23].ENA
enable => Q[22].ENA
enable => Q[21].ENA
enable => Q[20].ENA
enable => Q[19].ENA
enable => Q[18].ENA
enable => Q[17].ENA
enable => Q[16].ENA
enable => Q[15].ENA
enable => Q[14].ENA
enable => Q[13].ENA
enable => Q[12].ENA
enable => Q[11].ENA
enable => Q[10].ENA
enable => Q[9].ENA
enable => Q[8].ENA
enable => Q[7].ENA
enable => Q[6].ENA
enable => Q[5].ENA
enable => Q[4].ENA
enable => Q[3].ENA
enable => Q[2].ENA
enable => Q[1].ENA
enable => Q[0].ENA
enable => counted.ENA
reset => counted.ACLR
reset => Q[0].ACLR
reset => Q[1].ACLR
reset => Q[2].ACLR
reset => Q[3].ACLR
reset => Q[4].ACLR
reset => Q[5].ACLR
reset => Q[6].ACLR
reset => Q[7].ACLR
reset => Q[8].ACLR
reset => Q[9].ACLR
reset => Q[10].ACLR
reset => Q[11].ACLR
reset => Q[12].ACLR
reset => Q[13].ACLR
reset => Q[14].ACLR
reset => Q[15].ACLR
reset => Q[16].ACLR
reset => Q[17].ACLR
reset => Q[18].ACLR
reset => Q[19].ACLR
reset => Q[20].ACLR
reset => Q[21].ACLR
reset => Q[22].ACLR
reset => Q[23].ACLR
counted_out <= counted.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|pipe2:inst16
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
paused => Move_pipe.IN0
startscreen => Move_pipe.IN1
stop => Move_pipe.IN1
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
Red[0] <= <GND>
Red[1] <= <GND>
Red[2] <= <GND>
Red[3] <= <GND>
Green[0] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= <GND>
Blue[3] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Vert_sync => new_pipe_s.CLK
Vert_sync => pipe_X_pos[0].CLK
Vert_sync => pipe_X_pos[1].CLK
Vert_sync => pipe_X_pos[2].CLK
Vert_sync => pipe_X_pos[3].CLK
Vert_sync => pipe_X_pos[4].CLK
Vert_sync => pipe_X_pos[5].CLK
Vert_sync => pipe_X_pos[6].CLK
Vert_sync => pipe_X_pos[7].CLK
Vert_sync => pipe_X_pos[8].CLK
Vert_sync => pipe_X_pos[9].CLK
Vert_sync => pipe_X_motion[0].CLK
Vert_sync => pipe_X_motion[1].CLK
Vert_sync => pipe_X_motion[2].CLK
Vert_sync => pipe_X_motion[3].CLK
Vert_sync => pipe_X_motion[4].CLK
Vert_sync => pipe_X_motion[5].CLK
Vert_sync => pipe_X_motion[6].CLK
Vert_sync => pipe_X_motion[7].CLK
Vert_sync => pipe_X_motion[8].CLK
Vert_sync => pipe_X_motion[9].CLK
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan3.IN22
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan3.IN21
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan3.IN20
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan3.IN19
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan3.IN18
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan3.IN17
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan3.IN16
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan3.IN15
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan3.IN14
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan3.IN13
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN22
pixel_row[0] => LessThan4.IN22
pixel_row[0] => LessThan5.IN20
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN21
pixel_row[1] => LessThan4.IN21
pixel_row[1] => LessThan5.IN19
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN20
pixel_row[2] => LessThan4.IN20
pixel_row[2] => LessThan5.IN18
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN19
pixel_row[3] => LessThan4.IN19
pixel_row[3] => LessThan5.IN17
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN18
pixel_row[4] => LessThan4.IN18
pixel_row[4] => LessThan5.IN16
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN17
pixel_row[5] => LessThan4.IN17
pixel_row[5] => LessThan5.IN15
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN16
pixel_row[6] => LessThan4.IN16
pixel_row[6] => LessThan5.IN14
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN15
pixel_row[7] => LessThan4.IN15
pixel_row[7] => LessThan5.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN14
pixel_row[8] => LessThan4.IN14
pixel_row[8] => LessThan5.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN13
pixel_row[9] => LessThan4.IN13
pixel_row[9] => LessThan5.IN11
random[0] => Add2.IN8
random[1] => Add2.IN11
random[2] => Add2.IN7
random[3] => Add2.IN6
random[4] => Add2.IN10
random[5] => Add2.IN9
random[6] => Add2.IN5
random[7] => Add2.IN4
random[8] => Add2.IN3
random[8] => Add2.IN2
random[8] => Add2.IN1
X_Pos[0] <= pipe_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[1] <= pipe_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[2] <= pipe_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[3] <= pipe_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[4] <= pipe_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[5] <= pipe_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[6] <= pipe_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[7] <= pipe_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[8] <= pipe_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[9] <= pipe_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[0] <= <GND>
Y_Pos[1] <= <VCC>
Y_Pos[2] <= <GND>
Y_Pos[3] <= <GND>
Y_Pos[4] <= <VCC>
Y_Pos[5] <= <VCC>
Y_Pos[6] <= <GND>
Y_Pos[7] <= <GND>
Y_Pos[8] <= <GND>
Y_Pos[9] <= <GND>
SizeX_out[0] <= <GND>
SizeX_out[1] <= <GND>
SizeX_out[2] <= <GND>
SizeX_out[3] <= <GND>
SizeX_out[4] <= <GND>
SizeX_out[5] <= <VCC>
SizeX_out[6] <= <GND>
SizeX_out[7] <= <GND>
SizeX_out[8] <= <GND>
SizeX_out[9] <= <GND>
SizeY_out[0] <= <GND>
SizeY_out[1] <= <VCC>
SizeY_out[2] <= <VCC>
SizeY_out[3] <= <GND>
SizeY_out[4] <= <VCC>
SizeY_out[5] <= <GND>
SizeY_out[6] <= <GND>
SizeY_out[7] <= <VCC>
SizeY_out[8] <= <GND>
SizeY_out[9] <= <GND>
Gap_Size[0] <= <GND>
Gap_Size[1] <= <GND>
Gap_Size[2] <= <GND>
Gap_Size[3] <= <VCC>
Gap_Size[4] <= <VCC>
Gap_Size[5] <= <VCC>
Gap_Size[6] <= <VCC>
Gap_Size[7] <= <GND>
Gap_Size[8] <= <GND>
Gap_Size[9] <= <GND>
new_pipe <= new_pipe_s.DB_MAX_OUTPUT_PORT_TYPE
pipe_en => ~NO_FANOUT~
level[0] => Equal0.IN3
level[0] => Equal1.IN3
level[0] => Equal2.IN3
level[1] => Equal0.IN2
level[1] => Equal1.IN2
level[1] => Equal2.IN2


|AngryBird|rnd_hold:inst25
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
Q_in[0] => Q[0].DATAIN
Q_in[1] => Q[1].DATAIN
Q_in[2] => Q[2].DATAIN
Q_in[3] => Q[3].DATAIN
Q_in[4] => Q[4].DATAIN
Q_in[5] => Q[5].DATAIN
Q_in[6] => Q[6].DATAIN
Q_in[7] => Q[7].DATAIN
new_num => Q[0].ENA
new_num => Q[1].ENA
new_num => Q[2].ENA
new_num => Q[3].ENA
new_num => Q[4].ENA
new_num => Q[5].ENA
new_num => Q[6].ENA
new_num => Q[7].ENA
Q_out[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= <GND>


|AngryBird|LFSR:inst1
Q_out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst16.IN0
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
clk => inst6.CLK
clk => inst5.CLK
clk => inst4.CLK
clk => inst7.CLK


|AngryBird|pipe:inst100
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
mode => pipe_X_motion.OUTPUTSELECT
paused => Move_pipe.IN0
startscreen => Move_pipe.IN1
stop => Move_pipe.IN1
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
reset => pipe_X_pos.OUTPUTSELECT
Red[0] <= <GND>
Red[1] <= <GND>
Red[2] <= <GND>
Red[3] <= <GND>
Green[0] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= <GND>
Blue[1] <= <GND>
Blue[2] <= <GND>
Blue[3] <= <GND>
Vert_sync => new_pipe_s.CLK
Vert_sync => pipe_X_pos[0].CLK
Vert_sync => pipe_X_pos[1].CLK
Vert_sync => pipe_X_pos[2].CLK
Vert_sync => pipe_X_pos[3].CLK
Vert_sync => pipe_X_pos[4].CLK
Vert_sync => pipe_X_pos[5].CLK
Vert_sync => pipe_X_pos[6].CLK
Vert_sync => pipe_X_pos[7].CLK
Vert_sync => pipe_X_pos[8].CLK
Vert_sync => pipe_X_pos[9].CLK
Vert_sync => pipe_X_motion[0].CLK
Vert_sync => pipe_X_motion[1].CLK
Vert_sync => pipe_X_motion[2].CLK
Vert_sync => pipe_X_motion[3].CLK
Vert_sync => pipe_X_motion[4].CLK
Vert_sync => pipe_X_motion[5].CLK
Vert_sync => pipe_X_motion[6].CLK
Vert_sync => pipe_X_motion[7].CLK
Vert_sync => pipe_X_motion[8].CLK
Vert_sync => pipe_X_motion[9].CLK
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan3.IN22
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan3.IN21
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan3.IN20
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan3.IN19
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan3.IN18
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan3.IN17
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan3.IN16
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan3.IN15
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan3.IN14
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan3.IN13
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN22
pixel_row[0] => LessThan4.IN22
pixel_row[0] => LessThan5.IN20
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN21
pixel_row[1] => LessThan4.IN21
pixel_row[1] => LessThan5.IN19
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN20
pixel_row[2] => LessThan4.IN20
pixel_row[2] => LessThan5.IN18
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN19
pixel_row[3] => LessThan4.IN19
pixel_row[3] => LessThan5.IN17
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN18
pixel_row[4] => LessThan4.IN18
pixel_row[4] => LessThan5.IN16
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN17
pixel_row[5] => LessThan4.IN17
pixel_row[5] => LessThan5.IN15
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN16
pixel_row[6] => LessThan4.IN16
pixel_row[6] => LessThan5.IN14
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN15
pixel_row[7] => LessThan4.IN15
pixel_row[7] => LessThan5.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN14
pixel_row[8] => LessThan4.IN14
pixel_row[8] => LessThan5.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN13
pixel_row[9] => LessThan4.IN13
pixel_row[9] => LessThan5.IN11
random[0] => Add2.IN8
random[1] => Add2.IN7
random[2] => Add2.IN11
random[3] => Add2.IN6
random[4] => Add2.IN5
random[5] => Add2.IN10
random[6] => Add2.IN9
random[7] => Add2.IN4
random[8] => Add2.IN3
random[8] => Add2.IN2
random[8] => Add2.IN1
X_Pos[0] <= pipe_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[1] <= pipe_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[2] <= pipe_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[3] <= pipe_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[4] <= pipe_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[5] <= pipe_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[6] <= pipe_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[7] <= pipe_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[8] <= pipe_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[9] <= pipe_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[0] <= <GND>
Y_Pos[1] <= <GND>
Y_Pos[2] <= <VCC>
Y_Pos[3] <= <GND>
Y_Pos[4] <= <GND>
Y_Pos[5] <= <VCC>
Y_Pos[6] <= <VCC>
Y_Pos[7] <= <GND>
Y_Pos[8] <= <GND>
Y_Pos[9] <= <GND>
SizeX_out[0] <= <GND>
SizeX_out[1] <= <GND>
SizeX_out[2] <= <GND>
SizeX_out[3] <= <GND>
SizeX_out[4] <= <GND>
SizeX_out[5] <= <VCC>
SizeX_out[6] <= <GND>
SizeX_out[7] <= <GND>
SizeX_out[8] <= <GND>
SizeX_out[9] <= <GND>
SizeY_out[0] <= <GND>
SizeY_out[1] <= <VCC>
SizeY_out[2] <= <VCC>
SizeY_out[3] <= <GND>
SizeY_out[4] <= <VCC>
SizeY_out[5] <= <GND>
SizeY_out[6] <= <GND>
SizeY_out[7] <= <VCC>
SizeY_out[8] <= <GND>
SizeY_out[9] <= <GND>
Gap_Size[0] <= <GND>
Gap_Size[1] <= <GND>
Gap_Size[2] <= <GND>
Gap_Size[3] <= <VCC>
Gap_Size[4] <= <VCC>
Gap_Size[5] <= <VCC>
Gap_Size[6] <= <VCC>
Gap_Size[7] <= <GND>
Gap_Size[8] <= <GND>
Gap_Size[9] <= <GND>
new_pipe <= new_pipe_s.DB_MAX_OUTPUT_PORT_TYPE
pipe_en => ~NO_FANOUT~
level[0] => Equal0.IN3
level[0] => Equal1.IN3
level[0] => Equal2.IN3
level[1] => Equal0.IN2
level[1] => Equal1.IN2
level[1] => Equal2.IN2


|AngryBird|rnd_hold:inst13
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
Q_in[0] => Q[0].DATAIN
Q_in[1] => Q[1].DATAIN
Q_in[2] => Q[2].DATAIN
Q_in[3] => Q[3].DATAIN
Q_in[4] => Q[4].DATAIN
Q_in[5] => Q[5].DATAIN
Q_in[6] => Q[6].DATAIN
Q_in[7] => Q[7].DATAIN
new_num => Q[0].ENA
new_num => Q[1].ENA
new_num => Q[2].ENA
new_num => Q[3].ENA
new_num => Q[4].ENA
new_num => Q[5].ENA
new_num => Q[6].ENA
new_num => Q[7].ENA
Q_out[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q_out[8] <= <GND>


|AngryBird|LFSR:inst12
Q_out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q_out[4] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q_out[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q_out[6] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q_out[7] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst16.IN0
clk => inst.CLK
clk => inst1.CLK
clk => inst2.CLK
clk => inst3.CLK
clk => inst6.CLK
clk => inst5.CLK
clk => inst4.CLK
clk => inst7.CLK


|AngryBird|pickup:inst18
mode => pickup_X_motion.OUTPUTSELECT
mode => pickup_X_motion.OUTPUTSELECT
mode => pickup_X_motion.OUTPUTSELECT
mode => pickup_X_motion.OUTPUTSELECT
mode => pickup_X_motion.OUTPUTSELECT
mode => pickup_X_motion.OUTPUTSELECT
mode => pickup_X_motion.OUTPUTSELECT
mode => pickup_X_motion.OUTPUTSELECT
mode => pickup_X_motion.OUTPUTSELECT
mode => pickup_X_motion.OUTPUTSELECT
mode => disp_pickups.DATAIN
paused => Move_pickup.IN0
startscreen => Move_pickup.IN1
stop => Move_pickup.IN1
reset => pickup_X_pos.OUTPUTSELECT
reset => pickup_X_pos.OUTPUTSELECT
reset => pickup_X_pos.OUTPUTSELECT
reset => pickup_X_pos.OUTPUTSELECT
reset => pickup_X_pos.OUTPUTSELECT
reset => pickup_X_pos.OUTPUTSELECT
reset => pickup_X_pos.OUTPUTSELECT
reset => pickup_X_pos.OUTPUTSELECT
reset => pickup_X_pos.OUTPUTSELECT
reset => pickup_X_pos.OUTPUTSELECT
Red[0] <= pickup_on.DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= pickup_on.DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= pickup_on.DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= pickup_on.DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= <GND>
Green[1] <= <GND>
Green[2] <= <GND>
Green[3] <= <GND>
Blue[0] <= pickup_on.DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= pickup_on.DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= pickup_on.DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= pickup_on.DB_MAX_OUTPUT_PORT_TYPE
Vert_sync => new_pickup_s.CLK
Vert_sync => pickup_X_pos[0].CLK
Vert_sync => pickup_X_pos[1].CLK
Vert_sync => pickup_X_pos[2].CLK
Vert_sync => pickup_X_pos[3].CLK
Vert_sync => pickup_X_pos[4].CLK
Vert_sync => pickup_X_pos[5].CLK
Vert_sync => pickup_X_pos[6].CLK
Vert_sync => pickup_X_pos[7].CLK
Vert_sync => pickup_X_pos[8].CLK
Vert_sync => pickup_X_pos[9].CLK
Vert_sync => disp_pickups.CLK
Vert_sync => pickup_X_motion[0].CLK
Vert_sync => pickup_X_motion[1].CLK
Vert_sync => pickup_X_motion[2].CLK
Vert_sync => pickup_X_motion[3].CLK
Vert_sync => pickup_X_motion[4].CLK
Vert_sync => pickup_X_motion[5].CLK
Vert_sync => pickup_X_motion[6].CLK
Vert_sync => pickup_X_motion[7].CLK
Vert_sync => pickup_X_motion[8].CLK
Vert_sync => pickup_X_motion[9].CLK
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan1.IN22
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan1.IN21
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan1.IN20
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan1.IN19
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan1.IN18
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan1.IN17
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan1.IN16
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan1.IN15
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan1.IN14
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan1.IN13
pixel_row[0] => Add2.IN22
pixel_row[0] => LessThan3.IN22
pixel_row[1] => Add2.IN21
pixel_row[1] => LessThan3.IN21
pixel_row[2] => Add2.IN20
pixel_row[2] => LessThan3.IN20
pixel_row[3] => Add2.IN19
pixel_row[3] => LessThan3.IN19
pixel_row[4] => Add2.IN18
pixel_row[4] => LessThan3.IN18
pixel_row[5] => Add2.IN17
pixel_row[5] => LessThan3.IN17
pixel_row[6] => Add2.IN16
pixel_row[6] => LessThan3.IN16
pixel_row[7] => Add2.IN15
pixel_row[7] => LessThan3.IN15
pixel_row[8] => Add2.IN14
pixel_row[8] => LessThan3.IN14
pixel_row[9] => Add2.IN13
pixel_row[9] => LessThan3.IN13
random[0] => ~NO_FANOUT~
random[1] => ~NO_FANOUT~
random[2] => ~NO_FANOUT~
random[3] => ~NO_FANOUT~
random[4] => ~NO_FANOUT~
random[5] => ~NO_FANOUT~
random[6] => ~NO_FANOUT~
random[7] => ~NO_FANOUT~
X_Pos[0] <= pickup_X_pos[0].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[1] <= pickup_X_pos[1].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[2] <= pickup_X_pos[2].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[3] <= pickup_X_pos[3].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[4] <= pickup_X_pos[4].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[5] <= pickup_X_pos[5].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[6] <= pickup_X_pos[6].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[7] <= pickup_X_pos[7].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[8] <= pickup_X_pos[8].DB_MAX_OUTPUT_PORT_TYPE
X_Pos[9] <= pickup_X_pos[9].DB_MAX_OUTPUT_PORT_TYPE
Y_Pos[0] <= <GND>
Y_Pos[1] <= <GND>
Y_Pos[2] <= <GND>
Y_Pos[3] <= <VCC>
Y_Pos[4] <= <GND>
Y_Pos[5] <= <GND>
Y_Pos[6] <= <VCC>
Y_Pos[7] <= <VCC>
Y_Pos[8] <= <GND>
Y_Pos[9] <= <GND>
Size_out[0] <= <GND>
Size_out[1] <= <VCC>
Size_out[2] <= <VCC>
Size_out[3] <= <GND>
Size_out[4] <= <GND>
Size_out[5] <= <GND>
Size_out[6] <= <GND>
Size_out[7] <= <GND>
Size_out[8] <= <GND>
Size_out[9] <= <GND>
new_pickup <= new_pickup_s.DB_MAX_OUTPUT_PORT_TYPE
pickup_en => ~NO_FANOUT~
pickedup => Move_pickup.IN1
level[0] => Equal0.IN3
level[0] => Equal1.IN3
level[0] => Equal2.IN3
level[1] => Equal0.IN2
level[1] => Equal1.IN2
level[1] => Equal2.IN2


|AngryBird|char_rom:inst8
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[0] => Mux1.IN2
font_col[0] => Mux2.IN2
font_col[0] => Mux3.IN2
font_col[1] => Mux0.IN1
font_col[1] => Mux1.IN1
font_col[1] => Mux2.IN1
font_col[1] => Mux3.IN1
font_col[2] => Mux0.IN0
font_col[2] => Mux1.IN0
font_col[2] => Mux2.IN0
font_col[2] => Mux3.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|char_rom:inst8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AngryBird|char_rom:inst8|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|AngryBird|flappy_image:inst33
font_row[0] => ~NO_FANOUT~
font_row[1] => ~NO_FANOUT~
font_row[2] => Add0.IN16
font_row[2] => Add1.IN17
font_row[3] => Add0.IN15
font_row[3] => Add1.IN16
font_row[4] => Add0.IN13
font_row[4] => Add0.IN14
font_row[5] => Add0.IN11
font_row[5] => Add0.IN12
font_row[6] => Add0.IN9
font_row[6] => Add0.IN10
font_row[7] => Add0.IN7
font_row[7] => Add0.IN8
font_row[8] => Add0.IN5
font_row[8] => Add0.IN6
font_row[9] => Add0.IN3
font_row[9] => Add0.IN4
font_col[0] => ~NO_FANOUT~
font_col[1] => ~NO_FANOUT~
font_col[2] => imagerom:image_component.address[0]
font_col[3] => imagerom:image_component.address[1]
font_col[4] => imagerom:image_component.address[2]
font_col[5] => imagerom:image_component.address[3]
font_col[6] => imagerom:image_component.address[4]
font_col[7] => Add1.IN20
font_col[8] => Add1.IN19
font_col[9] => Add1.IN18
clock => imagerom:image_component.clock
rom_output[0] <= imagerom:image_component.q[0]
rom_output[1] <= imagerom:image_component.q[1]
rom_output[2] <= imagerom:image_component.q[2]
rom_output[3] <= imagerom:image_component.q[3]
rom_output[4] <= imagerom:image_component.q[4]
rom_output[5] <= imagerom:image_component.q[5]
rom_output[6] <= imagerom:image_component.q[6]
rom_output[7] <= imagerom:image_component.q[7]
rom_output[8] <= imagerom:image_component.q[8]
rom_output[9] <= imagerom:image_component.q[9]
rom_output[10] <= imagerom:image_component.q[10]
rom_output[11] <= imagerom:image_component.q[11]


|AngryBird|flappy_image:inst33|imagerom:image_component
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|AngryBird|flappy_image:inst33|imagerom:image_component|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5qb1:auto_generated.address_a[0]
address_a[1] => altsyncram_5qb1:auto_generated.address_a[1]
address_a[2] => altsyncram_5qb1:auto_generated.address_a[2]
address_a[3] => altsyncram_5qb1:auto_generated.address_a[3]
address_a[4] => altsyncram_5qb1:auto_generated.address_a[4]
address_a[5] => altsyncram_5qb1:auto_generated.address_a[5]
address_a[6] => altsyncram_5qb1:auto_generated.address_a[6]
address_a[7] => altsyncram_5qb1:auto_generated.address_a[7]
address_a[8] => altsyncram_5qb1:auto_generated.address_a[8]
address_a[9] => altsyncram_5qb1:auto_generated.address_a[9]
address_a[10] => altsyncram_5qb1:auto_generated.address_a[10]
address_a[11] => altsyncram_5qb1:auto_generated.address_a[11]
address_a[12] => altsyncram_5qb1:auto_generated.address_a[12]
address_a[13] => altsyncram_5qb1:auto_generated.address_a[13]
address_a[14] => altsyncram_5qb1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5qb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5qb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5qb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5qb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5qb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5qb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5qb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5qb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5qb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5qb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_5qb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_5qb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_5qb1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AngryBird|flappy_image:inst33|imagerom:image_component|altsyncram:altsyncram_component|altsyncram_5qb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_67a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_67a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_8nb:mux2.result[0]
q_a[1] <= mux_8nb:mux2.result[1]
q_a[2] <= mux_8nb:mux2.result[2]
q_a[3] <= mux_8nb:mux2.result[3]
q_a[4] <= mux_8nb:mux2.result[4]
q_a[5] <= mux_8nb:mux2.result[5]
q_a[6] <= mux_8nb:mux2.result[6]
q_a[7] <= mux_8nb:mux2.result[7]
q_a[8] <= mux_8nb:mux2.result[8]
q_a[9] <= mux_8nb:mux2.result[9]
q_a[10] <= mux_8nb:mux2.result[10]
q_a[11] <= mux_8nb:mux2.result[11]


|AngryBird|flappy_image:inst33|imagerom:image_component|altsyncram:altsyncram_component|altsyncram_5qb1:auto_generated|decode_67a:rden_decode
data[0] => w_anode206w[1].IN0
data[0] => w_anode220w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode238w[1].IN1
data[1] => w_anode206w[2].IN0
data[1] => w_anode220w[2].IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode238w[2].IN1
eq[0] <= w_anode206w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode220w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode229w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode238w[2].DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|flappy_image:inst33|imagerom:image_component|altsyncram:altsyncram_component|altsyncram_5qb1:auto_generated|mux_8nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|AngryBird|char_rom:inst28
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[0] => Mux1.IN2
font_col[0] => Mux2.IN2
font_col[0] => Mux3.IN2
font_col[1] => Mux0.IN1
font_col[1] => Mux1.IN1
font_col[1] => Mux2.IN1
font_col[1] => Mux3.IN1
font_col[2] => Mux0.IN0
font_col[2] => Mux1.IN0
font_col[2] => Mux2.IN0
font_col[2] => Mux3.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|char_rom:inst28|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AngryBird|char_rom:inst28|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|AngryBird|title_proc:inst30
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
menu => character_address.OUTPUTSELECT
menu => character_address.OUTPUTSELECT
menu => character_address.OUTPUTSELECT
menu => character_address.OUTPUTSELECT
menu => character_address.OUTPUTSELECT
menu => character_address.OUTPUTSELECT
gameover => character_address.OUTPUTSELECT
gameover => character_address.OUTPUTSELECT
gameover => character_address.OUTPUTSELECT
gameover => character_address.OUTPUTSELECT
gameover => character_address.OUTPUTSELECT
gameover => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
start => character_address.OUTPUTSELECT
pause => character_address.OUTPUTSELECT
pause => character_address.OUTPUTSELECT
pause => character_address.OUTPUTSELECT
pause => character_address.OUTPUTSELECT
pause => character_address.OUTPUTSELECT
pause => character_address.OUTPUTSELECT
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => LessThan4.IN20
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan6.IN20
pixel_row[0] => LessThan7.IN20
pixel_row[0] => LessThan8.IN20
pixel_row[0] => LessThan29.IN20
pixel_row[0] => LessThan30.IN20
pixel_row[0] => LessThan35.IN20
pixel_row[0] => LessThan36.IN20
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => LessThan4.IN19
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan6.IN19
pixel_row[1] => LessThan7.IN19
pixel_row[1] => LessThan8.IN19
pixel_row[1] => LessThan29.IN19
pixel_row[1] => LessThan30.IN19
pixel_row[1] => LessThan35.IN19
pixel_row[1] => LessThan36.IN19
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => LessThan4.IN18
pixel_row[2] => LessThan5.IN18
pixel_row[2] => LessThan6.IN18
pixel_row[2] => LessThan7.IN18
pixel_row[2] => LessThan8.IN18
pixel_row[2] => LessThan29.IN18
pixel_row[2] => LessThan30.IN18
pixel_row[2] => LessThan35.IN18
pixel_row[2] => LessThan36.IN18
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => LessThan4.IN17
pixel_row[3] => LessThan5.IN17
pixel_row[3] => LessThan6.IN17
pixel_row[3] => LessThan7.IN17
pixel_row[3] => LessThan8.IN17
pixel_row[3] => LessThan29.IN17
pixel_row[3] => LessThan30.IN17
pixel_row[3] => LessThan35.IN17
pixel_row[3] => LessThan36.IN17
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => LessThan4.IN16
pixel_row[4] => LessThan5.IN16
pixel_row[4] => LessThan6.IN16
pixel_row[4] => LessThan7.IN16
pixel_row[4] => LessThan8.IN16
pixel_row[4] => LessThan29.IN16
pixel_row[4] => LessThan30.IN16
pixel_row[4] => LessThan35.IN16
pixel_row[4] => LessThan36.IN16
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => LessThan4.IN15
pixel_row[5] => LessThan5.IN15
pixel_row[5] => LessThan6.IN15
pixel_row[5] => LessThan7.IN15
pixel_row[5] => LessThan8.IN15
pixel_row[5] => LessThan29.IN15
pixel_row[5] => LessThan30.IN15
pixel_row[5] => LessThan35.IN15
pixel_row[5] => LessThan36.IN15
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => LessThan4.IN14
pixel_row[6] => LessThan5.IN14
pixel_row[6] => LessThan6.IN14
pixel_row[6] => LessThan7.IN14
pixel_row[6] => LessThan8.IN14
pixel_row[6] => LessThan29.IN14
pixel_row[6] => LessThan30.IN14
pixel_row[6] => LessThan35.IN14
pixel_row[6] => LessThan36.IN14
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => LessThan4.IN13
pixel_row[7] => LessThan5.IN13
pixel_row[7] => LessThan6.IN13
pixel_row[7] => LessThan7.IN13
pixel_row[7] => LessThan8.IN13
pixel_row[7] => LessThan29.IN13
pixel_row[7] => LessThan30.IN13
pixel_row[7] => LessThan35.IN13
pixel_row[7] => LessThan36.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => LessThan4.IN12
pixel_row[8] => LessThan5.IN12
pixel_row[8] => LessThan6.IN12
pixel_row[8] => LessThan7.IN12
pixel_row[8] => LessThan8.IN12
pixel_row[8] => LessThan29.IN12
pixel_row[8] => LessThan30.IN12
pixel_row[8] => LessThan35.IN12
pixel_row[8] => LessThan36.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => LessThan4.IN11
pixel_row[9] => LessThan5.IN11
pixel_row[9] => LessThan6.IN11
pixel_row[9] => LessThan7.IN11
pixel_row[9] => LessThan8.IN11
pixel_row[9] => LessThan29.IN11
pixel_row[9] => LessThan30.IN11
pixel_row[9] => LessThan35.IN11
pixel_row[9] => LessThan36.IN11
pixel_col[0] => LessThan9.IN20
pixel_col[0] => LessThan10.IN20
pixel_col[0] => LessThan11.IN20
pixel_col[0] => LessThan12.IN20
pixel_col[0] => LessThan13.IN20
pixel_col[0] => LessThan14.IN20
pixel_col[0] => LessThan15.IN20
pixel_col[0] => LessThan16.IN20
pixel_col[0] => LessThan17.IN20
pixel_col[0] => LessThan18.IN20
pixel_col[0] => LessThan19.IN20
pixel_col[0] => LessThan20.IN20
pixel_col[0] => LessThan21.IN20
pixel_col[0] => LessThan22.IN20
pixel_col[0] => LessThan23.IN20
pixel_col[0] => LessThan24.IN20
pixel_col[0] => LessThan25.IN20
pixel_col[0] => LessThan26.IN20
pixel_col[0] => LessThan27.IN20
pixel_col[0] => LessThan28.IN20
pixel_col[0] => LessThan31.IN20
pixel_col[0] => LessThan32.IN20
pixel_col[0] => LessThan33.IN20
pixel_col[0] => LessThan34.IN20
pixel_col[1] => LessThan9.IN19
pixel_col[1] => LessThan10.IN19
pixel_col[1] => LessThan11.IN19
pixel_col[1] => LessThan12.IN19
pixel_col[1] => LessThan13.IN19
pixel_col[1] => LessThan14.IN19
pixel_col[1] => LessThan15.IN19
pixel_col[1] => LessThan16.IN19
pixel_col[1] => LessThan17.IN19
pixel_col[1] => LessThan18.IN19
pixel_col[1] => LessThan19.IN19
pixel_col[1] => LessThan20.IN19
pixel_col[1] => LessThan21.IN19
pixel_col[1] => LessThan22.IN19
pixel_col[1] => LessThan23.IN19
pixel_col[1] => LessThan24.IN19
pixel_col[1] => LessThan25.IN19
pixel_col[1] => LessThan26.IN19
pixel_col[1] => LessThan27.IN19
pixel_col[1] => LessThan28.IN19
pixel_col[1] => LessThan31.IN19
pixel_col[1] => LessThan32.IN19
pixel_col[1] => LessThan33.IN19
pixel_col[1] => LessThan34.IN19
pixel_col[2] => LessThan9.IN18
pixel_col[2] => LessThan10.IN18
pixel_col[2] => LessThan11.IN18
pixel_col[2] => LessThan12.IN18
pixel_col[2] => LessThan13.IN18
pixel_col[2] => LessThan14.IN18
pixel_col[2] => LessThan15.IN18
pixel_col[2] => LessThan16.IN18
pixel_col[2] => LessThan17.IN18
pixel_col[2] => LessThan18.IN18
pixel_col[2] => LessThan19.IN18
pixel_col[2] => LessThan20.IN18
pixel_col[2] => LessThan21.IN18
pixel_col[2] => LessThan22.IN18
pixel_col[2] => LessThan23.IN18
pixel_col[2] => LessThan24.IN18
pixel_col[2] => LessThan25.IN18
pixel_col[2] => LessThan26.IN18
pixel_col[2] => LessThan27.IN18
pixel_col[2] => LessThan28.IN18
pixel_col[2] => LessThan31.IN18
pixel_col[2] => LessThan32.IN18
pixel_col[2] => LessThan33.IN18
pixel_col[2] => LessThan34.IN18
pixel_col[3] => LessThan9.IN17
pixel_col[3] => LessThan10.IN17
pixel_col[3] => LessThan11.IN17
pixel_col[3] => LessThan12.IN17
pixel_col[3] => LessThan13.IN17
pixel_col[3] => LessThan14.IN17
pixel_col[3] => LessThan15.IN17
pixel_col[3] => LessThan16.IN17
pixel_col[3] => LessThan17.IN17
pixel_col[3] => LessThan18.IN17
pixel_col[3] => LessThan19.IN17
pixel_col[3] => LessThan20.IN17
pixel_col[3] => LessThan21.IN17
pixel_col[3] => LessThan22.IN17
pixel_col[3] => LessThan23.IN17
pixel_col[3] => LessThan24.IN17
pixel_col[3] => LessThan25.IN17
pixel_col[3] => LessThan26.IN17
pixel_col[3] => LessThan27.IN17
pixel_col[3] => LessThan28.IN17
pixel_col[3] => LessThan31.IN17
pixel_col[3] => LessThan32.IN17
pixel_col[3] => LessThan33.IN17
pixel_col[3] => LessThan34.IN17
pixel_col[4] => LessThan9.IN16
pixel_col[4] => LessThan10.IN16
pixel_col[4] => LessThan11.IN16
pixel_col[4] => LessThan12.IN16
pixel_col[4] => LessThan13.IN16
pixel_col[4] => LessThan14.IN16
pixel_col[4] => LessThan15.IN16
pixel_col[4] => LessThan16.IN16
pixel_col[4] => LessThan17.IN16
pixel_col[4] => LessThan18.IN16
pixel_col[4] => LessThan19.IN16
pixel_col[4] => LessThan20.IN16
pixel_col[4] => LessThan21.IN16
pixel_col[4] => LessThan22.IN16
pixel_col[4] => LessThan23.IN16
pixel_col[4] => LessThan24.IN16
pixel_col[4] => LessThan25.IN16
pixel_col[4] => LessThan26.IN16
pixel_col[4] => LessThan27.IN16
pixel_col[4] => LessThan28.IN16
pixel_col[4] => LessThan31.IN16
pixel_col[4] => LessThan32.IN16
pixel_col[4] => LessThan33.IN16
pixel_col[4] => LessThan34.IN16
pixel_col[5] => LessThan9.IN15
pixel_col[5] => LessThan10.IN15
pixel_col[5] => LessThan11.IN15
pixel_col[5] => LessThan12.IN15
pixel_col[5] => LessThan13.IN15
pixel_col[5] => LessThan14.IN15
pixel_col[5] => LessThan15.IN15
pixel_col[5] => LessThan16.IN15
pixel_col[5] => LessThan17.IN15
pixel_col[5] => LessThan18.IN15
pixel_col[5] => LessThan19.IN15
pixel_col[5] => LessThan20.IN15
pixel_col[5] => LessThan21.IN15
pixel_col[5] => LessThan22.IN15
pixel_col[5] => LessThan23.IN15
pixel_col[5] => LessThan24.IN15
pixel_col[5] => LessThan25.IN15
pixel_col[5] => LessThan26.IN15
pixel_col[5] => LessThan27.IN15
pixel_col[5] => LessThan28.IN15
pixel_col[5] => LessThan31.IN15
pixel_col[5] => LessThan32.IN15
pixel_col[5] => LessThan33.IN15
pixel_col[5] => LessThan34.IN15
pixel_col[6] => LessThan9.IN14
pixel_col[6] => LessThan10.IN14
pixel_col[6] => LessThan11.IN14
pixel_col[6] => LessThan12.IN14
pixel_col[6] => LessThan13.IN14
pixel_col[6] => LessThan14.IN14
pixel_col[6] => LessThan15.IN14
pixel_col[6] => LessThan16.IN14
pixel_col[6] => LessThan17.IN14
pixel_col[6] => LessThan18.IN14
pixel_col[6] => LessThan19.IN14
pixel_col[6] => LessThan20.IN14
pixel_col[6] => LessThan21.IN14
pixel_col[6] => LessThan22.IN14
pixel_col[6] => LessThan23.IN14
pixel_col[6] => LessThan24.IN14
pixel_col[6] => LessThan25.IN14
pixel_col[6] => LessThan26.IN14
pixel_col[6] => LessThan27.IN14
pixel_col[6] => LessThan28.IN14
pixel_col[6] => LessThan31.IN14
pixel_col[6] => LessThan32.IN14
pixel_col[6] => LessThan33.IN14
pixel_col[6] => LessThan34.IN14
pixel_col[7] => LessThan9.IN13
pixel_col[7] => LessThan10.IN13
pixel_col[7] => LessThan11.IN13
pixel_col[7] => LessThan12.IN13
pixel_col[7] => LessThan13.IN13
pixel_col[7] => LessThan14.IN13
pixel_col[7] => LessThan15.IN13
pixel_col[7] => LessThan16.IN13
pixel_col[7] => LessThan17.IN13
pixel_col[7] => LessThan18.IN13
pixel_col[7] => LessThan19.IN13
pixel_col[7] => LessThan20.IN13
pixel_col[7] => LessThan21.IN13
pixel_col[7] => LessThan22.IN13
pixel_col[7] => LessThan23.IN13
pixel_col[7] => LessThan24.IN13
pixel_col[7] => LessThan25.IN13
pixel_col[7] => LessThan26.IN13
pixel_col[7] => LessThan27.IN13
pixel_col[7] => LessThan28.IN13
pixel_col[7] => LessThan31.IN13
pixel_col[7] => LessThan32.IN13
pixel_col[7] => LessThan33.IN13
pixel_col[7] => LessThan34.IN13
pixel_col[8] => LessThan9.IN12
pixel_col[8] => LessThan10.IN12
pixel_col[8] => LessThan11.IN12
pixel_col[8] => LessThan12.IN12
pixel_col[8] => LessThan13.IN12
pixel_col[8] => LessThan14.IN12
pixel_col[8] => LessThan15.IN12
pixel_col[8] => LessThan16.IN12
pixel_col[8] => LessThan17.IN12
pixel_col[8] => LessThan18.IN12
pixel_col[8] => LessThan19.IN12
pixel_col[8] => LessThan20.IN12
pixel_col[8] => LessThan21.IN12
pixel_col[8] => LessThan22.IN12
pixel_col[8] => LessThan23.IN12
pixel_col[8] => LessThan24.IN12
pixel_col[8] => LessThan25.IN12
pixel_col[8] => LessThan26.IN12
pixel_col[8] => LessThan27.IN12
pixel_col[8] => LessThan28.IN12
pixel_col[8] => LessThan31.IN12
pixel_col[8] => LessThan32.IN12
pixel_col[8] => LessThan33.IN12
pixel_col[8] => LessThan34.IN12
pixel_col[9] => LessThan9.IN11
pixel_col[9] => LessThan10.IN11
pixel_col[9] => LessThan11.IN11
pixel_col[9] => LessThan12.IN11
pixel_col[9] => LessThan13.IN11
pixel_col[9] => LessThan14.IN11
pixel_col[9] => LessThan15.IN11
pixel_col[9] => LessThan16.IN11
pixel_col[9] => LessThan17.IN11
pixel_col[9] => LessThan18.IN11
pixel_col[9] => LessThan19.IN11
pixel_col[9] => LessThan20.IN11
pixel_col[9] => LessThan21.IN11
pixel_col[9] => LessThan22.IN11
pixel_col[9] => LessThan23.IN11
pixel_col[9] => LessThan24.IN11
pixel_col[9] => LessThan25.IN11
pixel_col[9] => LessThan26.IN11
pixel_col[9] => LessThan27.IN11
pixel_col[9] => LessThan28.IN11
pixel_col[9] => LessThan31.IN11
pixel_col[9] => LessThan32.IN11
pixel_col[9] => LessThan33.IN11
pixel_col[9] => LessThan34.IN11
character_address[0] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[1] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[2] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[3] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[4] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[5] <= character_address.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|sevenseg:inst10
digit[0] => Equal0.IN3
digit[0] => Equal1.IN3
digit[0] => Equal2.IN1
digit[0] => Equal3.IN3
digit[0] => Equal4.IN1
digit[0] => Equal5.IN3
digit[0] => Equal6.IN2
digit[0] => Equal7.IN3
digit[0] => Equal8.IN1
digit[0] => Equal9.IN3
digit[0] => Equal10.IN2
digit[0] => Equal11.IN3
digit[0] => Equal12.IN2
digit[0] => Equal13.IN3
digit[1] => Equal0.IN2
digit[1] => Equal1.IN0
digit[1] => Equal2.IN0
digit[1] => Equal3.IN2
digit[1] => Equal4.IN3
digit[1] => Equal5.IN1
digit[1] => Equal6.IN1
digit[1] => Equal7.IN2
digit[1] => Equal8.IN3
digit[1] => Equal9.IN1
digit[1] => Equal10.IN1
digit[1] => Equal11.IN2
digit[1] => Equal12.IN3
digit[1] => Equal13.IN2
digit[2] => Equal0.IN1
digit[2] => Equal1.IN2
digit[2] => Equal2.IN3
digit[2] => Equal3.IN0
digit[2] => Equal4.IN0
digit[2] => Equal5.IN0
digit[2] => Equal6.IN0
digit[2] => Equal7.IN1
digit[2] => Equal8.IN2
digit[2] => Equal9.IN2
digit[2] => Equal10.IN3
digit[2] => Equal11.IN1
digit[2] => Equal12.IN1
digit[2] => Equal13.IN1
digit[3] => Equal0.IN0
digit[3] => Equal1.IN1
digit[3] => Equal2.IN2
digit[3] => Equal3.IN1
digit[3] => Equal4.IN2
digit[3] => Equal5.IN2
digit[3] => Equal6.IN3
digit[3] => Equal7.IN0
digit[3] => Equal8.IN0
digit[3] => Equal9.IN0
digit[3] => Equal10.IN0
digit[3] => Equal11.IN0
digit[3] => Equal12.IN0
digit[3] => Equal13.IN0
led_out[0] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[1] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[2] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[3] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[4] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[5] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[6] <= tmp.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|decoder:inst9
clk => Digit0[0]~reg0.CLK
clk => Digit0[1]~reg0.CLK
clk => Digit0[2]~reg0.CLK
clk => Digit0[3]~reg0.CLK
clk => Digit1[0]~reg0.CLK
clk => Digit1[1]~reg0.CLK
clk => Digit1[2]~reg0.CLK
clk => Digit1[3]~reg0.CLK
clk => Digit2[0]~reg0.CLK
clk => Digit2[1]~reg0.CLK
clk => Digit2[2]~reg0.CLK
clk => Digit2[3]~reg0.CLK
clk => Digit3[0]~reg0.CLK
clk => Digit3[1]~reg0.CLK
clk => Digit3[2]~reg0.CLK
clk => Digit3[3]~reg0.CLK
SW => Digit2[0]~reg0.DATAIN
SW => Digit2[1]~reg0.DATAIN
SW => Digit2[3]~reg0.DATAIN
SW => Digit3[1]~reg0.DATAIN
SW => Digit0[2]~reg0.DATAIN
SW => Digit0[0]~reg0.DATAIN
SW => Digit1[1]~reg0.DATAIN
SW => Digit1[0]~reg0.DATAIN
SW => Digit3[2]~reg0.DATAIN
SW => Digit3[0]~reg0.DATAIN
Digit0[0] <= Digit0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit0[1] <= Digit0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit0[2] <= Digit0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit0[3] <= Digit0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit1[0] <= Digit1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit1[1] <= Digit1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit1[2] <= Digit1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit1[3] <= Digit1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit2[0] <= Digit2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit2[1] <= Digit2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit2[2] <= Digit2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit2[3] <= Digit2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit3[0] <= Digit3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit3[1] <= Digit3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit3[2] <= Digit3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Digit3[3] <= Digit3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|sevenseg:inst11
digit[0] => Equal0.IN3
digit[0] => Equal1.IN3
digit[0] => Equal2.IN1
digit[0] => Equal3.IN3
digit[0] => Equal4.IN1
digit[0] => Equal5.IN3
digit[0] => Equal6.IN2
digit[0] => Equal7.IN3
digit[0] => Equal8.IN1
digit[0] => Equal9.IN3
digit[0] => Equal10.IN2
digit[0] => Equal11.IN3
digit[0] => Equal12.IN2
digit[0] => Equal13.IN3
digit[1] => Equal0.IN2
digit[1] => Equal1.IN0
digit[1] => Equal2.IN0
digit[1] => Equal3.IN2
digit[1] => Equal4.IN3
digit[1] => Equal5.IN1
digit[1] => Equal6.IN1
digit[1] => Equal7.IN2
digit[1] => Equal8.IN3
digit[1] => Equal9.IN1
digit[1] => Equal10.IN1
digit[1] => Equal11.IN2
digit[1] => Equal12.IN3
digit[1] => Equal13.IN2
digit[2] => Equal0.IN1
digit[2] => Equal1.IN2
digit[2] => Equal2.IN3
digit[2] => Equal3.IN0
digit[2] => Equal4.IN0
digit[2] => Equal5.IN0
digit[2] => Equal6.IN0
digit[2] => Equal7.IN1
digit[2] => Equal8.IN2
digit[2] => Equal9.IN2
digit[2] => Equal10.IN3
digit[2] => Equal11.IN1
digit[2] => Equal12.IN1
digit[2] => Equal13.IN1
digit[3] => Equal0.IN0
digit[3] => Equal1.IN1
digit[3] => Equal2.IN2
digit[3] => Equal3.IN1
digit[3] => Equal4.IN2
digit[3] => Equal5.IN2
digit[3] => Equal6.IN3
digit[3] => Equal7.IN0
digit[3] => Equal8.IN0
digit[3] => Equal9.IN0
digit[3] => Equal10.IN0
digit[3] => Equal11.IN0
digit[3] => Equal12.IN0
digit[3] => Equal13.IN0
led_out[0] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[1] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[2] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[3] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[4] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[5] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[6] <= tmp.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|sevenseg:inst14
digit[0] => Equal0.IN3
digit[0] => Equal1.IN3
digit[0] => Equal2.IN1
digit[0] => Equal3.IN3
digit[0] => Equal4.IN1
digit[0] => Equal5.IN3
digit[0] => Equal6.IN2
digit[0] => Equal7.IN3
digit[0] => Equal8.IN1
digit[0] => Equal9.IN3
digit[0] => Equal10.IN2
digit[0] => Equal11.IN3
digit[0] => Equal12.IN2
digit[0] => Equal13.IN3
digit[1] => Equal0.IN2
digit[1] => Equal1.IN0
digit[1] => Equal2.IN0
digit[1] => Equal3.IN2
digit[1] => Equal4.IN3
digit[1] => Equal5.IN1
digit[1] => Equal6.IN1
digit[1] => Equal7.IN2
digit[1] => Equal8.IN3
digit[1] => Equal9.IN1
digit[1] => Equal10.IN1
digit[1] => Equal11.IN2
digit[1] => Equal12.IN3
digit[1] => Equal13.IN2
digit[2] => Equal0.IN1
digit[2] => Equal1.IN2
digit[2] => Equal2.IN3
digit[2] => Equal3.IN0
digit[2] => Equal4.IN0
digit[2] => Equal5.IN0
digit[2] => Equal6.IN0
digit[2] => Equal7.IN1
digit[2] => Equal8.IN2
digit[2] => Equal9.IN2
digit[2] => Equal10.IN3
digit[2] => Equal11.IN1
digit[2] => Equal12.IN1
digit[2] => Equal13.IN1
digit[3] => Equal0.IN0
digit[3] => Equal1.IN1
digit[3] => Equal2.IN2
digit[3] => Equal3.IN1
digit[3] => Equal4.IN2
digit[3] => Equal5.IN2
digit[3] => Equal6.IN3
digit[3] => Equal7.IN0
digit[3] => Equal8.IN0
digit[3] => Equal9.IN0
digit[3] => Equal10.IN0
digit[3] => Equal11.IN0
digit[3] => Equal12.IN0
digit[3] => Equal13.IN0
led_out[0] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[1] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[2] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[3] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[4] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[5] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[6] <= tmp.DB_MAX_OUTPUT_PORT_TYPE


|AngryBird|sevenseg:inst15
digit[0] => Equal0.IN3
digit[0] => Equal1.IN3
digit[0] => Equal2.IN1
digit[0] => Equal3.IN3
digit[0] => Equal4.IN1
digit[0] => Equal5.IN3
digit[0] => Equal6.IN2
digit[0] => Equal7.IN3
digit[0] => Equal8.IN1
digit[0] => Equal9.IN3
digit[0] => Equal10.IN2
digit[0] => Equal11.IN3
digit[0] => Equal12.IN2
digit[0] => Equal13.IN3
digit[1] => Equal0.IN2
digit[1] => Equal1.IN0
digit[1] => Equal2.IN0
digit[1] => Equal3.IN2
digit[1] => Equal4.IN3
digit[1] => Equal5.IN1
digit[1] => Equal6.IN1
digit[1] => Equal7.IN2
digit[1] => Equal8.IN3
digit[1] => Equal9.IN1
digit[1] => Equal10.IN1
digit[1] => Equal11.IN2
digit[1] => Equal12.IN3
digit[1] => Equal13.IN2
digit[2] => Equal0.IN1
digit[2] => Equal1.IN2
digit[2] => Equal2.IN3
digit[2] => Equal3.IN0
digit[2] => Equal4.IN0
digit[2] => Equal5.IN0
digit[2] => Equal6.IN0
digit[2] => Equal7.IN1
digit[2] => Equal8.IN2
digit[2] => Equal9.IN2
digit[2] => Equal10.IN3
digit[2] => Equal11.IN1
digit[2] => Equal12.IN1
digit[2] => Equal13.IN1
digit[3] => Equal0.IN0
digit[3] => Equal1.IN1
digit[3] => Equal2.IN2
digit[3] => Equal3.IN1
digit[3] => Equal4.IN2
digit[3] => Equal5.IN2
digit[3] => Equal6.IN3
digit[3] => Equal7.IN0
digit[3] => Equal8.IN0
digit[3] => Equal9.IN0
digit[3] => Equal10.IN0
digit[3] => Equal11.IN0
digit[3] => Equal12.IN0
digit[3] => Equal13.IN0
led_out[0] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[1] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[2] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[3] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[4] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[5] <= tmp.DB_MAX_OUTPUT_PORT_TYPE
led_out[6] <= tmp.DB_MAX_OUTPUT_PORT_TYPE


