<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <export preferredWidth="239" />
   <description preferredWidth="158" />
   <baseaddress preferredWidth="88" />
   <endaddress preferredWidth="91" />
   <tags preferredWidth="38" />
   <opcodeName preferredWidth="87" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1936" height="1056" x="-8" y="-8" />
 <hdlexample language="VERILOG" />
</preferences>
