#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Feb 28 00:38:51 2025
# Process ID: 206729
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 3403.833 MHz, CPU Physical cores: 4, Host memory: 16492 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xcu50-fsvh2104-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 206742
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3009.074 ; gain = 396.684 ; free physical = 3930 ; free virtual = 7085
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sha_stream' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_local_indata_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_local_indata_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './sha_stream_local_indata_RAM_AUTO_1R1W.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_local_indata_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_local_indata_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_local_indata_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_sha_info_data_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_info_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './sha_stream_sha_info_data_RAM_AUTO_1R1W.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_info_data_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_sha_info_data_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_info_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_sha_info_digest_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_info_digest_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './sha_stream_sha_info_digest_RAM_AUTO_1R1W.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_info_digest_RAM_AUTO_1R1W.v:41]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_sha_info_digest_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_info_digest_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_flow_control_loop_pipe_sequential_init' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_flow_control_loop_pipe_sequential_init' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_sha_transform' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_transform.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_sha_transform_W_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_transform_W_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_sha_transform_W_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_transform_W_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_sha_transform' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_transform.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_sha_stream_Pipeline_local_memset_label12' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_stream_Pipeline_local_memset_label12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_sha_stream_Pipeline_local_memset_label12' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_stream_Pipeline_local_memset_label12.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_sha_stream_Pipeline_local_memset_label1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_stream_Pipeline_local_memset_label1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_sha_stream_Pipeline_local_memset_label1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_stream_Pipeline_local_memset_label1.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_sha_stream_Pipeline_local_memset_label11' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_stream_Pipeline_local_memset_label11.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_sha_stream_Pipeline_local_memset_label11' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_stream_Pipeline_local_memset_label11.v:9]
INFO: [Synth 8-6157] synthesizing module 'sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sha_stream' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6a72/hdl/verilog/sha_stream.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port reset in module sha_stream_sha_transform_W_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sha_stream_sha_info_digest_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sha_stream_sha_info_data_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module sha_stream_local_indata_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3109.012 ; gain = 496.621 ; free physical = 3812 ; free virtual = 6976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.855 ; gain = 511.465 ; free physical = 3808 ; free virtual = 6972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.855 ; gain = 511.465 ; free physical = 3808 ; free virtual = 6972
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3123.855 ; gain = 0.000 ; free physical = 3808 ; free virtual = 6972
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/sha_stream_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/sha_stream_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3279.512 ; gain = 0.000 ; free physical = 3801 ; free virtual = 6966
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3279.547 ; gain = 0.000 ; free physical = 3803 ; free virtual = 6968
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3279.547 ; gain = 667.156 ; free physical = 3773 ; free virtual = 6945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3279.547 ; gain = 667.156 ; free physical = 3773 ; free virtual = 6945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3279.547 ; gain = 667.156 ; free physical = 3773 ; free virtual = 6945
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "sha_stream_local_indata_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "sha_stream_sha_info_data_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "sha_stream_sha_info_data_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "sha_stream_sha_info_digest_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "sha_stream_sha_info_digest_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "sha_stream_sha_transform_W_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "sha_stream_sha_transform_W_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3279.547 ; gain = 667.156 ; free physical = 3756 ; free virtual = 6933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 9     
	   2 Input   32 Bit       Adders := 9     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               59 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	               31 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 33    
+---RAMs : 
	             128K Bit	(16384 X 8 bit)          RAMs := 1     
	               2K Bit	(80 X 32 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
	              160 Bit	(5 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 30    
	   3 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	  20 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 61    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module sha_stream_local_indata_RAM_AUTO_1R1W is either unconnected or has no load
INFO: [Synth 8-7124] RAM ("inst/local_indata_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "inst/local_indata_U/ram_reg"
RAM ("inst/sha_info_data_U/ram_reg") is too shallow (depth = 16) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/sha_info_data_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/sha_info_data_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/sha_info_digest_U/ram_reg") is too shallow (depth = 5) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/sha_info_digest_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/sha_info_digest_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/grp_sha_transform_fu_403/W_U/ram_reg") is too shallow (depth = 80) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/grp_sha_transform_fu_403/W_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_sha_transform_fu_403/W_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3279.547 ; gain = 667.156 ; free physical = 3783 ; free virtual = 6941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                   | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/local_indata_U           | ram_reg                   | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 4               | 
|inst                          | sha_info_data_U/ram_reg   | 16 x 32(NO_CHANGE)     | W |   | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 1               | 
|inst                          | sha_info_digest_U/ram_reg | 5 x 32(READ_FIRST)     | W | R | 5 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst/grp_sha_transform_fu_403 | W_U/ram_reg               | 80 x 32(READ_FIRST)    | W | R | 80 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 1               | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3554.434 ; gain = 942.043 ; free physical = 3416 ; free virtual = 6599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/local_indata_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/local_indata_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "inst/local_indata_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3614.199 ; gain = 1001.809 ; free physical = 3367 ; free virtual = 6551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                   | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/local_indata_U           | ram_reg                   | 16 K x 8(READ_FIRST)   | W | R | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 4               | 
|inst                          | sha_info_data_U/ram_reg   | 16 x 32(NO_CHANGE)     | W |   | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 1               | 
|inst                          | sha_info_digest_U/ram_reg | 5 x 32(READ_FIRST)     | W | R | 5 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 1               | 
|inst/grp_sha_transform_fu_403 | W_U/ram_reg               | 80 x 32(READ_FIRST)    | W | R | 80 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 1               | 
+------------------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/local_indata_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_indata_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sha_info_data_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sha_info_digest_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/sha_info_digest_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3632.223 ; gain = 1019.832 ; free physical = 3351 ; free virtual = 6535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3632.223 ; gain = 1019.832 ; free physical = 3317 ; free virtual = 6510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3632.223 ; gain = 1019.832 ; free physical = 3317 ; free virtual = 6510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3632.223 ; gain = 1019.832 ; free physical = 3317 ; free virtual = 6510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3632.223 ; gain = 1019.832 ; free physical = 3317 ; free virtual = 6510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3632.223 ; gain = 1019.832 ; free physical = 3320 ; free virtual = 6512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3632.223 ; gain = 1019.832 ; free physical = 3320 ; free virtual = 6513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    96|
|2     |LUT1     |    83|
|3     |LUT2     |   404|
|4     |LUT3     |   552|
|5     |LUT4     |   732|
|6     |LUT5     |   232|
|7     |LUT6     |   201|
|8     |RAMB36E2 |     7|
|13    |FDRE     |  1613|
|14    |FDSE     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3632.223 ; gain = 1019.832 ; free physical = 3320 ; free virtual = 6513
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3632.223 ; gain = 864.141 ; free physical = 3320 ; free virtual = 6513
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3632.230 ; gain = 1019.832 ; free physical = 3320 ; free virtual = 6513
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3643.191 ; gain = 0.000 ; free physical = 3607 ; free virtual = 6799
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3709.926 ; gain = 0.000 ; free physical = 3583 ; free virtual = 6776
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d035b9b0
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 3709.961 ; gain = 2353.000 ; free physical = 3583 ; free virtual = 6776
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3259.739; main = 2958.665; forked = 377.072
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4621.453; main = 3709.930; forked = 989.227
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3733.938 ; gain = 0.000 ; free physical = 3583 ; free virtual = 6776
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = b3b12aebfa12b11a
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3733.938 ; gain = 0.000 ; free physical = 3540 ; free virtual = 6737
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/SHA/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 00:39:37 2025...
