INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/04_adder/prj/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/Basys3/project/04_adder/prj/adder.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
