[1] Vignesh Adhinarayanan, Indrani Paul, Joseph L Greathouse, Wei Huang,
Ashutosh Pattnaik, and Wu-chun Feng. 2016. Measuring and modeling on-chip
interconnect power on real hardware. In Proceedings of the 2016 IEEE International
Symposium on Workload Characterization (IIS WC).

[2] Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. 2015. PIM-enabled
Instructions: A Low-overhead, Locality-aware Processing-in-memory Architecture. In Proceedings of the 42nd International Symposium on Computer Architecture.
[3] Ashwin Mandayam Aji, Antonio J Pena, Pavan Balaji, and Wuchun Feng. 2015.
Automatic Command Queue Scheduling for Task-Parallel Workloads in OpenCL.
In IEEE International Conference on Cluster Computing.

[4] Cédric Augonnet, Samuel Thibault, Raymond Namyst, and Pierre-André Wacrenier. 2011. StarPU: A Unified Platform for Task Scheduling on Heterogeneous
Multicore Architectures. Concurrency and Computation (2011).

[5] Erfan Azarkhish, Davide Rossi, Igor Loi, and Luca Benini. 2014. A Logic-base
Interconnect for Supporting Near Memory Computation in the Hybrid Memory
Cube. In Proceedings of the 2nd Workshop on Near-Data Processing.

[6] Rajeev Balasubramonian, Jichuan Chang, Troy Manning, Jaime H Moreno,
Richard Murphy, Ravi Nair, and Steven Swanson. 2014. Near-data processing:
Insights from a MICRO-46 Workshop. Micro, IEEE (2014).

[7] Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali
Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh
Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D.
Hill, and David A. Wood. 2011. The Gem5 Simulator. SIGARCH Compute (2011).
[8] Uday Bondhugula, Albert Hartono, J. Ramanujam, and P. Sadayappan. 2008. A
Practical Automatic Polyhedral Parallelizer and Locality Optimizer. In Proceedings
of the 29th ACM SIGPLAN Conference on Programming Language Design and
Implementation.

[9] Amirali Boroumand, Saugata Ghose, Brandon Lucia, Kevin Hsieh, Krishna Malladi, Hongzhong Zheng, and Onur Mutlu. 2016. LazyPIM: An Efficient Cache
Coherence Mechanism for Processing-in-Memory. IEEE Computer Architecture
Letters (2016).

[10] John Carter, Wilson Hsieh, Leigh Stoller, Mark Swanson, Lixin Zhang, Erik Brunvand, Al Davis, Chen-Chi Kuo, Ravindra Kuramkote, Michael Parker, Lambert
Schaelicke, and Terry Tateyama. 1999. Impulse: Building a Smarter Memory
Controller. In Proceedings Fifth International Symposium on High-Performance
Computer Architecture.

[11] Dhruba Chandra, Fei Guo, Seongbeom Kim, and Yan Solihin. 2005. Predicting
Inter-Thread Cache Contention on a Chip Multi-Processor Architecture. In Proceedings of the 11th International Symposium on High-Performance Computer
Architecture.

[12] Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu
Wang, and Yuan Xie. 2016. PRIME: A Novel Processing-in-memory Architecture
for Neural Network Computation in RERAM-based Main Memory. In Proceedings
of the 43rd International Symposium on Computer Architecture.

[13] Michael Chu, Rajiv Ravindran, and Scott Mahlke. 2007. Data Access Partitioning
for Fine-grain Parallelism on Multicore Architectures. In Proceedings of the 40th
Annual IEEE/ACM International Symposium on Microarchitecture.

[14] Reetuparna Das, Rachata Ausavarungnirun, Onur Mutlu, Akhilesh Kumar, and
Mani Azimi. 2012. Application-to-core Mapping Policies to Reduce Memory Interference in Multi-core Systems. In Proceedings of the 21st International Conference
on Parallel Architectures and Compilation Techniques.

[15] Raja Das, Mustafa Uysal, Joel Saltz, and Yuan-Shin Hwang. 1994. Communication
Optimizations for Irregular Scientific Computations on Distributed Memory
Architectures. Parallel Distrib. Comput. (1994).

[16] Mohammad Dashti, Alexandra Fedorova, Justin Funston, Fabien Gaud, Renaud
Lachaize, Baptiste Lepers, Vivien Quema, and Mark Roth. 2013. Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems. In
Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems.

[17] Wei Ding, Mahmut Kandemir, Praveen Yedlapalli, Yuanrui Zhang, and Jithendra
Srinivas. 2013. Locality-aware Mapping and Scheduling for Multicores. In Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and
Optimization (CGO).

[18] Wei Ding, Xulong Tang, Mahmut Kandemir, Yuanrui Zhang, and Emre Kultursay.
2015. Optimizing Off-chip Accesses in Multicores. In Proceedings of the 36th ACM
SIGPLAN Conference on Programming Language Design and Implementation.
[19] Yasuko Eckert, Nuwan Jayasena, and Gabriel H Loh. 2014. Thermal feasibility
of die-stacked processing in memory. In Proceedings of the 2nd Workshop on
Near-Data Processing.

[20] Maya Gokhale, Bill Holmes, and Ken Iobst. 1995. Processing in Memory: the
Terasys Massively Parallel PIM Array. IEEE Computer (1995).

[21] Qi Guo, Nikolaos Alachiotis, Berkin Akin, Fazle Sadi, Guanglin Xu, Tze Meng Low,
Larry Pileggi, James C Hoe, and Franz Franchetti. 2014. 3D-Stacked Memory-Side
Acceleration: Accelerator and system design. In Proceedings of the 2nd Workshop
on Near-Data Processing.

[22] Milad Hashemi, Khubaib, Eiman Ebrahimi, Onur Mutlu, , and Yale N. Patt. 2016.
Accelerating Dependent Cache Misses with an Enhanced Memory Controller. In
Proceedings of the 43rd International Symposium on Computer Architecture.
[23] Michael A Heroux, Douglas W Doerfler, Paul S Crozier, James M Willenbring,
H Carter Edwards, Alan Williams, Mahesh Rajan, Eric R Keiter, Heidi K Thornquist, and Robert W Numrich. 2009. Improving Performance via Mini-applications.
Sandia National Laboratories, Tech. Rep. (2009).

[24] Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike
O’Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W Keckler. 2016.
Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent
Near-Data Processing in GPU Systems. In Proceedings of the 43rd International
Symposium on Computer Architecture.

[25] Andrew S Huang, Gert Slavenburg, and John Paul Shen. 1994. Speculative
Disambiguation: A Compilation Technique for Dynamic Memory Disambiguation.
In Proceedings of 21 International Symposium on Computer Architecture.

[26] Nuwan Jayasena, Dong Ping Zhang, Amin Farmahini-Farahani, and Mike Ignatowski. 2015. Realizing the Full Potential of Heterogeneity through Processing
in Memory. In Proceedings of the 3rd Workshop on Near-Data Processing.

[27] James Jeffers, James Reinders, and Avinash Sodani. 2016. Intel Xeon Phi Processor
High Performance Programming: Knights Landing Edition. Elsevier Science.

[28] José A. Joao, M. Aater Suleman, Onur Mutlu, and Yale N. Patt. 2012. Bottleneck
Identification and Scheduling in Multithreaded Applications. In Proceedings of the
17th International Conference on Architectural Support for Programming Languages
and Operating Systems.

[29] Adwait Jog, Onur Kayiran, Tuba Kesten, Ashutosh Pattnaik, Evgeny Bolotin,
Niladrish Chatterjee, Stephen W Keckler, Mahmut T Kandemir, and Chita R
Das. 2015. Anatomy of gpu memory system for multi-application execution. In
Proceedings of the 2015 International Symposium on Memory Systems.

[30] Adwait Jog, Onur Kayiran, Ashutosh Pattnaik, Mahmut T Kandemir, Onur Mutlu,
Ravishankar Iyer, and Chita R Das. 2016. Exploiting core criticality for enhanced
GPU performance. In Proceedings of the 2016 ACM SIGMETRICS International
Conference on Measurement and Modeling of Computer Science. ACM.

[31] Mahmut Kandemir, Hui Zhao, Xulong Tang, and Mustafa Karakoy. 2015. Memory
Row Reuse Distance and Its Role in Optimizing Application Performance. In Proceedings of the 2015 ACM SIGMETRICS International Conference on Measurement
and Modeling of Computer Systems.

[32] Onur Kayiran, Adwait Jog, Ashutosh Pattnaik, Rachata Ausavarungnirun, Xulong
Tang, Mahmut T. Kandemir, Gabriel H. Loh, Onur Mutlu, and Chita R. Das.
2016. uC-States: Fine-grained GPU Datapath Power Management. In Proceedings
of the 2016 International Conference on Parallel Architectures and Compilation
Techniques.

[33] Changkyu Kim, Doug Burger, and Stephen W. Keckler. 2002. An Adaptive, Nonuniform Cache Structure for Wire-delay Dominated On-chip Caches. In Proceedings of the 10th International Conference on Architectural Support for Programming
Languages and Operating Systems.

[34] Gwangsun Kim, John Kim, Jung Ho Ahn, and Yongkee Kwon. 2014. Memory
Network: Enabling Technology for Scalable Near-Data Computing. In Proceedings
of the 2nd Workshop on Near-Data Processing.

[35] Yoongu Kim, Dongsu Han, Onur Mutlu, and Mor Harchol-Balter. 2010. ATLAS: A
Scalable and High-performance Scheduling Algorithm for Multiple Memory Controllers. In Proceedings of the 16th International Symposium on High Performance
Computer Architecture (HPCA).

[36] Orhan Kislal, Jagadish Kotra, Xulong Tang, Mahmut Taylan Kandemir, and Myoungsoo Jung. 2017. POSTER: Location-Aware Computation Mapping for Manycore Processors.. In Proceedings of the 2017 International Conference on Parallel
Architectures and Compilation.

[37] Induprakas Kodukula, Nawaaz Ahmed, and Keshav Pingali. 1997. Data-centric
Multi-level Blocking. In Proceedings of the ACM SIGPLAN 1997 Conference on
Programming Language Design and Implementation.

[38] Chris Lattner and Vikram Adve. 2004. LLVM: A Compilation Framework for
Lifelong Program Analysis & Transformation. In Proceedings of the International
Symposium on Code Generation and Optimization.

[39] Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen,
and Norman P. Jouppi. 2009. McPAT: An Integrated Power, Area, and Timing
Modeling Framework for Multicore and Manycore Architectures. In Proceedings
of the 42Nd Annual IEEE/ACM International Symposium on Microarchitecture.
[40] Shuangchen Li, Dimin Niu, Krishna T.Malladi, Hongzhong Zheng, Bob Brennan,
and Yuan Xie. 2017. DRISA: A DRAM-based Reconfigurable In-Situ Accelerator. In Proceedings of the 50th Annual IEEE/ACM International Symposium on
Microarchitecture (MICRO).

[41] Wei Li. 1994. Compiling for NUMA parallel machines. Technical Report. Cornell
University.

[42] Amy W. Lim, Gerald I. Cheong, and Monica S. Lam. 1999. An Affine Partitioning
Algorithm to Maximize Parallelism and Minimize Communication. In Proceedings
of the 13th Annual International Conference on Supercomputing.

[43] G Jack Lipovski and Clement Yu. 1999. The Dynamic Associative Access Memory
Chip and Its Application to SIMD Processing and Full-Text Database Retrieval.
In Proceedings of the 1999 IEEE International Workshop on Memory Technology,
Data Movement Aware Computation Partitioning
Design, and Testing.

[44] Gu Liu, Hong An, Wenting Han, Xiaogiang Li, Tao Sun, Wei Zhou, Xuechao
Wei, and Xulong Tang. 2012. FlexBFS: A Parallelism-aware Implementation of
Breadth-first Search on GPU. In Proceedings of the 17th ACM SIGPLAN Symposium
on Principles and Practice of Parallel Programming.

[45] Jun Liu, Jagadish Kotra, Wei Ding, and Mahmut Kandemir. 2015. Network Footprint Reduction Through Data Access and Computation Placement in NoC-based
Manycores. In Proceedings of the 52nd Annual Design Automation Conference.
[46] Lei Liu, Zehan Cui, Mingjie Xing, Yungang Bao, Mingyu Chen, and Chengyong
Wu. 2012. A Software Memory Partition Approach for Eliminating Bank-level Interference in Multicore Systems. In Proceedings of the 21st International Conference
on Parallel Architectures and Compilation Techniques.

[47] Henrik Léf and Sverker Holmgren. 2005. Affinity-on-next-touch: Increasing the
Performance of an Industrial PDE Solver on a cc-NUMA System. In Proceedings
of the 19th Annual International Conference on Supercomputing.

[48] Gabriel H. Loh. 2008. 3D-Stacked Memory Architectures for Multi-core Processors. In Proceedings of the 35th Annual International Symposium on Computer
Architecture.

[49] Qingda Lu, Christophe Alias, Uday Bondhugula, Thomas Henretty, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan, Yongjian Chen, Haibo
Lin, and Tin-fook Ngai. 2009. Data Layout Transformation for Enhancing Data
Locality on NUCA Chip Multiprocessors. In Proceedings of the 18th International
Conference on Parallel Architectures and Compilation Techniques.

[50] Dror E. Maydan, John L. Hennessy, and Monica S. Lam. 1991. Efficient and Exact
Data Dependence Analysis. In Proceedings of the ACM SIGPLAN 1991 Conference
on Programming Language Design and Implementation.

[51] S.P Midkiff and D.A. Padua. 1991. A comparison of four synchronization optimization techniques. In Proceedings 20th International Conference Parallel Processing
1991.

[52] Nachiappan Chidambaram Nachiappan, Haibo Zhang, Jihyun Ryoo, Niranjan
Soundararajan, Anand Sivasubramaniam, Mahmut T. Kandemiy, Ravi Iyer, and
Chita R. Das. 2015. VIP: Virtualizing IP Chains on Handheld Platforms. In
Proceedings of the 42nd International Symposium on Computer Architecture.
[53] Ashutosh Pattnaik, Xulong Tang, Adwait Jog, Onur Kayiran, Asit K. Mishra,
Mahmut T. Kandemir, Onur Mutlu, and Chita R. Das. 2016. Scheduling Techniques
for GPU Architectures with Processing-In-Memory Capabilities. In Proceedings
of the 2016 International Conference on Parallel Architectures and Compilation
Techniques.

[54] Prasanna Venkatesh Rengasamy, Haibo Zhang, Nachiappan Chidhambaram
Nachiappan, Shulin Zhao, Anand Sivasubramaniam, Mahmut Kandemir, and
Chita R. Das. 2017. Characterizing Diverse Handheld apps for Customized
Hardware Acceleration. In Proceedings of 2017 IEEE International Symposium on
Workload Characterization (SWC).

[55] Erik Riedel, Christos Faloutsos, and David Nagle. 2000. Active disk architecture
for databases. Technical Report. DTIC Document.

[56] Akbar Shrifi, Wei Ding, Diana Guttman, Hui Zhao, Xulong Tang, Mahmut Kandemir, and Chita Das. 2017. DEMM: a Dynamic Energy-saving mechanism for
Multicore Memories. In Proceedings of the 25th IEEE International Symposium
on the Modeling, Analysis, and Simulation of Computer and Telecommunication
Systems.

[57] Avinash Sodani, Roger Gramunt, Jesus Corbal, Ho-Seop Kim, Krishna Vinod,
Sundaram Chinthamani, Steven Hutsell, Rajat Agarwal, and Yen-Chen Liu. 2016.
Knights Landing: Second-Generation Intel Xeon Phi Product. IEEE Micro (2016).
[58] Xulong Tang, Hong An, Gongjin Sun, and Dongrui Fan. 2013. A Video Coding
Benchmark Suite for Evaluation of Processor Capability. In SNPD.

[59] Xulong Tang, Mahmut Kandemir, Praveen Yedlapalli, and Jagadish Kotra. 2016.
Improving Bank-Level Parallelism for Irregular Applications. In Proceedings of the
49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[60] Xulong Tang, Ashutosh Pattnaik, Huaipan Jiang, Onur Kayiran, Adwait Jog,
Sreepathi Pai, Mohamed Ibrahim, Mahmut Kandemir, and Chita Das. 2017. Controlled Kernel Launch for Dynamic Parallelism in GPUs. In Proceedings of the
23rd International Symposium on High-Performance Computer Architecture.
[61] Prashanth Thinakaran, Jashwant Raj Gunasekaran, Bikash Sharma, Mahmut Taylan Kandemir, and Chita R Das. 2017. Phoenix: A Constraint-Aware Scheduler for
Heterogeneous Datacenters. In Proceedings of the 37th International Conference
on Distributed Computing Systems (ICDCS).

[62] Shyamkumar Thoziyoor, Jung Ho Ahn, Matteo Monchiero, Jay B Brockman,
and Norman P Jouppi. 2008. A Comprehensive Memory Modeling Tool and
Its Application to the Design and Analysis of Future Memory Hierarchies. In
Proceedings of the 35th Annual International Symposium on Computer Architecture.
[63] Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and
Anoop Gupta. 1995. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd Annual International Symposium
on Computer Architecture.

[64] Lifan Xu, Dong Ping Zhang, and Nuwan Jayasena. 2015. Scaling Deep Learning on
Multiple In-Memory Processors. In Proceedings of the 3rd Workshop on Near-Data

Processing.
[65] Haibo Zhang, Prasanna Venkatesh Rengasamy, Shulin Zhao, Nachiappan Chid
hambaram Nachiappan, Anand Sivasubramaniam, Mahmut Kandemir, Ravi Iyer,
and Chita R. Das. 2017. Race-To-Sleep + Content Caching + Display Caching: A
Recipe for Energy-efficient Video Streaming on Handhelds. In Proceedings of the
50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).