Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  7 11:15:52 2021
| Host         : DESKTOP-0G45RDQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_main_control_sets_placed.rpt
| Design       : top_main
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |           44 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             184 |           44 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1984 |          424 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------------------+---------------------------------+------------------+----------------+
|      Clock Signal      |                    Enable Signal                    |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------------------------+---------------------------------+------------------+----------------+
|  clk_wiz/inst/clk_out1 |                                                     |                                 |                1 |              2 |
|  clk_wiz/inst/clk_out1 |                                                     | cd/clear                        |                7 |             56 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[28][0][0]   | rst_IBUF                        |               13 |             64 |
|  clk_BUFG              |                                                     | inst_mem_adapter/inst_mem/SR[0] |                8 |             64 |
|  clk_BUFG              |                                                     | rst_IBUF                        |               29 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[20][0][0]   | rst_IBUF                        |               12 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[3][0][0]    | rst_IBUF                        |                9 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[7][0][0]    | rst_IBUF                        |               21 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[29][0][0]   | rst_IBUF                        |               17 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[30][0][0]   | rst_IBUF                        |               22 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[9][0][0]    | rst_IBUF                        |               19 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[2][0][0]    | rst_IBUF                        |                6 |             64 |
|  n_0_275_BUFG          |                                                     |                                 |               17 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[10][0][0]   | rst_IBUF                        |               10 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[11][0][0]   | rst_IBUF                        |               12 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[12][0][0]   | rst_IBUF                        |               14 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[15][0][0]   | rst_IBUF                        |               13 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[13][0][0]   | rst_IBUF                        |               14 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[16][0][0]   | rst_IBUF                        |                7 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[17][0][0]   | rst_IBUF                        |               11 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[14][0][0]   | rst_IBUF                        |               13 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[18][0][0]   | rst_IBUF                        |               16 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[8][0][0]    | rst_IBUF                        |               15 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[31][0][0]   | rst_IBUF                        |               23 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[26][0][0]   | rst_IBUF                        |               13 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[5][0][0]    | rst_IBUF                        |               11 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[27][0][0]   | rst_IBUF                        |               14 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[1][0][0]    | rst_IBUF                        |                7 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[19][0][0]   | rst_IBUF                        |               10 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[23][0][0]   | rst_IBUF                        |               21 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[6][0][0]    | rst_IBUF                        |               21 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[24][0]_0[0] | rst_IBUF                        |               10 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[25][0][0]   | rst_IBUF                        |               10 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[21][0][0]   | rst_IBUF                        |               11 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[4][0][0]    | rst_IBUF                        |                9 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[22][0][0]   | rst_IBUF                        |               20 |             64 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[1][31]_15   |                                 |               32 |            256 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[1][31]_3    |                                 |               32 |            256 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[1][31]_7    |                                 |               32 |            256 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[1][31]_17   |                                 |               32 |            256 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[1][31]_8    |                                 |               32 |            256 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[1][31]_9    |                                 |               32 |            256 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[1][31]_10   |                                 |               32 |            256 |
|  clk_BUFG              | inst_mem_adapter/inst_mem/reg_array_reg[1][31]_13   |                                 |               32 |            256 |
|  clk_BUFG              |                                                     |                                 |              432 |           3456 |
+------------------------+-----------------------------------------------------+---------------------------------+------------------+----------------+


