// SPDX-License-Identifier: Apache-2.0
// SPDX-FileCopyrightText: 2026 Tenstorrent USA, Inc.
/*
 * SPI OT ACCESSINVAL Test - TC_SPIOT_021 (P1)
 *
 * Verifies the ERROR_STATUS.ACCESSINVAL[5] register field behavior.
 *
 * RTL Implementation Note:
 *   ACCESSINVAL fires when TXDATA is written with an INVALID byte-enable pattern
 *   (non-contiguous or non-standard byte lanes). Source:
 *     assign error_access_inval = tx_valid & ~access_valid;
 *   where access_valid is 1 only for aligned 1/2/4 byte patterns:
 *     4'b0001, 4'b0010, 4'b0100, 4'b1000 (single byte)
 *     4'b0011, 4'b0110, 4'b1100 (contiguous 2-byte)
 *     4'b1111 (4-byte word)
 *   This differs from the OpenTitan spec which defines ACCESSINVAL as
 *   "write to protected register while ACTIVE=1".
 *
 * FW Testability:
 *   Standard RISC-V instructions (SW/SH/SB) always produce valid AXI byte
 *   enables, so ACCESSINVAL cannot be triggered from firmware. This test
 *   verifies:
 *     1. ACCESSINVAL=0 after valid TXDATA writes (happy path)
 *     2. ACCESSINVAL[5] bit position and mask are correct
 *     3. ERROR_STATUS W1C works (writing 1 to bit 5 when already 0 has no effect)
 *     4. ACCESSINVAL is NOT gated by ERROR_ENABLE (no corresponding bit in ERROR_ENABLE)
 *     5. Other ERROR_STATUS bits (e.g., UNDERFLOW) are unaffected by ACCESSINVAL W1C
 *
 * Note: Actual ACCESSINVAL triggering requires UVM-level TB injection of
 * non-contiguous byte enables on the TXDATA register write — not testable
 * via CPU firmware.
 *
 * Execution:
 *   make test-sep TEST_NAME=sep_spi_ot_accessinval_test STACK=sim
 *
 * Copyright 2025 Tenstorrent Inc.
 */

#include <stdint.h>
#include <stdio.h>
#include "och_sep_top_reg.h"
#include "och_sep_common.h"
#include "test_completion.h"
#include "sep_outbound_filter.h"
#include "spi_clk.h"

static void configure_spi_mux_ot(void)
{
    OCH_SEP_SPI_MUX_CTRL_SPI_MUX_CTRL_reg_u spi_mux = {
        .val = OCH_SEP_SPI_MUX_CTRL_SPI_MUX_CTRL_REG_DEFAULT
    };
    spi_mux.f.spi_sel = 1;
    spi_mux.f.cs_force_high = 0;
    WRITE_REG(SEP_EXTERNAL_OCH_SEP_SPI_MUX_CTRL_SPI_MUX_CTRL_REG_ADDR, spi_mux.val);
}

int main(void)
{
    sep_outbound_filter_init();

    printf("\n========================================\n");
    printf("SPI OT ACCESSINVAL Test (TC_SPIOT_021)\n");
    printf("========================================\n\n");

    printf("NOTE: ACCESSINVAL fires on invalid byte-enable writes to TXDATA.\n");
    printf("      Standard RISC-V SW/SH/SB always produce valid byte enables.\n");
    printf("      This test verifies register field behavior (bit pos, W1C, no ERROR_ENABLE gate).\n\n");

    int pass = 1;
    SPI_CONTROLLER_CONTROL_reg_u ctrl;
    SPI_CONTROLLER_CONFIGOPTS_reg_u cfg;
    SPI_CONTROLLER_ERROR_STATUS_reg_u err_status;
    SPI_CONTROLLER_ERROR_ENABLE_reg_u err_enable;
    uint32_t dummy;

    configure_spi_mux_ot();
    printf("SPI mux configured for OpenTitan\n");

    /* Enable controller */
    ctrl.val = SPI_CONTROLLER_CONTROL_REG_DEFAULT;
    ctrl.f.spien = 1;
    ctrl.f.output_en = 1;
    WRITE_REG(SPI_CONTROLLER_CONTROL_REG_ADDR, ctrl.val);

    cfg.val = 0;
    cfg.f.clkdiv = spi_clkdiv();
    WRITE_REG(SPI_CONTROLLER_CONFIGOPTS_REG_ADDR, cfg.val);
    WRITE_REG(SPI_CONTROLLER_CSID_REG_ADDR, 0);

    /* ------------------------------------------------------------------ */
    /* Step 1: Verify ACCESSINVAL=0 initially and after clearing           */
    /* ------------------------------------------------------------------ */
    printf("Step 1: ACCESSINVAL=0 initially\n");
    WRITE_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR, 0xFFFFFFFF);
    err_status.val = READ_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR);
    printf("  ERROR_STATUS after clear: 0x%08x, ACCESSINVAL=%u\n",
           err_status.val, err_status.f.accessinval);
    if (err_status.f.accessinval != 0) {
        printf("  FAIL: ACCESSINVAL should be 0 initially\n");
        pass = 0;
    } else {
        printf("  PASS: ACCESSINVAL=0 after clear\n");
    }

    /* ------------------------------------------------------------------ */
    /* Step 2: Valid TXDATA writes must NOT trigger ACCESSINVAL            */
    /* SW/SH/SB from RISC-V always produce valid aligned byte enables      */
    /* ------------------------------------------------------------------ */
    printf("\nStep 2: Valid TXDATA writes (SW, SH, SB) must not trigger ACCESSINVAL\n");
    WRITE_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR, 0xFFFFFFFF);

    /* Full-word write (SW → byte-enable = 4'b1111, valid) */
    WRITE_REG(SPI_CONTROLLER_TXDATA_REG_ADDR, 0x12345678);
    err_status.val = READ_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR);
    printf("  After 32-bit TXDATA write: ACCESSINVAL=%u (expected 0)\n",
           err_status.f.accessinval);
    if (err_status.f.accessinval != 0) {
        printf("  FAIL: ACCESSINVAL set by valid 32-bit TXDATA write\n");
        pass = 0;
    } else {
        printf("  PASS: 32-bit TXDATA write does not trigger ACCESSINVAL\n");
    }

    /* ------------------------------------------------------------------ */
    /* Step 3: Verify bit mask/position: bit 5 = 0x20 (packed OT map)     */
    /* ------------------------------------------------------------------ */
    printf("\nStep 3: ACCESSINVAL bit position verification (bit 5 = 0x%08x)\n",
           SPI_CONTROLLER_ERROR_STATUS_ACCESSINVAL_MASK);
    if (SPI_CONTROLLER_ERROR_STATUS_ACCESSINVAL_MASK != (1u << 5)) {
        printf("  FAIL: Expected ACCESSINVAL mask = 0x00000020, got 0x%08x\n",
               SPI_CONTROLLER_ERROR_STATUS_ACCESSINVAL_MASK);
        pass = 0;
    } else {
        printf("  PASS: ACCESSINVAL at bit 5 = 0x00000020 (correct)\n");
    }
    if (SPI_CONTROLLER_ERROR_STATUS_ACCESSINVAL_SHIFT != 5) {
        printf("  FAIL: Expected ACCESSINVAL shift = 5, got %u\n",
               SPI_CONTROLLER_ERROR_STATUS_ACCESSINVAL_SHIFT);
        pass = 0;
    } else {
        printf("  PASS: ACCESSINVAL shift = 5 (correct)\n");
    }

    /* ------------------------------------------------------------------ */
    /* Step 4: W1C behavior on already-0 bit (no spurious set)            */
    /* ------------------------------------------------------------------ */
    printf("\nStep 4: W1C write to ACCESSINVAL bit when already 0\n");
    WRITE_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR, SPI_CONTROLLER_ERROR_STATUS_ACCESSINVAL_MASK);
    err_status.val = READ_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR);
    printf("  After W1C (writing 1 to bit 5 when 0): ACCESSINVAL=%u (expected 0)\n",
           err_status.f.accessinval);
    if (err_status.f.accessinval != 0) {
        printf("  FAIL: W1C write to 0 bit must not set it\n");
        pass = 0;
    } else {
        printf("  PASS: W1C write to 0 bit has no effect (correct)\n");
    }

    /* ------------------------------------------------------------------ */
    /* Step 5: ACCESSINVAL is NOT in ERROR_ENABLE (always reported)        */
    /* ERROR_ENABLE packed: CMDBUSY[0] OVERFLOW[1] UNDERFLOW[2] CMDINVAL[3] */
    /* CSIDINVAL[4] — no ACCESSINVAL bit (ERROR_ENABLE width is 5 bits).     */
    /* ------------------------------------------------------------------ */
    printf("\nStep 5: ACCESSINVAL not gated by ERROR_ENABLE (no ACCESSINVAL field)\n");
    err_enable.val = READ_REG(SPI_CONTROLLER_ERROR_ENABLE_REG_ADDR);
    printf("  ERROR_ENABLE=0x%08x (expected no bit 5 — ACCESSINVAL not controllable)\n",
           err_enable.val);
    if ((err_enable.val >> 5) & 1) {
        printf("  FAIL: ERROR_ENABLE has bit 5 set (unexpected)\n");
        pass = 0;
    } else {
        printf("  PASS: ERROR_ENABLE bit 5 = 0 (ACCESSINVAL not gated)\n");
    }

    /* ------------------------------------------------------------------ */
    /* Step 6: Other ERROR_STATUS bits unaffected by ACCESSINVAL W1C      */
    /* Trigger UNDERFLOW (read empty RX FIFO), then W1C only ACCESSINVAL  */
    /* ------------------------------------------------------------------ */
    printf("\nStep 6: ACCESSINVAL W1C does not affect other ERROR_STATUS bits\n");
    WRITE_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR, 0xFFFFFFFF);
    dummy = READ_REG(SPI_CONTROLLER_RXDATA_REG_ADDR);  /* trigger UNDERFLOW */
    (void)dummy;
    err_status.val = READ_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR);
    printf("  UNDERFLOW triggered: ERROR_STATUS=0x%08x, UNDERFLOW=%u\n",
           err_status.val, err_status.f.underflow);
    if (!err_status.f.underflow) {
        printf("  WARN: UNDERFLOW not set (unexpected but not critical for this step)\n");
    }

    /* Write 1 only to bit 5 (ACCESSINVAL W1C) — should not clear UNDERFLOW */
    WRITE_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR, SPI_CONTROLLER_ERROR_STATUS_ACCESSINVAL_MASK);
    err_status.val = READ_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR);
    printf("  After ACCESSINVAL W1C: ERROR_STATUS=0x%08x, UNDERFLOW=%u (expected 1)\n",
           err_status.val, err_status.f.underflow);
    if (!err_status.f.underflow) {
        printf("  FAIL: UNDERFLOW cleared by ACCESSINVAL-only W1C (should not happen)\n");
        pass = 0;
    } else {
        printf("  PASS: UNDERFLOW unaffected by ACCESSINVAL-only W1C\n");
    }

    /* Clear all */
    WRITE_REG(SPI_CONTROLLER_ERROR_STATUS_REG_ADDR, 0xFFFFFFFF);

    printf("\n========================================\n");
    if (pass) {
        printf("=== SPI OT ACCESSINVAL TEST PASSED ===\n");
        printf("    (Register field verification passed;\n");
        printf("     trigger requires non-standard byte enables from TB)\n");
        test_pass(0);
    } else {
        printf("=== SPI OT ACCESSINVAL TEST FAILED ===\n");
        test_fail(0);
    }
    printf("========================================\n");

    while (1) { __asm__("wfi"); }
    return pass ? 0 : -1;
}
