// Seed: 2282812282
module module_0 #(
    parameter id_3 = 32'd94,
    parameter id_4 = 32'd4
) (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic _id_3, _id_4;
  wire id_5;
  logic [id_4 : id_3] id_6;
  always @(posedge id_6 or posedge -1'd0) begin : LABEL_0
    return (1'h0);
  end
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output uwire id_9,
    input uwire id_10
);
  wire id_12;
  assign id_12 = -1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
