
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= FU.OutID2=>B_EX.In                                     Premise(F12)
	S15= B_MEM.Out=>B_WB.In                                     Premise(F13)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S18= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F16)
	S19= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F17)
	S20= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F18)
	S21= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F19)
	S22= FU.Bub_ID=>CU_ID.Bub                                   Premise(F20)
	S23= FU.Halt_ID=>CU_ID.Halt                                 Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F22)
	S25= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F23)
	S26= FU.Bub_IF=>CU_IF.Bub                                   Premise(F24)
	S27= FU.Halt_IF=>CU_IF.Halt                                 Premise(F25)
	S28= ICache.Hit=>CU_IF.ICacheHit                            Premise(F26)
	S29= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F27)
	S30= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F29)
	S32= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F30)
	S33= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F31)
	S34= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F32)
	S35= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F33)
	S36= ICache.Hit=>FU.ICacheHit                               Premise(F34)
	S37= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F35)
	S38= IR_EX.Out=>FU.IR_EX                                    Premise(F36)
	S39= IR_ID.Out=>FU.IR_ID                                    Premise(F37)
	S40= IR_MEM.Out=>FU.IR_MEM                                  Premise(F38)
	S41= IR_WB.Out=>FU.IR_WB                                    Premise(F39)
	S42= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F40)
	S43= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F41)
	S44= ALU.Out=>FU.InEX                                       Premise(F42)
	S45= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F43)
	S46= GPR.Rdata1=>FU.InID1                                   Premise(F44)
	S47= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F45)
	S48= GPR.Rdata2=>FU.InID2                                   Premise(F46)
	S49= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F47)
	S50= ALUOut_MEM.Out=>FU.InMEM                               Premise(F48)
	S51= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F49)
	S52= ALUOut_WB.Out=>FU.InWB                                 Premise(F50)
	S53= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F51)
	S54= IR_ID.Out25_21=>GPR.RReg1                              Premise(F52)
	S55= IR_ID.Out20_16=>GPR.RReg2                              Premise(F53)
	S56= ALUOut_WB.Out=>GPR.WData                               Premise(F54)
	S57= IR_WB.Out15_11=>GPR.WReg                               Premise(F55)
	S58= IMMU.Addr=>IAddrReg.In                                 Premise(F56)
	S59= PC.Out=>ICache.IEA                                     Premise(F57)
	S60= ICache.IEA=addr                                        Path(S5,S59)
	S61= ICache.Hit=ICacheHit(addr)                             ICache-Search(S60)
	S62= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S60,S3)
	S63= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S61,S28)
	S64= FU.ICacheHit=ICacheHit(addr)                           Path(S61,S36)
	S65= ICache.Out=>ICacheReg.In                               Premise(F58)
	S66= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S62,S65)
	S67= PC.Out=>IMMU.IEA                                       Premise(F59)
	S68= IMMU.IEA=addr                                          Path(S5,S67)
	S69= CP0.ASID=>IMMU.PID                                     Premise(F60)
	S70= IMMU.PID=pid                                           Path(S4,S69)
	S71= IMMU.Addr={pid,addr}                                   IMMU-Search(S70,S68)
	S72= IAddrReg.In={pid,addr}                                 Path(S71,S58)
	S73= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S70,S68)
	S74= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S73,S29)
	S75= IR_MEM.Out=>IR_DMMU1.In                                Premise(F61)
	S76= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F62)
	S77= IR_ID.Out=>IR_EX.In                                    Premise(F63)
	S78= ICache.Out=>IR_ID.In                                   Premise(F64)
	S79= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S62,S78)
	S80= ICache.Out=>IR_IMMU.In                                 Premise(F65)
	S81= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S62,S80)
	S82= IR_EX.Out=>IR_MEM.In                                   Premise(F66)
	S83= IR_MEM.Out=>IR_WB.In                                   Premise(F67)
	S84= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F68)
	S85= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F69)
	S86= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F70)
	S87= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F71)
	S88= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F72)
	S89= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F73)
	S90= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F74)
	S91= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F75)
	S92= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F76)
	S93= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F77)
	S94= IR_EX.Out31_26=>CU_EX.Op                               Premise(F78)
	S95= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F79)
	S96= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F80)
	S97= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F81)
	S98= IR_ID.Out31_26=>CU_ID.Op                               Premise(F82)
	S99= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F83)
	S100= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F84)
	S101= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F85)
	S102= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F86)
	S103= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F87)
	S104= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F88)
	S105= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F89)
	S106= IR_WB.Out31_26=>CU_WB.Op                              Premise(F90)
	S107= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F91)
	S108= CtrlA_EX=0                                            Premise(F92)
	S109= CtrlB_EX=0                                            Premise(F93)
	S110= CtrlALUOut_MEM=0                                      Premise(F94)
	S111= CtrlALUOut_DMMU1=0                                    Premise(F95)
	S112= CtrlALUOut_DMMU2=0                                    Premise(F96)
	S113= CtrlALUOut_WB=0                                       Premise(F97)
	S114= CtrlA_MEM=0                                           Premise(F98)
	S115= CtrlA_WB=0                                            Premise(F99)
	S116= CtrlB_MEM=0                                           Premise(F100)
	S117= CtrlB_WB=0                                            Premise(F101)
	S118= CtrlICache=0                                          Premise(F102)
	S119= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S118)
	S120= CtrlIMMU=0                                            Premise(F103)
	S121= CtrlIR_DMMU1=0                                        Premise(F104)
	S122= CtrlIR_DMMU2=0                                        Premise(F105)
	S123= CtrlIR_EX=0                                           Premise(F106)
	S124= CtrlIR_ID=1                                           Premise(F107)
	S125= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S79,S124)
	S126= CtrlIR_IMMU=0                                         Premise(F108)
	S127= CtrlIR_MEM=0                                          Premise(F109)
	S128= CtrlIR_WB=0                                           Premise(F110)
	S129= CtrlGPR=0                                             Premise(F111)
	S130= CtrlIAddrReg=0                                        Premise(F112)
	S131= CtrlPC=0                                              Premise(F113)
	S132= CtrlPCInc=1                                           Premise(F114)
	S133= PC[Out]=addr+4                                        PC-Inc(S1,S131,S132)
	S134= PC[CIA]=addr                                          PC-Inc(S1,S131,S132)
	S135= CtrlIMem=0                                            Premise(F115)
	S136= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S135)
	S137= CtrlICacheReg=0                                       Premise(F116)
	S138= CtrlASIDIn=0                                          Premise(F117)
	S139= CtrlCP0=0                                             Premise(F118)
	S140= CP0[ASID]=pid                                         CP0-Hold(S0,S139)
	S141= CtrlEPCIn=0                                           Premise(F119)
	S142= CtrlExCodeIn=0                                        Premise(F120)
	S143= CtrlIRMux=0                                           Premise(F121)
	S144= GPR[rS]=a                                             Premise(F122)
	S145= GPR[rT]=b                                             Premise(F123)

ID	S146= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S125)
	S147= IR_ID.Out31_26=0                                      IR-Out(S125)
	S148= IR_ID.Out25_21=rS                                     IR-Out(S125)
	S149= IR_ID.Out20_16=rT                                     IR-Out(S125)
	S150= IR_ID.Out15_11=rD                                     IR-Out(S125)
	S151= IR_ID.Out10_6=0                                       IR-Out(S125)
	S152= IR_ID.Out5_0=37                                       IR-Out(S125)
	S153= PC.Out=addr+4                                         PC-Out(S133)
	S154= PC.CIA=addr                                           PC-Out(S134)
	S155= PC.CIA31_28=addr[31:28]                               PC-Out(S134)
	S156= CP0.ASID=pid                                          CP0-Read-ASID(S140)
	S157= A_EX.Out=>ALU.A                                       Premise(F242)
	S158= B_EX.Out=>ALU.B                                       Premise(F243)
	S159= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F244)
	S160= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F245)
	S161= ALU.Out=>ALUOut_MEM.In                                Premise(F246)
	S162= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F247)
	S163= FU.OutID1=>A_EX.In                                    Premise(F248)
	S164= A_MEM.Out=>A_WB.In                                    Premise(F249)
	S165= FU.OutID2=>B_EX.In                                    Premise(F250)
	S166= B_MEM.Out=>B_WB.In                                    Premise(F251)
	S167= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F252)
	S168= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F253)
	S169= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F254)
	S170= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F255)
	S171= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F256)
	S172= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F257)
	S173= FU.Bub_ID=>CU_ID.Bub                                  Premise(F258)
	S174= FU.Halt_ID=>CU_ID.Halt                                Premise(F259)
	S175= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F260)
	S176= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F261)
	S177= FU.Bub_IF=>CU_IF.Bub                                  Premise(F262)
	S178= FU.Halt_IF=>CU_IF.Halt                                Premise(F263)
	S179= ICache.Hit=>CU_IF.ICacheHit                           Premise(F264)
	S180= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F265)
	S181= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F266)
	S182= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F267)
	S183= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F268)
	S184= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F269)
	S185= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F270)
	S186= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F271)
	S187= ICache.Hit=>FU.ICacheHit                              Premise(F272)
	S188= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F273)
	S189= IR_EX.Out=>FU.IR_EX                                   Premise(F274)
	S190= IR_ID.Out=>FU.IR_ID                                   Premise(F275)
	S191= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S146,S190)
	S192= IR_MEM.Out=>FU.IR_MEM                                 Premise(F276)
	S193= IR_WB.Out=>FU.IR_WB                                   Premise(F277)
	S194= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F278)
	S195= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F279)
	S196= ALU.Out=>FU.InEX                                      Premise(F280)
	S197= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F281)
	S198= GPR.Rdata1=>FU.InID1                                  Premise(F282)
	S199= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F283)
	S200= FU.InID1_RReg=rS                                      Path(S148,S199)
	S201= GPR.Rdata2=>FU.InID2                                  Premise(F284)
	S202= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F285)
	S203= FU.InID2_RReg=rT                                      Path(S149,S202)
	S204= ALUOut_MEM.Out=>FU.InMEM                              Premise(F286)
	S205= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F287)
	S206= ALUOut_WB.Out=>FU.InWB                                Premise(F288)
	S207= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F289)
	S208= IR_ID.Out25_21=>GPR.RReg1                             Premise(F290)
	S209= GPR.RReg1=rS                                          Path(S148,S208)
	S210= GPR.Rdata1=a                                          GPR-Read(S209,S144)
	S211= FU.InID1=a                                            Path(S210,S198)
	S212= FU.OutID1=FU(a)                                       FU-Forward(S211)
	S213= A_EX.In=FU(a)                                         Path(S212,S163)
	S214= IR_ID.Out20_16=>GPR.RReg2                             Premise(F291)
	S215= GPR.RReg2=rT                                          Path(S149,S214)
	S216= GPR.Rdata2=b                                          GPR-Read(S215,S145)
	S217= FU.InID2=b                                            Path(S216,S201)
	S218= FU.OutID2=FU(b)                                       FU-Forward(S217)
	S219= B_EX.In=FU(b)                                         Path(S218,S165)
	S220= ALUOut_WB.Out=>GPR.WData                              Premise(F292)
	S221= IR_WB.Out15_11=>GPR.WReg                              Premise(F293)
	S222= IMMU.Addr=>IAddrReg.In                                Premise(F294)
	S223= PC.Out=>ICache.IEA                                    Premise(F295)
	S224= ICache.IEA=addr+4                                     Path(S153,S223)
	S225= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S224)
	S226= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S225,S179)
	S227= FU.ICacheHit=ICacheHit(addr+4)                        Path(S225,S187)
	S228= ICache.Out=>ICacheReg.In                              Premise(F296)
	S229= PC.Out=>IMMU.IEA                                      Premise(F297)
	S230= IMMU.IEA=addr+4                                       Path(S153,S229)
	S231= CP0.ASID=>IMMU.PID                                    Premise(F298)
	S232= IMMU.PID=pid                                          Path(S156,S231)
	S233= IMMU.Addr={pid,addr+4}                                IMMU-Search(S232,S230)
	S234= IAddrReg.In={pid,addr+4}                              Path(S233,S222)
	S235= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S232,S230)
	S236= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S235,S180)
	S237= IR_MEM.Out=>IR_DMMU1.In                               Premise(F299)
	S238= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F300)
	S239= IR_ID.Out=>IR_EX.In                                   Premise(F301)
	S240= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S146,S239)
	S241= ICache.Out=>IR_ID.In                                  Premise(F302)
	S242= ICache.Out=>IR_IMMU.In                                Premise(F303)
	S243= IR_EX.Out=>IR_MEM.In                                  Premise(F304)
	S244= IR_MEM.Out=>IR_WB.In                                  Premise(F305)
	S245= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F306)
	S246= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F307)
	S247= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F308)
	S248= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F309)
	S249= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F310)
	S250= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F311)
	S251= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F312)
	S252= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F313)
	S253= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F314)
	S254= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F315)
	S255= IR_EX.Out31_26=>CU_EX.Op                              Premise(F316)
	S256= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F317)
	S257= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F318)
	S258= CU_ID.IRFunc1=rT                                      Path(S149,S257)
	S259= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F319)
	S260= CU_ID.IRFunc2=rS                                      Path(S148,S259)
	S261= IR_ID.Out31_26=>CU_ID.Op                              Premise(F320)
	S262= CU_ID.Op=0                                            Path(S147,S261)
	S263= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F321)
	S264= CU_ID.IRFunc=37                                       Path(S152,S263)
	S265= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F322)
	S266= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F323)
	S267= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F324)
	S268= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F325)
	S269= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F326)
	S270= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F327)
	S271= IR_WB.Out31_26=>CU_WB.Op                              Premise(F328)
	S272= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F329)
	S273= CtrlA_EX=1                                            Premise(F330)
	S274= [A_EX]=FU(a)                                          A_EX-Write(S213,S273)
	S275= CtrlB_EX=1                                            Premise(F331)
	S276= [B_EX]=FU(b)                                          B_EX-Write(S219,S275)
	S277= CtrlALUOut_MEM=0                                      Premise(F332)
	S278= CtrlALUOut_DMMU1=0                                    Premise(F333)
	S279= CtrlALUOut_DMMU2=0                                    Premise(F334)
	S280= CtrlALUOut_WB=0                                       Premise(F335)
	S281= CtrlA_MEM=0                                           Premise(F336)
	S282= CtrlA_WB=0                                            Premise(F337)
	S283= CtrlB_MEM=0                                           Premise(F338)
	S284= CtrlB_WB=0                                            Premise(F339)
	S285= CtrlICache=0                                          Premise(F340)
	S286= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S119,S285)
	S287= CtrlIMMU=0                                            Premise(F341)
	S288= CtrlIR_DMMU1=0                                        Premise(F342)
	S289= CtrlIR_DMMU2=0                                        Premise(F343)
	S290= CtrlIR_EX=1                                           Premise(F344)
	S291= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S240,S290)
	S292= CtrlIR_ID=0                                           Premise(F345)
	S293= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S125,S292)
	S294= CtrlIR_IMMU=0                                         Premise(F346)
	S295= CtrlIR_MEM=0                                          Premise(F347)
	S296= CtrlIR_WB=0                                           Premise(F348)
	S297= CtrlGPR=0                                             Premise(F349)
	S298= GPR[rS]=a                                             GPR-Hold(S144,S297)
	S299= GPR[rT]=b                                             GPR-Hold(S145,S297)
	S300= CtrlIAddrReg=0                                        Premise(F350)
	S301= CtrlPC=0                                              Premise(F351)
	S302= CtrlPCInc=0                                           Premise(F352)
	S303= PC[CIA]=addr                                          PC-Hold(S134,S302)
	S304= PC[Out]=addr+4                                        PC-Hold(S133,S301,S302)
	S305= CtrlIMem=0                                            Premise(F353)
	S306= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S136,S305)
	S307= CtrlICacheReg=0                                       Premise(F354)
	S308= CtrlASIDIn=0                                          Premise(F355)
	S309= CtrlCP0=0                                             Premise(F356)
	S310= CP0[ASID]=pid                                         CP0-Hold(S140,S309)
	S311= CtrlEPCIn=0                                           Premise(F357)
	S312= CtrlExCodeIn=0                                        Premise(F358)
	S313= CtrlIRMux=0                                           Premise(F359)

EX	S314= A_EX.Out=FU(a)                                        A_EX-Out(S274)
	S315= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S274)
	S316= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S274)
	S317= B_EX.Out=FU(b)                                        B_EX-Out(S276)
	S318= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S276)
	S319= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S276)
	S320= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S291)
	S321= IR_EX.Out31_26=0                                      IR_EX-Out(S291)
	S322= IR_EX.Out25_21=rS                                     IR_EX-Out(S291)
	S323= IR_EX.Out20_16=rT                                     IR_EX-Out(S291)
	S324= IR_EX.Out15_11=rD                                     IR_EX-Out(S291)
	S325= IR_EX.Out10_6=0                                       IR_EX-Out(S291)
	S326= IR_EX.Out5_0=37                                       IR_EX-Out(S291)
	S327= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S293)
	S328= IR_ID.Out31_26=0                                      IR-Out(S293)
	S329= IR_ID.Out25_21=rS                                     IR-Out(S293)
	S330= IR_ID.Out20_16=rT                                     IR-Out(S293)
	S331= IR_ID.Out15_11=rD                                     IR-Out(S293)
	S332= IR_ID.Out10_6=0                                       IR-Out(S293)
	S333= IR_ID.Out5_0=37                                       IR-Out(S293)
	S334= PC.CIA=addr                                           PC-Out(S303)
	S335= PC.CIA31_28=addr[31:28]                               PC-Out(S303)
	S336= PC.Out=addr+4                                         PC-Out(S304)
	S337= CP0.ASID=pid                                          CP0-Read-ASID(S310)
	S338= A_EX.Out=>ALU.A                                       Premise(F360)
	S339= ALU.A=FU(a)                                           Path(S314,S338)
	S340= B_EX.Out=>ALU.B                                       Premise(F361)
	S341= ALU.B=FU(b)                                           Path(S317,S340)
	S342= ALU.Func=6'b000001                                    Premise(F362)
	S343= ALU.Out=FU(a)|FU(b)                                   ALU(S339,S341)
	S344= ALU.Out1_0={FU(a)|FU(b)}[1:0]                         ALU(S339,S341)
	S345= ALU.CMP=Compare0(FU(a)|FU(b))                         ALU(S339,S341)
	S346= ALU.OV=OverFlow(FU(a)|FU(b))                          ALU(S339,S341)
	S347= ALU.CA=Carry(FU(a)|FU(b))                             ALU(S339,S341)
	S348= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F363)
	S349= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F364)
	S350= ALU.Out=>ALUOut_MEM.In                                Premise(F365)
	S351= ALUOut_MEM.In=FU(a)|FU(b)                             Path(S343,S350)
	S352= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F366)
	S353= FU.OutID1=>A_EX.In                                    Premise(F367)
	S354= A_MEM.Out=>A_WB.In                                    Premise(F368)
	S355= FU.OutID2=>B_EX.In                                    Premise(F369)
	S356= B_MEM.Out=>B_WB.In                                    Premise(F370)
	S357= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F371)
	S358= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F372)
	S359= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F373)
	S360= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F374)
	S361= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F375)
	S362= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F376)
	S363= FU.Bub_ID=>CU_ID.Bub                                  Premise(F377)
	S364= FU.Halt_ID=>CU_ID.Halt                                Premise(F378)
	S365= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F379)
	S366= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F380)
	S367= FU.Bub_IF=>CU_IF.Bub                                  Premise(F381)
	S368= FU.Halt_IF=>CU_IF.Halt                                Premise(F382)
	S369= ICache.Hit=>CU_IF.ICacheHit                           Premise(F383)
	S370= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F384)
	S371= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F385)
	S372= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F386)
	S373= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F387)
	S374= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F388)
	S375= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F389)
	S376= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F390)
	S377= ICache.Hit=>FU.ICacheHit                              Premise(F391)
	S378= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F392)
	S379= IR_EX.Out=>FU.IR_EX                                   Premise(F393)
	S380= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S320,S379)
	S381= IR_ID.Out=>FU.IR_ID                                   Premise(F394)
	S382= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S327,S381)
	S383= IR_MEM.Out=>FU.IR_MEM                                 Premise(F395)
	S384= IR_WB.Out=>FU.IR_WB                                   Premise(F396)
	S385= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F397)
	S386= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F398)
	S387= ALU.Out=>FU.InEX                                      Premise(F399)
	S388= FU.InEX=FU(a)|FU(b)                                   Path(S343,S387)
	S389= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F400)
	S390= FU.InEX_WReg=rD                                       Path(S324,S389)
	S391= GPR.Rdata1=>FU.InID1                                  Premise(F401)
	S392= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F402)
	S393= FU.InID1_RReg=rS                                      Path(S329,S392)
	S394= GPR.Rdata2=>FU.InID2                                  Premise(F403)
	S395= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F404)
	S396= FU.InID2_RReg=rT                                      Path(S330,S395)
	S397= ALUOut_MEM.Out=>FU.InMEM                              Premise(F405)
	S398= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F406)
	S399= ALUOut_WB.Out=>FU.InWB                                Premise(F407)
	S400= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F408)
	S401= IR_ID.Out25_21=>GPR.RReg1                             Premise(F409)
	S402= GPR.RReg1=rS                                          Path(S329,S401)
	S403= GPR.Rdata1=a                                          GPR-Read(S402,S298)
	S404= FU.InID1=a                                            Path(S403,S391)
	S405= FU.OutID1=FU(a)                                       FU-Forward(S404)
	S406= A_EX.In=FU(a)                                         Path(S405,S353)
	S407= IR_ID.Out20_16=>GPR.RReg2                             Premise(F410)
	S408= GPR.RReg2=rT                                          Path(S330,S407)
	S409= GPR.Rdata2=b                                          GPR-Read(S408,S299)
	S410= FU.InID2=b                                            Path(S409,S394)
	S411= FU.OutID2=FU(b)                                       FU-Forward(S410)
	S412= B_EX.In=FU(b)                                         Path(S411,S355)
	S413= ALUOut_WB.Out=>GPR.WData                              Premise(F411)
	S414= IR_WB.Out15_11=>GPR.WReg                              Premise(F412)
	S415= IMMU.Addr=>IAddrReg.In                                Premise(F413)
	S416= PC.Out=>ICache.IEA                                    Premise(F414)
	S417= ICache.IEA=addr+4                                     Path(S336,S416)
	S418= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S417)
	S419= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S418,S369)
	S420= FU.ICacheHit=ICacheHit(addr+4)                        Path(S418,S377)
	S421= ICache.Out=>ICacheReg.In                              Premise(F415)
	S422= PC.Out=>IMMU.IEA                                      Premise(F416)
	S423= IMMU.IEA=addr+4                                       Path(S336,S422)
	S424= CP0.ASID=>IMMU.PID                                    Premise(F417)
	S425= IMMU.PID=pid                                          Path(S337,S424)
	S426= IMMU.Addr={pid,addr+4}                                IMMU-Search(S425,S423)
	S427= IAddrReg.In={pid,addr+4}                              Path(S426,S415)
	S428= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S425,S423)
	S429= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S428,S370)
	S430= IR_MEM.Out=>IR_DMMU1.In                               Premise(F418)
	S431= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F419)
	S432= IR_ID.Out=>IR_EX.In                                   Premise(F420)
	S433= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S327,S432)
	S434= ICache.Out=>IR_ID.In                                  Premise(F421)
	S435= ICache.Out=>IR_IMMU.In                                Premise(F422)
	S436= IR_EX.Out=>IR_MEM.In                                  Premise(F423)
	S437= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S320,S436)
	S438= IR_MEM.Out=>IR_WB.In                                  Premise(F424)
	S439= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F425)
	S440= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F426)
	S441= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F427)
	S442= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F428)
	S443= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F429)
	S444= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F430)
	S445= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F431)
	S446= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F432)
	S447= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F433)
	S448= CU_EX.IRFunc1=rT                                      Path(S323,S447)
	S449= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F434)
	S450= CU_EX.IRFunc2=rS                                      Path(S322,S449)
	S451= IR_EX.Out31_26=>CU_EX.Op                              Premise(F435)
	S452= CU_EX.Op=0                                            Path(S321,S451)
	S453= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F436)
	S454= CU_EX.IRFunc=37                                       Path(S326,S453)
	S455= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F437)
	S456= CU_ID.IRFunc1=rT                                      Path(S330,S455)
	S457= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F438)
	S458= CU_ID.IRFunc2=rS                                      Path(S329,S457)
	S459= IR_ID.Out31_26=>CU_ID.Op                              Premise(F439)
	S460= CU_ID.Op=0                                            Path(S328,S459)
	S461= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F440)
	S462= CU_ID.IRFunc=37                                       Path(S333,S461)
	S463= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F441)
	S464= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F442)
	S465= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F443)
	S466= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F444)
	S467= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F445)
	S468= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F446)
	S469= IR_WB.Out31_26=>CU_WB.Op                              Premise(F447)
	S470= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F448)
	S471= CtrlA_EX=0                                            Premise(F449)
	S472= [A_EX]=FU(a)                                          A_EX-Hold(S274,S471)
	S473= CtrlB_EX=0                                            Premise(F450)
	S474= [B_EX]=FU(b)                                          B_EX-Hold(S276,S473)
	S475= CtrlALUOut_MEM=1                                      Premise(F451)
	S476= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Write(S351,S475)
	S477= CtrlALUOut_DMMU1=0                                    Premise(F452)
	S478= CtrlALUOut_DMMU2=0                                    Premise(F453)
	S479= CtrlALUOut_WB=0                                       Premise(F454)
	S480= CtrlA_MEM=0                                           Premise(F455)
	S481= CtrlA_WB=0                                            Premise(F456)
	S482= CtrlB_MEM=0                                           Premise(F457)
	S483= CtrlB_WB=0                                            Premise(F458)
	S484= CtrlICache=0                                          Premise(F459)
	S485= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S286,S484)
	S486= CtrlIMMU=0                                            Premise(F460)
	S487= CtrlIR_DMMU1=0                                        Premise(F461)
	S488= CtrlIR_DMMU2=0                                        Premise(F462)
	S489= CtrlIR_EX=0                                           Premise(F463)
	S490= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S291,S489)
	S491= CtrlIR_ID=0                                           Premise(F464)
	S492= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S293,S491)
	S493= CtrlIR_IMMU=0                                         Premise(F465)
	S494= CtrlIR_MEM=1                                          Premise(F466)
	S495= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Write(S437,S494)
	S496= CtrlIR_WB=0                                           Premise(F467)
	S497= CtrlGPR=0                                             Premise(F468)
	S498= GPR[rS]=a                                             GPR-Hold(S298,S497)
	S499= GPR[rT]=b                                             GPR-Hold(S299,S497)
	S500= CtrlIAddrReg=0                                        Premise(F469)
	S501= CtrlPC=0                                              Premise(F470)
	S502= CtrlPCInc=0                                           Premise(F471)
	S503= PC[CIA]=addr                                          PC-Hold(S303,S502)
	S504= PC[Out]=addr+4                                        PC-Hold(S304,S501,S502)
	S505= CtrlIMem=0                                            Premise(F472)
	S506= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S306,S505)
	S507= CtrlICacheReg=0                                       Premise(F473)
	S508= CtrlASIDIn=0                                          Premise(F474)
	S509= CtrlCP0=0                                             Premise(F475)
	S510= CP0[ASID]=pid                                         CP0-Hold(S310,S509)
	S511= CtrlEPCIn=0                                           Premise(F476)
	S512= CtrlExCodeIn=0                                        Premise(F477)
	S513= CtrlIRMux=0                                           Premise(F478)

MEM	S514= A_EX.Out=FU(a)                                        A_EX-Out(S472)
	S515= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S472)
	S516= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S472)
	S517= B_EX.Out=FU(b)                                        B_EX-Out(S474)
	S518= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S474)
	S519= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S474)
	S520= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S476)
	S521= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S476)
	S522= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S476)
	S523= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S490)
	S524= IR_EX.Out31_26=0                                      IR_EX-Out(S490)
	S525= IR_EX.Out25_21=rS                                     IR_EX-Out(S490)
	S526= IR_EX.Out20_16=rT                                     IR_EX-Out(S490)
	S527= IR_EX.Out15_11=rD                                     IR_EX-Out(S490)
	S528= IR_EX.Out10_6=0                                       IR_EX-Out(S490)
	S529= IR_EX.Out5_0=37                                       IR_EX-Out(S490)
	S530= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S492)
	S531= IR_ID.Out31_26=0                                      IR-Out(S492)
	S532= IR_ID.Out25_21=rS                                     IR-Out(S492)
	S533= IR_ID.Out20_16=rT                                     IR-Out(S492)
	S534= IR_ID.Out15_11=rD                                     IR-Out(S492)
	S535= IR_ID.Out10_6=0                                       IR-Out(S492)
	S536= IR_ID.Out5_0=37                                       IR-Out(S492)
	S537= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S495)
	S538= IR_MEM.Out31_26=0                                     IR_MEM-Out(S495)
	S539= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S495)
	S540= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S495)
	S541= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S495)
	S542= IR_MEM.Out10_6=0                                      IR_MEM-Out(S495)
	S543= IR_MEM.Out5_0=37                                      IR_MEM-Out(S495)
	S544= PC.CIA=addr                                           PC-Out(S503)
	S545= PC.CIA31_28=addr[31:28]                               PC-Out(S503)
	S546= PC.Out=addr+4                                         PC-Out(S504)
	S547= CP0.ASID=pid                                          CP0-Read-ASID(S510)
	S548= A_EX.Out=>ALU.A                                       Premise(F479)
	S549= ALU.A=FU(a)                                           Path(S514,S548)
	S550= B_EX.Out=>ALU.B                                       Premise(F480)
	S551= ALU.B=FU(b)                                           Path(S517,S550)
	S552= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F481)
	S553= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S520,S552)
	S554= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F482)
	S555= ALU.Out=>ALUOut_MEM.In                                Premise(F483)
	S556= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F484)
	S557= ALUOut_WB.In=FU(a)|FU(b)                              Path(S520,S556)
	S558= FU.OutID1=>A_EX.In                                    Premise(F485)
	S559= A_MEM.Out=>A_WB.In                                    Premise(F486)
	S560= FU.OutID2=>B_EX.In                                    Premise(F487)
	S561= B_MEM.Out=>B_WB.In                                    Premise(F488)
	S562= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F489)
	S563= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F490)
	S564= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F491)
	S565= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F492)
	S566= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F493)
	S567= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F494)
	S568= FU.Bub_ID=>CU_ID.Bub                                  Premise(F495)
	S569= FU.Halt_ID=>CU_ID.Halt                                Premise(F496)
	S570= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F497)
	S571= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F498)
	S572= FU.Bub_IF=>CU_IF.Bub                                  Premise(F499)
	S573= FU.Halt_IF=>CU_IF.Halt                                Premise(F500)
	S574= ICache.Hit=>CU_IF.ICacheHit                           Premise(F501)
	S575= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F502)
	S576= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F503)
	S577= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F504)
	S578= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F505)
	S579= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F506)
	S580= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F507)
	S581= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F508)
	S582= ICache.Hit=>FU.ICacheHit                              Premise(F509)
	S583= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F510)
	S584= IR_EX.Out=>FU.IR_EX                                   Premise(F511)
	S585= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S523,S584)
	S586= IR_ID.Out=>FU.IR_ID                                   Premise(F512)
	S587= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S530,S586)
	S588= IR_MEM.Out=>FU.IR_MEM                                 Premise(F513)
	S589= FU.IR_MEM={0,rS,rT,rD,0,37}                           Path(S537,S588)
	S590= IR_WB.Out=>FU.IR_WB                                   Premise(F514)
	S591= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F515)
	S592= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F516)
	S593= ALU.Out=>FU.InEX                                      Premise(F517)
	S594= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F518)
	S595= FU.InEX_WReg=rD                                       Path(S527,S594)
	S596= GPR.Rdata1=>FU.InID1                                  Premise(F519)
	S597= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F520)
	S598= FU.InID1_RReg=rS                                      Path(S532,S597)
	S599= GPR.Rdata2=>FU.InID2                                  Premise(F521)
	S600= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F522)
	S601= FU.InID2_RReg=rT                                      Path(S533,S600)
	S602= ALUOut_MEM.Out=>FU.InMEM                              Premise(F523)
	S603= FU.InMEM=FU(a)|FU(b)                                  Path(S520,S602)
	S604= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F524)
	S605= FU.InMEM_WReg=rD                                      Path(S541,S604)
	S606= ALUOut_WB.Out=>FU.InWB                                Premise(F525)
	S607= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F526)
	S608= IR_ID.Out25_21=>GPR.RReg1                             Premise(F527)
	S609= GPR.RReg1=rS                                          Path(S532,S608)
	S610= GPR.Rdata1=a                                          GPR-Read(S609,S498)
	S611= FU.InID1=a                                            Path(S610,S596)
	S612= FU.OutID1=FU(a)                                       FU-Forward(S611)
	S613= A_EX.In=FU(a)                                         Path(S612,S558)
	S614= IR_ID.Out20_16=>GPR.RReg2                             Premise(F528)
	S615= GPR.RReg2=rT                                          Path(S533,S614)
	S616= GPR.Rdata2=b                                          GPR-Read(S615,S499)
	S617= FU.InID2=b                                            Path(S616,S599)
	S618= FU.OutID2=FU(b)                                       FU-Forward(S617)
	S619= B_EX.In=FU(b)                                         Path(S618,S560)
	S620= ALUOut_WB.Out=>GPR.WData                              Premise(F529)
	S621= IR_WB.Out15_11=>GPR.WReg                              Premise(F530)
	S622= IMMU.Addr=>IAddrReg.In                                Premise(F531)
	S623= PC.Out=>ICache.IEA                                    Premise(F532)
	S624= ICache.IEA=addr+4                                     Path(S546,S623)
	S625= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S624)
	S626= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S625,S574)
	S627= FU.ICacheHit=ICacheHit(addr+4)                        Path(S625,S582)
	S628= ICache.Out=>ICacheReg.In                              Premise(F533)
	S629= PC.Out=>IMMU.IEA                                      Premise(F534)
	S630= IMMU.IEA=addr+4                                       Path(S546,S629)
	S631= CP0.ASID=>IMMU.PID                                    Premise(F535)
	S632= IMMU.PID=pid                                          Path(S547,S631)
	S633= IMMU.Addr={pid,addr+4}                                IMMU-Search(S632,S630)
	S634= IAddrReg.In={pid,addr+4}                              Path(S633,S622)
	S635= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S632,S630)
	S636= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S635,S575)
	S637= IR_MEM.Out=>IR_DMMU1.In                               Premise(F536)
	S638= IR_DMMU1.In={0,rS,rT,rD,0,37}                         Path(S537,S637)
	S639= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F537)
	S640= IR_ID.Out=>IR_EX.In                                   Premise(F538)
	S641= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S530,S640)
	S642= ICache.Out=>IR_ID.In                                  Premise(F539)
	S643= ICache.Out=>IR_IMMU.In                                Premise(F540)
	S644= IR_EX.Out=>IR_MEM.In                                  Premise(F541)
	S645= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S523,S644)
	S646= IR_MEM.Out=>IR_WB.In                                  Premise(F542)
	S647= IR_WB.In={0,rS,rT,rD,0,37}                            Path(S537,S646)
	S648= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F543)
	S649= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F544)
	S650= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F545)
	S651= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F546)
	S652= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F547)
	S653= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F548)
	S654= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F549)
	S655= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F550)
	S656= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F551)
	S657= CU_EX.IRFunc1=rT                                      Path(S526,S656)
	S658= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F552)
	S659= CU_EX.IRFunc2=rS                                      Path(S525,S658)
	S660= IR_EX.Out31_26=>CU_EX.Op                              Premise(F553)
	S661= CU_EX.Op=0                                            Path(S524,S660)
	S662= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F554)
	S663= CU_EX.IRFunc=37                                       Path(S529,S662)
	S664= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F555)
	S665= CU_ID.IRFunc1=rT                                      Path(S533,S664)
	S666= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F556)
	S667= CU_ID.IRFunc2=rS                                      Path(S532,S666)
	S668= IR_ID.Out31_26=>CU_ID.Op                              Premise(F557)
	S669= CU_ID.Op=0                                            Path(S531,S668)
	S670= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F558)
	S671= CU_ID.IRFunc=37                                       Path(S536,S670)
	S672= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F559)
	S673= CU_MEM.IRFunc1=rT                                     Path(S540,S672)
	S674= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F560)
	S675= CU_MEM.IRFunc2=rS                                     Path(S539,S674)
	S676= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F561)
	S677= CU_MEM.Op=0                                           Path(S538,S676)
	S678= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F562)
	S679= CU_MEM.IRFunc=37                                      Path(S543,S678)
	S680= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F563)
	S681= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F564)
	S682= IR_WB.Out31_26=>CU_WB.Op                              Premise(F565)
	S683= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F566)
	S684= CtrlA_EX=0                                            Premise(F567)
	S685= [A_EX]=FU(a)                                          A_EX-Hold(S472,S684)
	S686= CtrlB_EX=0                                            Premise(F568)
	S687= [B_EX]=FU(b)                                          B_EX-Hold(S474,S686)
	S688= CtrlALUOut_MEM=0                                      Premise(F569)
	S689= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S476,S688)
	S690= CtrlALUOut_DMMU1=1                                    Premise(F570)
	S691= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Write(S553,S690)
	S692= CtrlALUOut_DMMU2=0                                    Premise(F571)
	S693= CtrlALUOut_WB=1                                       Premise(F572)
	S694= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Write(S557,S693)
	S695= CtrlA_MEM=0                                           Premise(F573)
	S696= CtrlA_WB=1                                            Premise(F574)
	S697= CtrlB_MEM=0                                           Premise(F575)
	S698= CtrlB_WB=1                                            Premise(F576)
	S699= CtrlICache=0                                          Premise(F577)
	S700= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S485,S699)
	S701= CtrlIMMU=0                                            Premise(F578)
	S702= CtrlIR_DMMU1=1                                        Premise(F579)
	S703= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Write(S638,S702)
	S704= CtrlIR_DMMU2=0                                        Premise(F580)
	S705= CtrlIR_EX=0                                           Premise(F581)
	S706= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S490,S705)
	S707= CtrlIR_ID=0                                           Premise(F582)
	S708= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S492,S707)
	S709= CtrlIR_IMMU=0                                         Premise(F583)
	S710= CtrlIR_MEM=0                                          Premise(F584)
	S711= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S495,S710)
	S712= CtrlIR_WB=1                                           Premise(F585)
	S713= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Write(S647,S712)
	S714= CtrlGPR=0                                             Premise(F586)
	S715= GPR[rS]=a                                             GPR-Hold(S498,S714)
	S716= GPR[rT]=b                                             GPR-Hold(S499,S714)
	S717= CtrlIAddrReg=0                                        Premise(F587)
	S718= CtrlPC=0                                              Premise(F588)
	S719= CtrlPCInc=0                                           Premise(F589)
	S720= PC[CIA]=addr                                          PC-Hold(S503,S719)
	S721= PC[Out]=addr+4                                        PC-Hold(S504,S718,S719)
	S722= CtrlIMem=0                                            Premise(F590)
	S723= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S506,S722)
	S724= CtrlICacheReg=0                                       Premise(F591)
	S725= CtrlASIDIn=0                                          Premise(F592)
	S726= CtrlCP0=0                                             Premise(F593)
	S727= CP0[ASID]=pid                                         CP0-Hold(S510,S726)
	S728= CtrlEPCIn=0                                           Premise(F594)
	S729= CtrlExCodeIn=0                                        Premise(F595)
	S730= CtrlIRMux=0                                           Premise(F596)

WB	S731= A_EX.Out=FU(a)                                        A_EX-Out(S685)
	S732= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S685)
	S733= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S685)
	S734= B_EX.Out=FU(b)                                        B_EX-Out(S687)
	S735= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S687)
	S736= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S687)
	S737= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S689)
	S738= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S689)
	S739= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S689)
	S740= ALUOut_DMMU1.Out=FU(a)|FU(b)                          ALUOut_DMMU1-Out(S691)
	S741= ALUOut_DMMU1.Out1_0={FU(a)|FU(b)}[1:0]                ALUOut_DMMU1-Out(S691)
	S742= ALUOut_DMMU1.Out4_0={FU(a)|FU(b)}[4:0]                ALUOut_DMMU1-Out(S691)
	S743= ALUOut_WB.Out=FU(a)|FU(b)                             ALUOut_WB-Out(S694)
	S744= ALUOut_WB.Out1_0={FU(a)|FU(b)}[1:0]                   ALUOut_WB-Out(S694)
	S745= ALUOut_WB.Out4_0={FU(a)|FU(b)}[4:0]                   ALUOut_WB-Out(S694)
	S746= IR_DMMU1.Out={0,rS,rT,rD,0,37}                        IR_DMMU1-Out(S703)
	S747= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S703)
	S748= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S703)
	S749= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S703)
	S750= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S703)
	S751= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S703)
	S752= IR_DMMU1.Out5_0=37                                    IR_DMMU1-Out(S703)
	S753= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S706)
	S754= IR_EX.Out31_26=0                                      IR_EX-Out(S706)
	S755= IR_EX.Out25_21=rS                                     IR_EX-Out(S706)
	S756= IR_EX.Out20_16=rT                                     IR_EX-Out(S706)
	S757= IR_EX.Out15_11=rD                                     IR_EX-Out(S706)
	S758= IR_EX.Out10_6=0                                       IR_EX-Out(S706)
	S759= IR_EX.Out5_0=37                                       IR_EX-Out(S706)
	S760= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S708)
	S761= IR_ID.Out31_26=0                                      IR-Out(S708)
	S762= IR_ID.Out25_21=rS                                     IR-Out(S708)
	S763= IR_ID.Out20_16=rT                                     IR-Out(S708)
	S764= IR_ID.Out15_11=rD                                     IR-Out(S708)
	S765= IR_ID.Out10_6=0                                       IR-Out(S708)
	S766= IR_ID.Out5_0=37                                       IR-Out(S708)
	S767= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S711)
	S768= IR_MEM.Out31_26=0                                     IR_MEM-Out(S711)
	S769= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S711)
	S770= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S711)
	S771= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S711)
	S772= IR_MEM.Out10_6=0                                      IR_MEM-Out(S711)
	S773= IR_MEM.Out5_0=37                                      IR_MEM-Out(S711)
	S774= IR_WB.Out={0,rS,rT,rD,0,37}                           IR-Out(S713)
	S775= IR_WB.Out31_26=0                                      IR-Out(S713)
	S776= IR_WB.Out25_21=rS                                     IR-Out(S713)
	S777= IR_WB.Out20_16=rT                                     IR-Out(S713)
	S778= IR_WB.Out15_11=rD                                     IR-Out(S713)
	S779= IR_WB.Out10_6=0                                       IR-Out(S713)
	S780= IR_WB.Out5_0=37                                       IR-Out(S713)
	S781= PC.CIA=addr                                           PC-Out(S720)
	S782= PC.CIA31_28=addr[31:28]                               PC-Out(S720)
	S783= PC.Out=addr+4                                         PC-Out(S721)
	S784= CP0.ASID=pid                                          CP0-Read-ASID(S727)
	S785= A_EX.Out=>ALU.A                                       Premise(F833)
	S786= ALU.A=FU(a)                                           Path(S731,S785)
	S787= B_EX.Out=>ALU.B                                       Premise(F834)
	S788= ALU.B=FU(b)                                           Path(S734,S787)
	S789= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F835)
	S790= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S737,S789)
	S791= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F836)
	S792= ALUOut_DMMU2.In=FU(a)|FU(b)                           Path(S740,S791)
	S793= ALU.Out=>ALUOut_MEM.In                                Premise(F837)
	S794= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F838)
	S795= ALUOut_WB.In=FU(a)|FU(b)                              Path(S737,S794)
	S796= FU.OutID1=>A_EX.In                                    Premise(F839)
	S797= A_MEM.Out=>A_WB.In                                    Premise(F840)
	S798= FU.OutID2=>B_EX.In                                    Premise(F841)
	S799= B_MEM.Out=>B_WB.In                                    Premise(F842)
	S800= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F843)
	S801= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F844)
	S802= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F845)
	S803= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F846)
	S804= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F847)
	S805= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F848)
	S806= FU.Bub_ID=>CU_ID.Bub                                  Premise(F849)
	S807= FU.Halt_ID=>CU_ID.Halt                                Premise(F850)
	S808= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F851)
	S809= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F852)
	S810= FU.Bub_IF=>CU_IF.Bub                                  Premise(F853)
	S811= FU.Halt_IF=>CU_IF.Halt                                Premise(F854)
	S812= ICache.Hit=>CU_IF.ICacheHit                           Premise(F855)
	S813= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F856)
	S814= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F857)
	S815= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F858)
	S816= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F859)
	S817= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F860)
	S818= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F861)
	S819= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F862)
	S820= ICache.Hit=>FU.ICacheHit                              Premise(F863)
	S821= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F864)
	S822= FU.IR_DMMU1={0,rS,rT,rD,0,37}                         Path(S746,S821)
	S823= IR_EX.Out=>FU.IR_EX                                   Premise(F865)
	S824= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S753,S823)
	S825= IR_ID.Out=>FU.IR_ID                                   Premise(F866)
	S826= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S760,S825)
	S827= IR_MEM.Out=>FU.IR_MEM                                 Premise(F867)
	S828= FU.IR_MEM={0,rS,rT,rD,0,37}                           Path(S767,S827)
	S829= IR_WB.Out=>FU.IR_WB                                   Premise(F868)
	S830= FU.IR_WB={0,rS,rT,rD,0,37}                            Path(S774,S829)
	S831= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F869)
	S832= FU.InDMMU1=FU(a)|FU(b)                                Path(S740,S831)
	S833= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F870)
	S834= FU.InDMMU1_WReg=rD                                    Path(S750,S833)
	S835= ALU.Out=>FU.InEX                                      Premise(F871)
	S836= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F872)
	S837= FU.InEX_WReg=rD                                       Path(S757,S836)
	S838= GPR.Rdata1=>FU.InID1                                  Premise(F873)
	S839= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F874)
	S840= FU.InID1_RReg=rS                                      Path(S762,S839)
	S841= GPR.Rdata2=>FU.InID2                                  Premise(F875)
	S842= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F876)
	S843= FU.InID2_RReg=rT                                      Path(S763,S842)
	S844= ALUOut_MEM.Out=>FU.InMEM                              Premise(F877)
	S845= FU.InMEM=FU(a)|FU(b)                                  Path(S737,S844)
	S846= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F878)
	S847= FU.InMEM_WReg=rD                                      Path(S771,S846)
	S848= ALUOut_WB.Out=>FU.InWB                                Premise(F879)
	S849= FU.InWB=FU(a)|FU(b)                                   Path(S743,S848)
	S850= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F880)
	S851= FU.InWB_WReg=rD                                       Path(S778,S850)
	S852= IR_ID.Out25_21=>GPR.RReg1                             Premise(F881)
	S853= GPR.RReg1=rS                                          Path(S762,S852)
	S854= GPR.Rdata1=a                                          GPR-Read(S853,S715)
	S855= FU.InID1=a                                            Path(S854,S838)
	S856= FU.OutID1=FU(a)                                       FU-Forward(S855)
	S857= A_EX.In=FU(a)                                         Path(S856,S796)
	S858= IR_ID.Out20_16=>GPR.RReg2                             Premise(F882)
	S859= GPR.RReg2=rT                                          Path(S763,S858)
	S860= GPR.Rdata2=b                                          GPR-Read(S859,S716)
	S861= FU.InID2=b                                            Path(S860,S841)
	S862= FU.OutID2=FU(b)                                       FU-Forward(S861)
	S863= B_EX.In=FU(b)                                         Path(S862,S798)
	S864= ALUOut_WB.Out=>GPR.WData                              Premise(F883)
	S865= GPR.WData=FU(a)|FU(b)                                 Path(S743,S864)
	S866= IR_WB.Out15_11=>GPR.WReg                              Premise(F884)
	S867= GPR.WReg=rD                                           Path(S778,S866)
	S868= IMMU.Addr=>IAddrReg.In                                Premise(F885)
	S869= PC.Out=>ICache.IEA                                    Premise(F886)
	S870= ICache.IEA=addr+4                                     Path(S783,S869)
	S871= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S870)
	S872= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S871,S812)
	S873= FU.ICacheHit=ICacheHit(addr+4)                        Path(S871,S820)
	S874= ICache.Out=>ICacheReg.In                              Premise(F887)
	S875= PC.Out=>IMMU.IEA                                      Premise(F888)
	S876= IMMU.IEA=addr+4                                       Path(S783,S875)
	S877= CP0.ASID=>IMMU.PID                                    Premise(F889)
	S878= IMMU.PID=pid                                          Path(S784,S877)
	S879= IMMU.Addr={pid,addr+4}                                IMMU-Search(S878,S876)
	S880= IAddrReg.In={pid,addr+4}                              Path(S879,S868)
	S881= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S878,S876)
	S882= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S881,S813)
	S883= IR_MEM.Out=>IR_DMMU1.In                               Premise(F890)
	S884= IR_DMMU1.In={0,rS,rT,rD,0,37}                         Path(S767,S883)
	S885= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F891)
	S886= IR_DMMU2.In={0,rS,rT,rD,0,37}                         Path(S746,S885)
	S887= IR_ID.Out=>IR_EX.In                                   Premise(F892)
	S888= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S760,S887)
	S889= ICache.Out=>IR_ID.In                                  Premise(F893)
	S890= ICache.Out=>IR_IMMU.In                                Premise(F894)
	S891= IR_EX.Out=>IR_MEM.In                                  Premise(F895)
	S892= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S753,S891)
	S893= IR_MEM.Out=>IR_WB.In                                  Premise(F896)
	S894= IR_WB.In={0,rS,rT,rD,0,37}                            Path(S767,S893)
	S895= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F897)
	S896= CU_DMMU1.IRFunc1=rT                                   Path(S749,S895)
	S897= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F898)
	S898= CU_DMMU1.IRFunc2=rS                                   Path(S748,S897)
	S899= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F899)
	S900= CU_DMMU1.Op=0                                         Path(S747,S899)
	S901= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F900)
	S902= CU_DMMU1.IRFunc=37                                    Path(S752,S901)
	S903= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F901)
	S904= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F902)
	S905= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F903)
	S906= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F904)
	S907= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F905)
	S908= CU_EX.IRFunc1=rT                                      Path(S756,S907)
	S909= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F906)
	S910= CU_EX.IRFunc2=rS                                      Path(S755,S909)
	S911= IR_EX.Out31_26=>CU_EX.Op                              Premise(F907)
	S912= CU_EX.Op=0                                            Path(S754,S911)
	S913= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F908)
	S914= CU_EX.IRFunc=37                                       Path(S759,S913)
	S915= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F909)
	S916= CU_ID.IRFunc1=rT                                      Path(S763,S915)
	S917= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F910)
	S918= CU_ID.IRFunc2=rS                                      Path(S762,S917)
	S919= IR_ID.Out31_26=>CU_ID.Op                              Premise(F911)
	S920= CU_ID.Op=0                                            Path(S761,S919)
	S921= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F912)
	S922= CU_ID.IRFunc=37                                       Path(S766,S921)
	S923= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F913)
	S924= CU_MEM.IRFunc1=rT                                     Path(S770,S923)
	S925= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F914)
	S926= CU_MEM.IRFunc2=rS                                     Path(S769,S925)
	S927= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F915)
	S928= CU_MEM.Op=0                                           Path(S768,S927)
	S929= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F916)
	S930= CU_MEM.IRFunc=37                                      Path(S773,S929)
	S931= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F917)
	S932= CU_WB.IRFunc1=rT                                      Path(S777,S931)
	S933= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F918)
	S934= CU_WB.IRFunc2=rS                                      Path(S776,S933)
	S935= IR_WB.Out31_26=>CU_WB.Op                              Premise(F919)
	S936= CU_WB.Op=0                                            Path(S775,S935)
	S937= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F920)
	S938= CU_WB.IRFunc=37                                       Path(S780,S937)
	S939= CtrlA_EX=0                                            Premise(F921)
	S940= [A_EX]=FU(a)                                          A_EX-Hold(S685,S939)
	S941= CtrlB_EX=0                                            Premise(F922)
	S942= [B_EX]=FU(b)                                          B_EX-Hold(S687,S941)
	S943= CtrlALUOut_MEM=0                                      Premise(F923)
	S944= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S689,S943)
	S945= CtrlALUOut_DMMU1=0                                    Premise(F924)
	S946= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S691,S945)
	S947= CtrlALUOut_DMMU2=0                                    Premise(F925)
	S948= CtrlALUOut_WB=0                                       Premise(F926)
	S949= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S694,S948)
	S950= CtrlA_MEM=0                                           Premise(F927)
	S951= CtrlA_WB=0                                            Premise(F928)
	S952= CtrlB_MEM=0                                           Premise(F929)
	S953= CtrlB_WB=0                                            Premise(F930)
	S954= CtrlICache=0                                          Premise(F931)
	S955= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S700,S954)
	S956= CtrlIMMU=0                                            Premise(F932)
	S957= CtrlIR_DMMU1=0                                        Premise(F933)
	S958= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Hold(S703,S957)
	S959= CtrlIR_DMMU2=0                                        Premise(F934)
	S960= CtrlIR_EX=0                                           Premise(F935)
	S961= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S706,S960)
	S962= CtrlIR_ID=0                                           Premise(F936)
	S963= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S708,S962)
	S964= CtrlIR_IMMU=0                                         Premise(F937)
	S965= CtrlIR_MEM=0                                          Premise(F938)
	S966= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S711,S965)
	S967= CtrlIR_WB=0                                           Premise(F939)
	S968= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Hold(S713,S967)
	S969= CtrlGPR=1                                             Premise(F940)
	S970= GPR[rD]=FU(a)|FU(b)                                   GPR-Write(S867,S865,S969)
	S971= CtrlIAddrReg=0                                        Premise(F941)
	S972= CtrlPC=0                                              Premise(F942)
	S973= CtrlPCInc=0                                           Premise(F943)
	S974= PC[CIA]=addr                                          PC-Hold(S720,S973)
	S975= PC[Out]=addr+4                                        PC-Hold(S721,S972,S973)
	S976= CtrlIMem=0                                            Premise(F944)
	S977= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S723,S976)
	S978= CtrlICacheReg=0                                       Premise(F945)
	S979= CtrlASIDIn=0                                          Premise(F946)
	S980= CtrlCP0=0                                             Premise(F947)
	S981= CP0[ASID]=pid                                         CP0-Hold(S727,S980)
	S982= CtrlEPCIn=0                                           Premise(F948)
	S983= CtrlExCodeIn=0                                        Premise(F949)
	S984= CtrlIRMux=0                                           Premise(F950)

POST	S940= [A_EX]=FU(a)                                          A_EX-Hold(S685,S939)
	S942= [B_EX]=FU(b)                                          B_EX-Hold(S687,S941)
	S944= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S689,S943)
	S946= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S691,S945)
	S949= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S694,S948)
	S955= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S700,S954)
	S958= [IR_DMMU1]={0,rS,rT,rD,0,37}                          IR_DMMU1-Hold(S703,S957)
	S961= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S706,S960)
	S963= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S708,S962)
	S966= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S711,S965)
	S968= [IR_WB]={0,rS,rT,rD,0,37}                             IR_WB-Hold(S713,S967)
	S970= GPR[rD]=FU(a)|FU(b)                                   GPR-Write(S867,S865,S969)
	S974= PC[CIA]=addr                                          PC-Hold(S720,S973)
	S975= PC[Out]=addr+4                                        PC-Hold(S721,S972,S973)
	S977= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S723,S976)
	S981= CP0[ASID]=pid                                         CP0-Hold(S727,S980)

