{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730077403987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730077403998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 18:03:23 2024 " "Processing started: Sun Oct 27 18:03:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730077403998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730077403998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730077403998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730077404721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730077404722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730077414952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730077414952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "Comparator.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/Comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730077414955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730077414955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuita.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuita.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuitA " "Found entity 1: circuitA" {  } { { "circuitA.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/circuitA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730077414957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730077414957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentDecoder " "Found entity 1: sevenSegmentDecoder" {  } { { "sevenSegmentDecoder.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/sevenSegmentDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730077414960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730077414960 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1730077414962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730077414963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730077414963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730077415070 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "mux inst10000 " "Block or symbol \"mux\" of instance \"inst10000\" overlaps another block or symbol" {  } { { "lab3.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 320 672 768 416 "inst10000" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1730077415094 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10004 " "Primitive \"NOT\" of instance \"inst10004\" not used" {  } { { "lab3.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 120 376 424 152 "inst10004" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1730077415094 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10005 " "Primitive \"NOT\" of instance \"inst10005\" not used" {  } { { "lab3.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 184 376 424 216 "inst10005" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1730077415094 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10007 " "Primitive \"NOT\" of instance \"inst10007\" not used" {  } { { "lab3.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 312 376 424 344 "inst10007" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1730077415094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentDecoder sevenSegmentDecoder:inst13902091 " "Elaborating entity \"sevenSegmentDecoder\" for hierarchy \"sevenSegmentDecoder:inst13902091\"" {  } { { "lab3.bdf" "inst13902091" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 392 848 944 584 "inst13902091" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730077415097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst10000 " "Elaborating entity \"mux\" for hierarchy \"mux:inst10000\"" {  } { { "lab3.bdf" "inst10000" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 320 672 768 416 "inst10000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730077415121 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT ijfaoijf190390 " "Primitive \"NOT\" of instance \"ijfaoijf190390\" not used" {  } { { "mux.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/mux.bdf" { { 240 344 392 272 "ijfaoijf190390" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1730077415155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT sintni113190 " "Primitive \"NOT\" of instance \"sintni113190\" not used" {  } { { "mux.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/mux.bdf" { { 200 344 392 232 "sintni113190" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1730077415155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst598 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst598\"" {  } { { "lab3.bdf" "inst598" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 0 712 808 128 "inst598" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730077415156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA circuitA:inst12120 " "Elaborating entity \"circuitA\" for hierarchy \"circuitA:inst12120\"" {  } { { "lab3.bdf" "inst12120" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 424 472 568 552 "inst12120" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730077415176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab3.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 416 944 1120 432 "HEX0\[0\]" "" } { 432 944 1120 448 "HEX0\[1\]" "" } { 448 944 1120 464 "HEX0\[2\]" "" } { 464 944 1120 480 "HEX0\[3\]" "" } { 480 944 1120 496 "HEX0\[4\]" "" } { 496 944 1120 512 "HEX0\[5\]" "" } { 512 944 1120 528 "HEX0\[6\]" "" } { 528 944 1120 544 "HEX0\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730077415929 "|lab3|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab3.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 0 952 1128 16 "HEX1\[0\]" "" } { 16 952 1128 32 "HEX1\[1\]" "" } { 32 952 1128 48 "HEX1\[2\]" "" } { 48 952 1128 64 "HEX1\[3\]" "" } { 64 952 1128 80 "HEX1\[4\]" "" } { 80 952 1128 96 "HEX1\[5\]" "" } { 96 952 1128 112 "HEX1\[6\]" "" } { 112 952 1128 128 "HEX1\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730077415929 "|lab3|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab3.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 0 952 1128 16 "HEX1\[0\]" "" } { 16 952 1128 32 "HEX1\[1\]" "" } { 32 952 1128 48 "HEX1\[2\]" "" } { 48 952 1128 64 "HEX1\[3\]" "" } { 64 952 1128 80 "HEX1\[4\]" "" } { 80 952 1128 96 "HEX1\[5\]" "" } { 96 952 1128 112 "HEX1\[6\]" "" } { 112 952 1128 128 "HEX1\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730077415929 "|lab3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 0 952 1128 16 "HEX1\[0\]" "" } { 16 952 1128 32 "HEX1\[1\]" "" } { 32 952 1128 48 "HEX1\[2\]" "" } { 48 952 1128 64 "HEX1\[3\]" "" } { 64 952 1128 80 "HEX1\[4\]" "" } { 80 952 1128 96 "HEX1\[5\]" "" } { 96 952 1128 112 "HEX1\[6\]" "" } { 112 952 1128 128 "HEX1\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730077415929 "|lab3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "C:/Users/herob/Documents/eec18/lab3/lab3.bdf" { { 0 952 1128 16 "HEX1\[0\]" "" } { 16 952 1128 32 "HEX1\[1\]" "" } { 32 952 1128 48 "HEX1\[2\]" "" } { 48 952 1128 64 "HEX1\[3\]" "" } { 64 952 1128 80 "HEX1\[4\]" "" } { 80 952 1128 96 "HEX1\[5\]" "" } { 96 952 1128 112 "HEX1\[6\]" "" } { 112 952 1128 128 "HEX1\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730077415929 "|lab3|HEX1[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730077415929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730077416019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730077416936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730077416936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730077417280 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730077417280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730077417280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730077417280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730077417312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 27 18:03:37 2024 " "Processing ended: Sun Oct 27 18:03:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730077417312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730077417312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730077417312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730077417312 ""}
