# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2019.3 linux_x86_64 Jul 24 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# set TB_DUT tb_fsm_counter
# tb_fsm_counter
#  set DEFINE +define+USE_GOOD
# +define+USE_GOOD
#  set SOLCOMMAND NONE
# NONE
#  source scripts/compile_n_runsim.tcl
# ON
# OFF
# work
# nodesign
# lib exist
# 0
# QuestaSim-64 vlog 2019.3 Compiler 2019.07 Jul 24 2019
# Start time: 15:51:29 on Jan 26,2024
# vlog -reportprogress 300 -sv -pedanticerrors -cover 0 -work work -f ../sourcecode/file.list "+define+USE_GOOD" 
# -- Compiling module traffic_ctrl_good
# -- Compiling module traffic_ctrl_bad
# -- Compiling module rgb_grayscaler
# -- Compiling module fsm_counter
# 
# Top level modules:
# 	traffic_ctrl_good
# 	traffic_ctrl_bad
# 	rgb_grayscaler
# 	fsm_counter
# End time: 15:51:29 on Jan 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2019.3 Compiler 2019.07 Jul 24 2019
# Start time: 15:51:29 on Jan 26,2024
# vlog -reportprogress 300 -sv -work work -cover 0 -f ../sourcecode/tb/file.list "+define+USE_GOOD" 
# -- Compiling module rst_gen
# -- Compiling module clk_rst_gen
# -- Compiling module tb_traffic_ctrl
# -- Compiling module tb_rgb_grayscaler
# -- Compiling module tb_fsm_counter
# 
# Top level modules:
# 	tb_traffic_ctrl
# 	tb_rgb_grayscaler
# 	tb_fsm_counter
# End time: 15:51:30 on Jan 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# +acc
# -debugdb
# vsim -voptargs="+acc" -debugdb -pedanticerrors -lib work tb_fsm_counter -suppress PLI-3691 "+define+USE_GOOD" 
# Start time: 15:51:30 on Jan 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.tb_fsm_counter(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.rst_gen(fast)
# Loading work.fsm_counter(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# Finished simulation with           0 Errors.
# TEST SUCCEEDED
# ** Note: $stop    : ../sourcecode/tb/tb_fsm_counter.sv(107)
#    Time: 883 ns  Iteration: 0  Instance: /tb_fsm_counter
# Break in NamedBeginStat acquisition_checker_block at ../sourcecode/tb/tb_fsm_counter.sv line 107
# End time: 15:51:57 on Jan 26,2024, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
