// Seed: 1549503548
`default_nettype id_2 `timescale 1 ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    output id_7
);
  assign id_2 = id_6;
  assign id_7[!1] = id_4;
  logic id_8;
  logic id_9;
  logic id_10;
  assign id_10 = id_1 - {1{1}};
endmodule
