/*
 / _____)             _              | |
( (____  _____ ____ _| |_ _____  ____| |__
 \____ \| ___ |    (_   _) ___ |/ ___)  _ \
 _____) ) ____| | | || |_| ____( (___| | | |
(______/|_____)_|_|_| \__)_____)\____)_| |_|
  (C)2018 Semtech

Description:
    TODO

License: Revised BSD License, see LICENSE.TXT file include in the project
*/


#ifndef _LORAGW_REG_H
#define _LORAGW_REG_H

/* -------------------------------------------------------------------------- */
/* --- DEPENDANCIES --------------------------------------------------------- */

#include <stdint.h>     /* C99 types */
#include <stdbool.h>    /* bool type */

#include "config.h"     /* library configuration options (dynamically generated) */

/* -------------------------------------------------------------------------- */
/* --- INTERNAL SHARED TYPES ------------------------------------------------ */

struct lgw_reg_s {
    int8_t   page;        /*!< page containing the register (-1 for all pages) */
    uint16_t addr;        /*!< base address of the register (15 bit) */
    uint8_t  offs;        /*!< position of the register LSB (between 0 to 7) */
    bool     sign;        /*!< 1 indicates the register is signed (2 complem.) */
    uint8_t  leng;        /*!< number of bits in the register */
    bool     rdon;        /*!< 1 indicates a read-only register */
    int32_t  dflt;        /*!< register default value */
};

/* -------------------------------------------------------------------------- */
/* --- INTERNAL SHARED FUNCTIONS -------------------------------------------- */

int reg_w_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t reg_value);
int reg_r_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t *reg_value);

/* -------------------------------------------------------------------------- */
/* --- PUBLIC MACROS -------------------------------------------------------- */

/* -------------------------------------------------------------------------- */
/* --- PUBLIC CONSTANTS ----------------------------------------------------- */

#define LGW_REG_SUCCESS  0
#define LGW_REG_ERROR    -1

#define SX1302_REG_COMMON_PAGE_PAGE 0
#define SX1302_REG_COMMON_CTRL0_CLK32_RIF_CTRL 1
#define SX1302_REG_COMMON_CTRL0_HOST_RADIO_CTRL 2
#define SX1302_REG_COMMON_CTRL0_RADIO_MISC_EN 3
#define SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_B 4
#define SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_A 5
#define SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_B 6
#define SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_B 7
#define SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_A 8
#define SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_A 9
#define SX1302_REG_COMMON_SPI_DIV_RATIO_SPI_HALF_PERIOD 10
#define SX1302_REG_COMMON_RADIO_SELECT_RADIO_SELECT 11
#define SX1302_REG_COMMON_GEN_GLOBAL_EN 12
#define SX1302_REG_COMMON_GEN_FSK_MODEM_ENABLE 13
#define SX1302_REG_COMMON_GEN_CONCENTRATOR_MODEM_ENABLE 14
#define SX1302_REG_COMMON_GEN_MBWSSF_MODEM_ENABLE 15
#define SX1302_REG_COMMON_VERSION_VERSION 16
#define SX1302_REG_COMMON_DUMMY_DUMMY 17
#define SX1302_REG_AGC_MCU_CTRL_FORCE_HOST_FE_CTRL 18
#define SX1302_REG_AGC_MCU_CTRL_MCU_CLEAR 19
#define SX1302_REG_AGC_MCU_CTRL_HOST_PROG 20
#define SX1302_REG_AGC_MCU_CTRL_PARITY_ERROR 21
#define SX1302_REG_AGC_MCU_MCU_AGC_STATUS_MCU_AGC_STATUS 22
#define SX1302_REG_AGC_MCU_PA_GAIN_PA_B_GAIN 23
#define SX1302_REG_AGC_MCU_PA_GAIN_PA_A_GAIN 24
#define SX1302_REG_AGC_MCU_RF_EN_A_RADIO_RST 25
#define SX1302_REG_AGC_MCU_RF_EN_A_RADIO_EN 26
#define SX1302_REG_AGC_MCU_RF_EN_A_PA_EN 27
#define SX1302_REG_AGC_MCU_RF_EN_A_LNA_EN 28
#define SX1302_REG_AGC_MCU_RF_EN_B_RADIO_RST 29
#define SX1302_REG_AGC_MCU_RF_EN_B_RADIO_EN 30
#define SX1302_REG_AGC_MCU_RF_EN_B_PA_EN 31
#define SX1302_REG_AGC_MCU_RF_EN_B_LNA_EN 32
#define SX1302_REG_AGC_MCU_LUT_TABLE_A_PA_LUT 33
#define SX1302_REG_AGC_MCU_LUT_TABLE_A_LNA_LUT 34
#define SX1302_REG_AGC_MCU_LUT_TABLE_B_PA_LUT 35
#define SX1302_REG_AGC_MCU_LUT_TABLE_B_LNA_LUT 36
#define SX1302_REG_AGC_MCU_UART_CFG_MSBF 37
#define SX1302_REG_AGC_MCU_UART_CFG_PAR_EN 38
#define SX1302_REG_AGC_MCU_UART_CFG_PAR_MODE 39
#define SX1302_REG_AGC_MCU_UART_CFG_START_LEN 40
#define SX1302_REG_AGC_MCU_UART_CFG_STOP_LEN 41
#define SX1302_REG_AGC_MCU_UART_CFG_WORD_LEN 42
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE3_MCU_MAIL_BOX_WR_DATA 43
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE2_MCU_MAIL_BOX_WR_DATA 44
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE1_MCU_MAIL_BOX_WR_DATA 45
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE0_MCU_MAIL_BOX_WR_DATA 46
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE3_MCU_MAIL_BOX_RD_DATA 47
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE2_MCU_MAIL_BOX_RD_DATA 48
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE1_MCU_MAIL_BOX_RD_DATA 49
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE0_MCU_MAIL_BOX_RD_DATA 50
#define SX1302_REG_AGC_MCU_DUMMY_DUMMY3 51
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLKDIV_EN 52
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_B_SEL 53
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_A_SEL 54
#define SX1302_REG_CLK_CTRL_DUMMY_DUMMY 55
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_FSM_CLR 56
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_GPS 57
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_DELAYED 58
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_IMMEDIATE 59
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG 60
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG 61
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG 62
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG 63
#define SX1302_REG_TX_TOP_A_TX_START_DELAY_MSB_TX_START_DELAY 64
#define SX1302_REG_TX_TOP_A_TX_START_DELAY_LSB_TX_START_DELAY 65
#define SX1302_REG_TX_TOP_A_TX_CTRL_WRITE_BUFFER 66
#define SX1302_REG_TX_TOP_A_TX_RAMP_DURATION_TX_RAMP_DURATION 67
#define SX1302_REG_TX_TOP_A_GEN_CFG_0_MODULATION_TYPE 68
#define SX1302_REG_TX_TOP_A_TEST_0_TX_ACTIVE_CTRL 69
#define SX1302_REG_TX_TOP_A_TEST_0_TX_ACTIVE_SEL 70
#define SX1302_REG_TX_TOP_A_TX_FLAG_TX_TIMEOUT 71
#define SX1302_REG_TX_TOP_A_TX_FLAG_PKT_DONE 72
#define SX1302_REG_TX_TOP_A_AGC_TX_BW_AGC_TX_BW 73
#define SX1302_REG_TX_TOP_A_AGC_TX_PWR_AGC_TX_PWR 74
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT 75
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT 76
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT 77
#define SX1302_REG_TX_TOP_A_TX_FSM_STATUS_TX_STATUS 78
#define SX1302_REG_TX_TOP_A_DUMMY_CONTROL_DUMMY 79
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_PLL_DIV_CTRL 80
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_CLK_EDGE 81
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_MODE 82
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_DST 83
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_SRC 84
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_IQ_GAIN_IQ_GAIN 85
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_I_OFFSET_I_OFFSET 86
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_Q_OFFSET_Q_OFFSET 87
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_H_FREQ_RF 88
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_M_FREQ_RF 89
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_L_FREQ_RF 90
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV 91
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV 92
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_TEST_MOD_FREQ 93
#define SX1302_REG_TX_TOP_A_DUMMY_MODULATOR_DUMMY 94
#define SX1302_REG_TX_TOP_A_FSK_PKT_LEN_PKT_LENGTH 95
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_TX_CONT 96
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_IBM 97
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_DCFREE_ENC 98
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_EN 99
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_PKT_MODE 100
#define SX1302_REG_TX_TOP_A_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE 101
#define SX1302_REG_TX_TOP_A_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE 102
#define SX1302_REG_TX_TOP_A_FSK_BIT_RATE_MSB_BIT_RATE 103
#define SX1302_REG_TX_TOP_A_FSK_BIT_RATE_LSB_BIT_RATE 104
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_REF_PATTERN_SIZE 105
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_PREAMBLE_SEQ 106
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_REF_PATTERN_EN 107
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_GAUSSIAN_SELECT_BT 108
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_GAUSSIAN_EN 109
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 110
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 111
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 112
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 113
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 114
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 115
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 116
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 117
#define SX1302_REG_TX_TOP_A_DUMMY_GSFK_DUMMY 118
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_BW 119
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_SF 120
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL 121
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET 122
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG 123
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_CODING_RATE 124
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_FINE_SYNCH_EN 125
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_MODEM_EN 126
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CADRXTX 127
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_IMPLICIT_HEADER 128
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CRC_EN 129
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_3_PAYLOAD_LENGTH 130
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE_EN 131
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE 132
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_MODEM_START 133
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_HEADER_DIFF_MODE 134
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_ZERO_PAD 135
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_2_PREAMBLE_SYMB_NB 136
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_3_PREAMBLE_SYMB_NB 137
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_INT_DELAY 138
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_RX 139
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_TX 140
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_LOWPASS 141
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_PPM_OFFSET_SIG 142
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTCHIRP 143
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_INVERT 144
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTINUOUS 145
#define SX1302_REG_TX_TOP_A_TX_CFG0_1_POWER_RANGING 146
#define SX1302_REG_TX_TOP_A_TX_CFG1_0_FRAME_NB 147
#define SX1302_REG_TX_TOP_A_TX_CFG1_1_HOP_CTRL 148
#define SX1302_REG_TX_TOP_A_TX_CFG1_1_IFS 149
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_AUTO_SCALE 150
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_DROP_ON_SYNCH 151
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_GAIN 152
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_PEAK1_POS 153
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_FINETIME_ON_LAST 154
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_TIMEOUT_OPT 155
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_PEAK2_POS 156
#define SX1302_REG_TX_TOP_A_LORA_TX_STATE_STATUS 157
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_FRAME_DONE 158
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_CONT_DONE 159
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_PLD_DONE 160
#define SX1302_REG_TX_TOP_A_DUMMY_LORA_DUMMY 161
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_FSM_CLR 162
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_GPS 163
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_DELAYED 164
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_IMMEDIATE 165
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG 166
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG 167
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG 168
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG 169
#define SX1302_REG_TX_TOP_B_TX_START_DELAY_MSB_TX_START_DELAY 170
#define SX1302_REG_TX_TOP_B_TX_START_DELAY_LSB_TX_START_DELAY 171
#define SX1302_REG_TX_TOP_B_TX_CTRL_WRITE_BUFFER 172
#define SX1302_REG_TX_TOP_B_TX_RAMP_DURATION_TX_RAMP_DURATION 173
#define SX1302_REG_TX_TOP_B_GEN_CFG_0_MODULATION_TYPE 174
#define SX1302_REG_TX_TOP_B_TEST_0_TX_ACTIVE_CTRL 175
#define SX1302_REG_TX_TOP_B_TEST_0_TX_ACTIVE_SEL 176
#define SX1302_REG_TX_TOP_B_TX_FLAG_TX_TIMEOUT 177
#define SX1302_REG_TX_TOP_B_TX_FLAG_PKT_DONE 178
#define SX1302_REG_TX_TOP_B_AGC_TX_BW_AGC_TX_BW 179
#define SX1302_REG_TX_TOP_B_AGC_TX_PWR_AGC_TX_PWR 180
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT 181
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT 182
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT 183
#define SX1302_REG_TX_TOP_B_TX_FSM_STATUS_TX_STATUS 184
#define SX1302_REG_TX_TOP_B_DUMMY_CONTROL_DUMMY 185
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_PLL_DIV_CTRL 186
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_CLK_EDGE 187
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_MODE 188
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_DST 189
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_SRC 190
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_IQ_GAIN_IQ_GAIN 191
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_I_OFFSET_I_OFFSET 192
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_Q_OFFSET_Q_OFFSET 193
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_H_FREQ_RF 194
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_M_FREQ_RF 195
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_L_FREQ_RF 196
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV 197
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV 198
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_TEST_MOD_FREQ 199
#define SX1302_REG_TX_TOP_B_DUMMY_MODULATOR_DUMMY 200
#define SX1302_REG_TX_TOP_B_FSK_PKT_LEN_PKT_LENGTH 201
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_TX_CONT 202
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_IBM 203
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_DCFREE_ENC 204
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_EN 205
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_PKT_MODE 206
#define SX1302_REG_TX_TOP_B_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE 207
#define SX1302_REG_TX_TOP_B_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE 208
#define SX1302_REG_TX_TOP_B_FSK_BIT_RATE_MSB_BIT_RATE 209
#define SX1302_REG_TX_TOP_B_FSK_BIT_RATE_LSB_BIT_RATE 210
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_REF_PATTERN_SIZE 211
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_PREAMBLE_SEQ 212
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_REF_PATTERN_EN 213
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_GAUSSIAN_SELECT_BT 214
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_GAUSSIAN_EN 215
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 216
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 217
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 218
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 219
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 220
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 221
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 222
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 223
#define SX1302_REG_TX_TOP_B_DUMMY_GSFK_DUMMY 224
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_BW 225
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_SF 226
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL 227
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET 228
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG 229
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_CODING_RATE 230
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_FINE_SYNCH_EN 231
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_MODEM_EN 232
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CADRXTX 233
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_IMPLICIT_HEADER 234
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CRC_EN 235
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_3_PAYLOAD_LENGTH 236
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE_EN 237
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE 238
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_MODEM_START 239
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_HEADER_DIFF_MODE 240
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_ZERO_PAD 241
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_2_PREAMBLE_SYMB_NB 242
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_3_PREAMBLE_SYMB_NB 243
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_INT_DELAY 244
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_RX 245
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_TX 246
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_LOWPASS 247
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_PPM_OFFSET_SIG 248
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTCHIRP 249
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_INVERT 250
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTINUOUS 251
#define SX1302_REG_TX_TOP_B_TX_CFG0_1_POWER_RANGING 252
#define SX1302_REG_TX_TOP_B_TX_CFG1_0_FRAME_NB 253
#define SX1302_REG_TX_TOP_B_TX_CFG1_1_HOP_CTRL 254
#define SX1302_REG_TX_TOP_B_TX_CFG1_1_IFS 255
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_AUTO_SCALE 256
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_DROP_ON_SYNCH 257
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_GAIN 258
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_PEAK1_POS 259
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_FINETIME_ON_LAST 260
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_TIMEOUT_OPT 261
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_PEAK2_POS 262
#define SX1302_REG_TX_TOP_B_LORA_TX_STATE_STATUS 263
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_FRAME_DONE 264
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_CONT_DONE 265
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_PLD_DONE 266
#define SX1302_REG_TX_TOP_B_DUMMY_LORA_DUMMY 267
#define SX1302_REG_GPIO_GPIO_DIR_H_DIRECTION 268
#define SX1302_REG_GPIO_GPIO_DIR_L_DIRECTION 269
#define SX1302_REG_GPIO_GPIO_OUT_H_OUT_VALUE 270
#define SX1302_REG_GPIO_GPIO_OUT_L_OUT_VALUE 271
#define SX1302_REG_GPIO_GPIO_IN_H_IN_VALUE 272
#define SX1302_REG_GPIO_GPIO_IN_L_IN_VALUE 273
#define SX1302_REG_GPIO_GPIO_PD_H_PD_VALUE 274
#define SX1302_REG_GPIO_GPIO_PD_L_PD_VALUE 275
#define SX1302_REG_GPIO_GPIO_SEL_0_SELECTION 276
#define SX1302_REG_GPIO_GPIO_SEL_1_SELECTION 277
#define SX1302_REG_GPIO_GPIO_SEL_2_SELECTION 278
#define SX1302_REG_GPIO_GPIO_SEL_3_SELECTION 279
#define SX1302_REG_GPIO_GPIO_SEL_4_SELECTION 280
#define SX1302_REG_GPIO_GPIO_SEL_5_SELECTION 281
#define SX1302_REG_GPIO_GPIO_SEL_6_SELECTION 282
#define SX1302_REG_GPIO_GPIO_SEL_7_SELECTION 283
#define SX1302_REG_GPIO_GPIO_SEL_8_SELECTION 284
#define SX1302_REG_GPIO_GPIO_SEL_9_SELECTION 285
#define SX1302_REG_GPIO_GPIO_SEL_10_SELECTION 286
#define SX1302_REG_GPIO_GPIO_SEL_11_SELECTION 287
#define SX1302_REG_GPIO_DUMMY_DUMMY 288
#define SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_POL 289
#define SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_EN 290
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB2_TIMESTAMP_PPS 291
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB1_TIMESTAMP_PPS 292
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB2_TIMESTAMP_PPS 293
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB1_TIMESTAMP_PPS 294
#define SX1302_REG_TIMESTAMP_TIMESTAMP_MSB2_TIMESTAMP 295
#define SX1302_REG_TIMESTAMP_TIMESTAMP_MSB1_TIMESTAMP 296
#define SX1302_REG_TIMESTAMP_TIMESTAMP_LSB2_TIMESTAMP 297
#define SX1302_REG_TIMESTAMP_TIMESTAMP_LSB1_TIMESTAMP 298
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET3_TIMESTAMP 299
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET2_TIMESTAMP 300
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET1_TIMESTAMP 301
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET0_TIMESTAMP 302
#define SX1302_REG_TIMESTAMP_DUMMY_DUMMY 303
#define SX1302_REG_RX_TOP_FREQ_0_MSB_IF_FREQ_0 304
#define SX1302_REG_RX_TOP_FREQ_0_LSB_IF_FREQ_0 305
#define SX1302_REG_RX_TOP_FREQ_1_MSB_IF_FREQ_1 306
#define SX1302_REG_RX_TOP_FREQ_1_LSB_IF_FREQ_1 307
#define SX1302_REG_RX_TOP_FREQ_2_MSB_IF_FREQ_2 308
#define SX1302_REG_RX_TOP_FREQ_2_LSB_IF_FREQ_2 309
#define SX1302_REG_RX_TOP_FREQ_3_MSB_IF_FREQ_3 310
#define SX1302_REG_RX_TOP_FREQ_3_LSB_IF_FREQ_3 311
#define SX1302_REG_RX_TOP_FREQ_4_MSB_IF_FREQ_4 312
#define SX1302_REG_RX_TOP_FREQ_4_LSB_IF_FREQ_4 313
#define SX1302_REG_RX_TOP_FREQ_5_MSB_IF_FREQ_5 314
#define SX1302_REG_RX_TOP_FREQ_5_LSB_IF_FREQ_5 315
#define SX1302_REG_RX_TOP_FREQ_6_MSB_IF_FREQ_6 316
#define SX1302_REG_RX_TOP_FREQ_6_LSB_IF_FREQ_6 317
#define SX1302_REG_RX_TOP_FREQ_7_MSB_IF_FREQ_7 318
#define SX1302_REG_RX_TOP_FREQ_7_LSB_IF_FREQ_7 319
#define SX1302_REG_RX_TOP_RADIO_SELECT_RADIO_SELECT 320
#define SX1302_REG_RX_TOP_RSSI_CONTROL_RSSI_FILTER_ALPHA 321
#define SX1302_REG_RX_TOP_RSSI_CONTROL_SELECT_RSSI 322
#define SX1302_REG_RX_TOP_RSSI_DEF_VALUE_CHAN_RSSI_DEF_VALUE 323
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG1_CHAN_DAGC_THRESHOLD_HIGH 324
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG2_CHAN_DAGC_THRESHOLD_LOW 325
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG3_CHAN_DAGC_MAX_ATTEN 326
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG3_CHAN_DAGC_MIN_ATTEN 327
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG4_CHAN_DAGC_STEP 328
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG5_CHAN_DAGC_MODE 329
#define SX1302_REG_RX_TOP_RSSI_VALUE_CHAN_RSSI 330
#define SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN_VALID 331
#define SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN 332
#define SX1302_REG_RX_TOP_DUMMY0_DUMMY0 333
#define SX1302_REG_RX_TOP_CORR_CLOCK_ENABLE_CLK_EN 334
#define SX1302_REG_RX_TOP_CORRELATOR_EN_CORR_EN 335
#define SX1302_REG_RX_TOP_CORRELATOR_SF_EN_CORR_SF_EN 336
#define SX1302_REG_RX_TOP_CORRELATOR_ENABLE_ONLY_FIRST_DET_EDGE_ENABLE_ONLY_FIRST_DET_EDGE 337
#define SX1302_REG_RX_TOP_CORRELATOR_ENABLE_ACC_CLEAR_ENABLE_CORR_ACC_CLEAR 338
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_SUM_EN 339
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_POS_SEL 340
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_COEFF 341
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_AUTO_RESCALE 342
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_2_SAME_PEAKS 343
#define SX1302_REG_RX_TOP_SF5_CFG2_ACC_PNR 344
#define SX1302_REG_RX_TOP_SF5_CFG3_MIN_SINGLE_PEAK 345
#define SX1302_REG_RX_TOP_SF5_CFG4_MSP_PNR 346
#define SX1302_REG_RX_TOP_SF5_CFG5_MSP2_PNR 347
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_PEAK_NB 348
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_CNT_MODE 349
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_POS_SEL 350
#define SX1302_REG_RX_TOP_SF5_CFG7_MSP2_PEAK_NB 351
#define SX1302_REG_RX_TOP_SF5_CFG7_NOISE_COEFF 352
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_SUM_EN 353
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_POS_SEL 354
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_COEFF 355
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_AUTO_RESCALE 356
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_2_SAME_PEAKS 357
#define SX1302_REG_RX_TOP_SF6_CFG2_ACC_PNR 358
#define SX1302_REG_RX_TOP_SF6_CFG3_MIN_SINGLE_PEAK 359
#define SX1302_REG_RX_TOP_SF6_CFG4_MSP_PNR 360
#define SX1302_REG_RX_TOP_SF6_CFG5_MSP2_PNR 361
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_PEAK_NB 362
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_CNT_MODE 363
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_POS_SEL 364
#define SX1302_REG_RX_TOP_SF6_CFG7_MSP2_PEAK_NB 365
#define SX1302_REG_RX_TOP_SF6_CFG7_NOISE_COEFF 366
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_SUM_EN 367
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_POS_SEL 368
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_COEFF 369
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_AUTO_RESCALE 370
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_2_SAME_PEAKS 371
#define SX1302_REG_RX_TOP_SF7_CFG2_ACC_PNR 372
#define SX1302_REG_RX_TOP_SF7_CFG3_MIN_SINGLE_PEAK 373
#define SX1302_REG_RX_TOP_SF7_CFG4_MSP_PNR 374
#define SX1302_REG_RX_TOP_SF7_CFG5_MSP2_PNR 375
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_PEAK_NB 376
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_CNT_MODE 377
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_POS_SEL 378
#define SX1302_REG_RX_TOP_SF7_CFG7_MSP2_PEAK_NB 379
#define SX1302_REG_RX_TOP_SF7_CFG7_NOISE_COEFF 380
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_SUM_EN 381
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_POS_SEL 382
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_COEFF 383
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_AUTO_RESCALE 384
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_2_SAME_PEAKS 385
#define SX1302_REG_RX_TOP_SF8_CFG2_ACC_PNR 386
#define SX1302_REG_RX_TOP_SF8_CFG3_MIN_SINGLE_PEAK 387
#define SX1302_REG_RX_TOP_SF8_CFG4_MSP_PNR 388
#define SX1302_REG_RX_TOP_SF8_CFG5_MSP2_PNR 389
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_PEAK_NB 390
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_CNT_MODE 391
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_POS_SEL 392
#define SX1302_REG_RX_TOP_SF8_CFG7_MSP2_PEAK_NB 393
#define SX1302_REG_RX_TOP_SF8_CFG7_NOISE_COEFF 394
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_SUM_EN 395
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_POS_SEL 396
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_COEFF 397
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_AUTO_RESCALE 398
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_2_SAME_PEAKS 399
#define SX1302_REG_RX_TOP_SF9_CFG2_ACC_PNR 400
#define SX1302_REG_RX_TOP_SF9_CFG3_MIN_SINGLE_PEAK 401
#define SX1302_REG_RX_TOP_SF9_CFG4_MSP_PNR 402
#define SX1302_REG_RX_TOP_SF9_CFG5_MSP2_PNR 403
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_PEAK_NB 404
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_CNT_MODE 405
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_POS_SEL 406
#define SX1302_REG_RX_TOP_SF9_CFG7_MSP2_PEAK_NB 407
#define SX1302_REG_RX_TOP_SF9_CFG7_NOISE_COEFF 408
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_SUM_EN 409
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_POS_SEL 410
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_COEFF 411
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_AUTO_RESCALE 412
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_2_SAME_PEAKS 413
#define SX1302_REG_RX_TOP_SF10_CFG2_ACC_PNR 414
#define SX1302_REG_RX_TOP_SF10_CFG3_MIN_SINGLE_PEAK 415
#define SX1302_REG_RX_TOP_SF10_CFG4_MSP_PNR 416
#define SX1302_REG_RX_TOP_SF10_CFG5_MSP2_PNR 417
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_PEAK_NB 418
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_CNT_MODE 419
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_POS_SEL 420
#define SX1302_REG_RX_TOP_SF10_CFG7_MSP2_PEAK_NB 421
#define SX1302_REG_RX_TOP_SF10_CFG7_NOISE_COEFF 422
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_SUM_EN 423
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_POS_SEL 424
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_COEFF 425
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_AUTO_RESCALE 426
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_2_SAME_PEAKS 427
#define SX1302_REG_RX_TOP_SF11_CFG2_ACC_PNR 428
#define SX1302_REG_RX_TOP_SF11_CFG3_MIN_SINGLE_PEAK 429
#define SX1302_REG_RX_TOP_SF11_CFG4_MSP_PNR 430
#define SX1302_REG_RX_TOP_SF11_CFG5_MSP2_PNR 431
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_PEAK_NB 432
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_CNT_MODE 433
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_POS_SEL 434
#define SX1302_REG_RX_TOP_SF11_CFG7_MSP2_PEAK_NB 435
#define SX1302_REG_RX_TOP_SF11_CFG7_NOISE_COEFF 436
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_SUM_EN 437
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_POS_SEL 438
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_COEFF 439
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_AUTO_RESCALE 440
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_2_SAME_PEAKS 441
#define SX1302_REG_RX_TOP_SF12_CFG2_ACC_PNR 442
#define SX1302_REG_RX_TOP_SF12_CFG3_MIN_SINGLE_PEAK 443
#define SX1302_REG_RX_TOP_SF12_CFG4_MSP_PNR 444
#define SX1302_REG_RX_TOP_SF12_CFG5_MSP2_PNR 445
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_PEAK_NB 446
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_CNT_MODE 447
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_POS_SEL 448
#define SX1302_REG_RX_TOP_SF12_CFG7_MSP2_PEAK_NB 449
#define SX1302_REG_RX_TOP_SF12_CFG7_NOISE_COEFF 450
#define SX1302_REG_RX_TOP_DUMMY1_DUMMY1 451
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BW_START 452
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_AUTO_BW_RED 453
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_NO_FAST_START 454
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BYPASS 455
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_ENABLE 456
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW_LOCKED 457
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW 458
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG3_BW_RED 459
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG4_IIR_DCC_TIME 460
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_0_FIR1_COEFF_0 461
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_1_FIR1_COEFF_1 462
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_2_FIR1_COEFF_2 463
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_3_FIR1_COEFF_3 464
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_4_FIR1_COEFF_4 465
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_5_FIR1_COEFF_5 466
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_6_FIR1_COEFF_6 467
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_7_FIR1_COEFF_7 468
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_0_FIR2_COEFF_0 469
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_1_FIR2_COEFF_1 470
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_2_FIR2_COEFF_2 471
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_3_FIR2_COEFF_3 472
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_4_FIR2_COEFF_4 473
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_5_FIR2_COEFF_5 474
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_6_FIR2_COEFF_6 475
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_7_FIR2_COEFF_7 476
#define SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_SEL 477
#define SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_DB 478
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_DC_COMP_EN 479
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_FORCE_DEFAULT_FIR 480
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_RSSI_EARLY_LATCH 481
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_FREEZE_ON_SYNC 482
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MAX_SAMPLE 483
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MIN_SAMPLE 484
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_FORCE_GAIN_FIR 485
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR1 486
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR2 487
#define SX1302_REG_RX_TOP_DAGC_CFG_TARGET_LVL 488
#define SX1302_REG_RX_TOP_DAGC_CFG_GAIN_INCR_STEP 489
#define SX1302_REG_RX_TOP_DAGC_CFG_GAIN_DROP_COMP 490
#define SX1302_REG_RX_TOP_DAGC_CFG_COMB_FILTER_EN 491
#define SX1302_REG_RX_TOP_DAGC_CFG_NO_FREEZE_START 492
#define SX1302_REG_RX_TOP_DAGC_CFG_FREEZE_ON_SYNC 493
#define SX1302_REG_RX_TOP_DAGC_CNT0_SAMPLE 494
#define SX1302_REG_RX_TOP_DAGC_CNT1_THR_M6 495
#define SX1302_REG_RX_TOP_DAGC_CNT2_THR_M12 496
#define SX1302_REG_RX_TOP_DAGC_CNT3_THR_M18 497
#define SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET_HDR_CTRL 498
#define SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET 499
#define SX1302_REG_RX_TOP_TXRX_CFG1_MODEM_EN 500
#define SX1302_REG_RX_TOP_TXRX_CFG1_CODING_RATE 501
#define SX1302_REG_RX_TOP_TXRX_CFG2_MODEM_START 502
#define SX1302_REG_RX_TOP_TXRX_CFG2_CADRXTX 503
#define SX1302_REG_RX_TOP_TXRX_CFG2_IMPLICIT_HEADER 504
#define SX1302_REG_RX_TOP_TXRX_CFG2_CRC_EN 505
#define SX1302_REG_RX_TOP_TXRX_CFG3_PAYLOAD_LENGTH 506
#define SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE_EN 507
#define SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE 508
#define SX1302_REG_RX_TOP_TXRX_CFG5_HEADER_DIFF_MODE 509
#define SX1302_REG_RX_TOP_TXRX_CFG5_ZERO_PAD 510
#define SX1302_REG_RX_TOP_TXRX_CFG6_PREAMBLE_SYMB_NB 511
#define SX1302_REG_RX_TOP_TXRX_CFG7_PREAMBLE_SYMB_NB 512
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_INT_DELAY 513
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_RX 514
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_TX 515
#define SX1302_REG_RX_TOP_TXRX_CFG8_POST_PREAMBLE_GAP_LONG 516
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF12 517
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF11 518
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF10 519
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF9 520
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF8 521
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF7 522
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF6 523
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF5 524
#define SX1302_REG_RX_TOP_RX_CFG0_DFT_PEAK_EN 525
#define SX1302_REG_RX_TOP_RX_CFG0_CHIRP_INVERT 526
#define SX1302_REG_RX_TOP_RX_CFG0_SWAP_IQ 527
#define SX1302_REG_RX_TOP_RX_CFG0_CONTINUOUS 528
#define SX1302_REG_RX_TOP_RX_CFG1_DETECT_TIMEOUT 529
#define SX1302_REG_RX_TOP_RX_CFG3_CLK_EN_RESYNC_DIN 530
#define SX1302_REG_RX_TOP_RX_CFG3_LLR_SCALE 531
#define SX1302_REG_RX_TOP_FRAME_SYNCH0_PEAK1_POS 532
#define SX1302_REG_RX_TOP_FRAME_SYNCH1_PEAK2_POS 533
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_FINETIME_ON_LAST 534
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_AUTO_SCALE 535
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_DROP_ON_SYNCH 536
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_GAIN 537
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_TIMEOUT_OPT 538
#define SX1302_REG_RX_TOP_FINE_TIMING0_ROUNDING 539
#define SX1302_REG_RX_TOP_FINE_TIMING0_GAIN_P_PREAMB 540
#define SX1302_REG_RX_TOP_FINE_TIMING0_GAIN_P_AUTO 541
#define SX1302_REG_RX_TOP_FINE_TIMING0_MODE 542
#define SX1302_REG_RX_TOP_FINE_TIMING1_FINESYNCH_GAIN 543
#define SX1302_REG_RX_TOP_FINE_TIMING1_FINESYNCH_SUM 544
#define SX1302_REG_RX_TOP_FINE_TIMING1_SUM_SIZE 545
#define SX1302_REG_RX_TOP_FINE_TIMING1_GAIN_P_PAYLOAD 546
#define SX1302_REG_RX_TOP_FINE_TIMING2_GAIN_I_AUTO 547
#define SX1302_REG_RX_TOP_FINE_TIMING2_POS_LIMIT 548
#define SX1302_REG_RX_TOP_FINE_TIMING3_GAIN_I_PAYLOAD 549
#define SX1302_REG_RX_TOP_FINE_TIMING3_GAIN_I_PREAMB 550
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF12 551
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF11 552
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF10 553
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF9 554
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF8 555
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF7 556
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF6 557
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF5 558
#define SX1302_REG_RX_TOP_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT 559
#define SX1302_REG_RX_TOP_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT 560
#define SX1302_REG_RX_TOP_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP 561
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_DELTA 562
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FINE_DELTA 563
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_ERROR 564
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_SYMB 565
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_OFFSET 566
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_DETECT 567
#define SX1302_REG_RX_TOP_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT_RNG 568
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_EN_SF8 569
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_EN_SF7 570
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_EN_SF6 571
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_EN_SF5 572
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_TRACK_EN_SF12 573
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_TRACK_EN_SF11 574
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_TRACK_EN_SF10 575
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_TRACK_EN_SF9 576
#define SX1302_REG_RX_TOP_FREQ_TRACK2_FREQ_TRACK_FINE 577
#define SX1302_REG_RX_TOP_FREQ_TRACK2_FREQ_TRACK_HDR_SKIP 578
#define SX1302_REG_RX_TOP_FREQ_TRACK3_FREQ_SYNCH_GAIN 579
#define SX1302_REG_RX_TOP_FREQ_TRACK3_FREQ_TRACK_AUTO_THR 580
#define SX1302_REG_RX_TOP_FREQ_TRACK4_FREQ_SYNCH_THR 581
#define SX1302_REG_RX_TOP_DETECT_MSP0_MSP_PNR 582
#define SX1302_REG_RX_TOP_DETECT_MSP1_MSP2_PNR 583
#define SX1302_REG_RX_TOP_DETECT_MSP2_MSP2_PEAK_NB 584
#define SX1302_REG_RX_TOP_DETECT_MSP2_MSP_PEAK_NB 585
#define SX1302_REG_RX_TOP_DETECT_MSP3_MSP_POS_SEL 586
#define SX1302_REG_RX_TOP_DETECT_MSP3_MSP_CNT_MODE 587
#define SX1302_REG_RX_TOP_DETECT_ACC1_ACC_PNR 588
#define SX1302_REG_RX_TOP_DETECT_ACC2_NOISE_COEFF 589
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_COEFF 590
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_2_SAME_PEAKS 591
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_AUTO_RESCALE 592
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_POS_SEL 593
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_SUM_EN 594
#define SX1302_REG_RX_TOP_DETECT_ACC3_MIN_SINGLE_PEAK 595
#define SX1302_REG_RX_TOP_TIMESTAMP_ENABLE 596
#define SX1302_REG_RX_TOP_TIMESTAMP_NB_SYMB 597
#define SX1302_REG_RX_TOP_MODEM_BUSY_MSB_RX_MODEM_BUSY 598
#define SX1302_REG_RX_TOP_MODEM_BUSY_LSB_RX_MODEM_BUSY 599
#define SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STS_SPARE 600
#define SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STATE 601
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_MODEM_SYNC_DELTA 602
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_LSB_MODEM_SYNC_DELTA 603
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF8 604
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF7 605
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF6 606
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF5 607
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF12 608
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF11 609
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF10 610
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF9 611
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_3_CLK_OVERRIDE 612
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_2_CLK_OVERRIDE 613
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_1_CLK_OVERRIDE 614
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_0_CLK_OVERRIDE 615
#define SX1302_REG_RX_TOP_DUMMY2_DUMMY2 616
#define SX1302_REG_RX_TOP_RX_BUFFER_LEGACY_TIMESTAMP 617
#define SX1302_REG_RX_TOP_RX_BUFFER_STORE_HEADER_ERR_META 618
#define SX1302_REG_RX_TOP_RX_BUFFER_STORE_SYNC_FAIL_META 619
#define SX1302_REG_RX_TOP_RX_BUFFER_TIMESTAMP_CFG_MAX_TS_METRICS 620
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_MSB_LAST_ADDR_READ 621
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_LSB_LAST_ADDR_READ 622
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_MSB_LAST_ADDR_WRITE 623
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_LSB_LAST_ADDR_WRITE 624
#define SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_MSB_RX_BUFFER_NB_BYTES 625
#define SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_LSB_RX_BUFFER_NB_BYTES 626
#define SX1302_REG_RX_TOP_CLOCK_GATE_OVERRIDE_0_CLK_OVERRIDE 627
#define SX1302_REG_RX_TOP_SAMPLE_4_MSPS_LATCHED_125K_SAMPLE_4_MSPS_LATCHED_125K 628
#define SX1302_REG_RX_TOP_DUMMY3_DUMMY3 629
#define SX1302_REG_ARB_MCU_CTRL_RADIO_RST 630
#define SX1302_REG_ARB_MCU_CTRL_FORCE_HOST_FE_CTRL 631
#define SX1302_REG_ARB_MCU_CTRL_MCU_CLEAR 632
#define SX1302_REG_ARB_MCU_CTRL_HOST_PROG 633
#define SX1302_REG_ARB_MCU_CTRL_PARITY_ERROR 634
#define SX1302_REG_ARB_MCU_MCU_ARB_STATUS_MCU_ARB_STATUS 635
#define SX1302_REG_ARB_MCU_UART_CFG_MSBF 636
#define SX1302_REG_ARB_MCU_UART_CFG_PAR_EN 637
#define SX1302_REG_ARB_MCU_UART_CFG_PAR_MODE 638
#define SX1302_REG_ARB_MCU_UART_CFG_START_LEN 639
#define SX1302_REG_ARB_MCU_UART_CFG_STOP_LEN 640
#define SX1302_REG_ARB_MCU_UART_CFG_WORD_LEN 641
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_0_ARB_DEBUG_CFG_0 642
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_1_ARB_DEBUG_CFG_1 643
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_2_ARB_DEBUG_CFG_2 644
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_3_ARB_DEBUG_CFG_3 645
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_0_ARB_DEBUG_STS_0 646
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_1_ARB_DEBUG_STS_1 647
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_2_ARB_DEBUG_STS_2 648
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_3_ARB_DEBUG_STS_3 649
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_4_ARB_DEBUG_STS_4 650
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_5_ARB_DEBUG_STS_5 651
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_6_ARB_DEBUG_STS_6 652
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_7_ARB_DEBUG_STS_7 653
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_8_ARB_DEBUG_STS_8 654
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_9_ARB_DEBUG_STS_9 655
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_10_ARB_DEBUG_STS_10 656
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_11_ARB_DEBUG_STS_11 657
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_12_ARB_DEBUG_STS_12 658
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_13_ARB_DEBUG_STS_13 659
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_14_ARB_DEBUG_STS_14 660
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_15_ARB_DEBUG_STS_15 661
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_01_CHANNEL_1_OFFSET 662
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_01_CHANNEL_0_OFFSET 663
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_23_CHANNEL_3_OFFSET 664
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_23_CHANNEL_2_OFFSET 665
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_45_CHANNEL_5_OFFSET 666
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_45_CHANNEL_4_OFFSET 667
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_67_CHANNEL_7_OFFSET 668
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_67_CHANNEL_6_OFFSET 669
#define SX1302_REG_ARB_MCU_DUMMY_DUMMY3 670
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_DECIM_CLR 671
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_DC_NOTCH_EN 672
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_FORCE_HOST_FILTER_GAIN 673
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_HOST_FILTER_GAIN 674
#define SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_A_RSSI_DB_DEFAULT_VALUE 675
#define SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_A_RSSI_DEC_DEFAULT_VALUE 676
#define SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_A_RSSI_DEC_OUT 677
#define SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_A_RSSI_BB_OUT 678
#define SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_A_DEC_FILTER_GAIN 679
#define SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_A_RSSI_BB_FILTER_ALPHA 680
#define SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_A_RSSI_DEC_FILTER_ALPHA 681
#define SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_A_AMP_COEFF 682
#define SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_A_PHI_COEFF 683
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_MODE_RADIO_A_DIO_TEST_MODE 684
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_DIR_RADIO_A_DIO_TEST_DIR 685
#define SX1302_REG_RADIO_FE_RADIO_DIO_DIR_RADIO_A_DIO_DIR 686
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_DECIM_CLR 687
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_DC_NOTCH_EN 688
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_FORCE_HOST_FILTER_GAIN 689
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_HOST_FILTER_GAIN 690
#define SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_B_RSSI_DB_DEFAULT_VALUE 691
#define SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_B_RSSI_DEC_DEFAULT_VALUE 692
#define SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_B_RSSI_DEC_OUT 693
#define SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_B_RSSI_BB_OUT 694
#define SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_B_DEC_FILTER_GAIN 695
#define SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_B_RSSI_BB_FILTER_ALPHA 696
#define SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_B_RSSI_DEC_FILTER_ALPHA 697
#define SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_B_AMP_COEFF 698
#define SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_B_PHI_COEFF 699
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_MODE_RADIO_B_DIO_TEST_MODE 700
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_DIR_RADIO_B_DIO_TEST_DIR 701
#define SX1302_REG_RADIO_FE_RADIO_DIO_DIR_RADIO_B_DIO_DIR 702
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_VALID 703
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_CORR_AVG_LEN 704
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_CORR_PREC_IN 705
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_RADIO_SEL 706
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_EN 707
#define SX1302_REG_RADIO_FE_SIG_ANA_FREQ_FREQ 708
#define SX1302_REG_RADIO_FE_SIG_ANA_CORR_I_OUT_CORR_I_OUT 709
#define SX1302_REG_RADIO_FE_SIG_ANA_CORR_Q_OUT_CORR_Q_OUT 710
#define SX1302_REG_RADIO_FE_DUMMY_DUMMY 711
#define SX1302_REG_OTP_BYTE_ADDR_ADDR 712
#define SX1302_REG_OTP_RD_DATA_RD_DATA 713
#define SX1302_REG_OTP_STATUS_CHECKSUM_STATUS 714
#define SX1302_REG_OTP_STATUS_FSM_READY 715
#define SX1302_REG_OTP_CFG_ACCESS_MODE 716
#define SX1302_REG_OTP_BIT_POS_POS 717
#define SX1302_REG_OTP_PIN_CTRL_0_TM 718
#define SX1302_REG_OTP_PIN_CTRL_0_STROBE 719
#define SX1302_REG_OTP_PIN_CTRL_0_PGENB 720
#define SX1302_REG_OTP_PIN_CTRL_0_LOAD 721
#define SX1302_REG_OTP_PIN_CTRL_0_CSB 722
#define SX1302_REG_OTP_PIN_CTRL_1_FSCK 723
#define SX1302_REG_OTP_PIN_CTRL_1_FSI 724
#define SX1302_REG_OTP_PIN_CTRL_1_FRST 725
#define SX1302_REG_OTP_PIN_STATUS_FSO 726
#define SX1302_REG_OTP_MODEM_EN_0_MODEM_EN 727
#define SX1302_REG_OTP_MODEM_EN_1_MODEM_EN 728
#define SX1302_REG_OTP_MODEM_SF_EN_SF_EN 729
#define SX1302_REG_OTP_TIMESTAMP_EN_TIMESTAMP_EN 730
#define SX1302_REG_OTP_DUMMY_DUMMY 731
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_FREQ_MSB_IF_FREQ_0 732
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_FREQ_LSB_IF_FREQ_0 733
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_RADIO_SEL_RADIO_SELECT 734
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_BW_START 735
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_AUTO_BW_RED 736
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_NO_FAST_START 737
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_BYPASS 738
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_ENABLE 739
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG2_BW_LOCKED 740
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG2_BW 741
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG3_BW_RED 742
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG4_IIR_DCC_TIME 743
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_0_FIR1_COEFF_0 744
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_1_FIR1_COEFF_1 745
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_2_FIR1_COEFF_2 746
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_3_FIR1_COEFF_3 747
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_4_FIR1_COEFF_4 748
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_5_FIR1_COEFF_5 749
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_6_FIR1_COEFF_6 750
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_7_FIR1_COEFF_7 751
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_0_FIR2_COEFF_0 752
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_1_FIR2_COEFF_1 753
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_2_FIR2_COEFF_2 754
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_3_FIR2_COEFF_3 755
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_4_FIR2_COEFF_4 756
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_5_FIR2_COEFF_5 757
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_6_FIR2_COEFF_6 758
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_7_FIR2_COEFF_7 759
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC0_RADIO_GAIN_RED_SEL 760
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC0_RADIO_GAIN_RED_DB 761
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_DC_COMP_EN 762
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_FORCE_DEFAULT_FIR 763
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_RSSI_EARLY_LATCH 764
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_FREEZE_ON_SYNC 765
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_RSSI_MAX_SAMPLE 766
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_RSSI_MIN_SAMPLE 767
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_FORCE_GAIN_FIR 768
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_GAIN_FIR1 769
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_GAIN_FIR2 770
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_TARGET_LVL 771
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_GAIN_INCR_STEP 772
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_GAIN_DROP_COMP 773
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_COMB_FILTER_EN 774
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_NO_FREEZE_START 775
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_FREEZE_ON_SYNC 776
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT0_SAMPLE 777
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT1_THR_M6 778
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT2_THR_M12 779
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT3_THR_M18 780
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG0_MODEM_BW 781
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG0_MODEM_SF 782
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_PPM_OFFSET_HDR_CTRL 783
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_PPM_OFFSET 784
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_MODEM_EN 785
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_CODING_RATE 786
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_FINE_SYNCH_EN 787
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_MODEM_START 788
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_CADRXTX 789
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_IMPLICIT_HEADER 790
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_CRC_EN 791
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG3_PAYLOAD_LENGTH 792
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG4_INT_STEP_ORIDE_EN 793
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG4_INT_STEP_ORIDE 794
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG5_HEADER_DIFF_MODE 795
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG5_ZERO_PAD 796
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG6_PREAMBLE_SYMB_NB 797
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG7_PREAMBLE_SYMB_NB 798
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_INT_DELAY 799
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_RX 800
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_TX 801
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_POST_PREAMBLE_GAP_LONG 802
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_DFT_PEAK_EN 803
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_CHIRP_INVERT 804
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_SWAP_IQ 805
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_CONTINUOUS 806
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG1_DETECT_TIMEOUT 807
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG2_AUTO_ACK_RANGE 808
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG2_AUTO_ACK_DELAY 809
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_RESTART_ON_HDR_ERR 810
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_CLK_EN_RESYNC_DIN 811
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_LLR_SCALE 812
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH0_PEAK1_POS 813
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH1_PEAK2_POS 814
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_FINETIME_ON_LAST 815
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_AUTO_SCALE 816
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_DROP_ON_SYNCH 817
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_GAIN 818
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_TIMEOUT_OPT 819
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_ROUNDING 820
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_GAIN_P_PREAMB 821
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_GAIN_P_AUTO 822
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_MODE 823
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_FINESYNCH_GAIN 824
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_FINESYNCH_SUM 825
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_SUM_SIZE 826
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_PAYLOAD 827
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_AUTO 828
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_POS_LIMIT 829
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_EN 830
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_PAYLOAD 831
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_PREAMB 832
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT 833
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT 834
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP 835
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_DELTA 836
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FINE_DELTA 837
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_ERROR 838
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_SYMB 839
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_OFFSET 840
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_DETECT 841
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT_RNG 842
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_FINE 843
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_HDR_SKIP 844
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_EN 845
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK1_FREQ_SYNCH_GAIN 846
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK1_FREQ_TRACK_AUTO_THR 847
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK2_FREQ_SYNCH_THR 848
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP0_MSP_PNR 849
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP1_MSP2_PNR 850
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP2_MSP2_PEAK_NB 851
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP2_MSP_PEAK_NB 852
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_MSP_POS_SEL 853
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_MSP_CNT_MODE 854
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC1_ACC_PNR 855
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_NOISE_COEFF 856
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_COEFF 857
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_2_SAME_PEAKS 858
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_AUTO_RESCALE 859
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_PEAK_POS_SEL 860
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_PEAK_SUM_EN 861
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC3_MIN_SINGLE_PEAK 862
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_ENABLE 863
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_NB_SYMB 864
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_FSK_TRANSPOSE_CLK_OVERRIDE 865
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_FSK_MODEM_CLK_OVERRIDE 866
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_TRANSPOSE_CLK_OVERRIDE 867
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_MODEM_CLK_OVERRIDE 868
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DUMMY0_DUMMY0 869
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_FREQ_MSB_IF_FREQ_0 870
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_FREQ_LSB_IF_FREQ_0 871
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_CRC_IBM 872
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_DCFREE_ENC 873
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_CRC_EN 874
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_PKT_MODE 875
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_ADRS_COMP 876
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_PSIZE 877
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_CH_BW_EXPO 878
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_MODEM_INVERT_IQ 879
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_AUTO_AFC 880
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_RADIO_SELECT 881
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_RX_INVERT 882
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_4_RSSI_LENGTH 883
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_4_ERROR_OSR_TOL 884
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_NODE_ADRS_NODE_ADRS 885
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_BROADCAST_BROADCAST 886
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_PKT_LENGTH_PKT_LENGTH 887
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_TIMEOUT_MSB_TIMEOUT 888
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_TIMEOUT_LSB_TIMEOUT 889
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BIT_RATE_MSB_BIT_RATE 890
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BIT_RATE_LSB_BIT_RATE 891
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 892
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 893
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 894
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 895
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 896
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 897
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 898
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 899
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DUMMY1_DUMMY1 900
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_ENABLE 901
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTUREWRAP 902
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTUREFORCETRIGGER 903
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTURESTART 904
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_RAMCONFIG 905
#define SX1302_REG_CAPTURE_RAM_CAPTURE_SOURCE_A_SOURCEMUX 906
#define SX1302_REG_CAPTURE_RAM_CAPTURE_SOURCE_B_SOURCEMUX 907
#define SX1302_REG_CAPTURE_RAM_CAPTURE_PERIOD_0_CAPTUREPERIOD 908
#define SX1302_REG_CAPTURE_RAM_CAPTURE_PERIOD_1_CAPTUREPERIOD 909
#define SX1302_REG_CAPTURE_RAM_STATUS_CAPCOMPLETE 910
#define SX1302_REG_CAPTURE_RAM_LAST_RAM_ADDR_0_LASTRAMADDR 911
#define SX1302_REG_CAPTURE_RAM_LAST_RAM_ADDR_1_LASTRAMADDR 912
#define SX1302_REG_CAPTURE_RAM_CLOCK_GATE_OVERRIDE_CLK_OVERRIDE 913
#define SX1302_REG_CAPTURE_RAM_DUMMY0_DUMMY0 914

#define LGW_TOTALREGS 915

/* -------------------------------------------------------------------------- */
/* --- PUBLIC FUNCTIONS PROTOTYPES ------------------------------------------ */

/**
@brief Connect LoRa concentrator by opening SPI link
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_connect(void);

/**
@brief Disconnect LoRa concentrator by closing SPI link
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_disconnect(void);

/**
@brief LoRa concentrator register write
@param register_id register number in the data structure describing registers
@param reg_value signed value to write to the register (for u32, use cast)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_w(uint16_t register_id, int32_t reg_value);

/**
@brief LoRa concentrator register read
@param register_id register number in the data structure describing registers
@param reg_value pointer to a variable where to write register read value
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_r(uint16_t register_id, int32_t *reg_value);

/**
@brief LoRa concentrator register burst write
@param register_id register number in the data structure describing registers
@param data pointer to byte array that will be sent to the LoRa concentrator
@param size size of the transfer, in byte(s)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_wb(uint16_t register_id, uint8_t *data, uint16_t size);

/**
@brief LoRa concentrator register burst read
@param register_id register number in the data structure describing registers
@param data pointer to byte array that will be written from the LoRa concentrator
@param size size of the transfer, in byte(s)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_rb(uint16_t register_id, uint8_t *data, uint16_t size);

int lgw_mem_wb(uint16_t mem_addr, const uint8_t *data, uint16_t size);
int lgw_mem_rb(uint16_t mem_addr, uint8_t *data, uint16_t size);

#endif

/* --- EOF ------------------------------------------------------------------ */
