GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv'
Analyzing Verilog file 'C:\SystemVerilog\VGA_driver\VGA_driver\src\clock_generator.sv'
Analyzing Verilog file 'C:\SystemVerilog\VGA_driver\VGA_driver\src\graphics_render.sv'
Analyzing Verilog file 'C:\SystemVerilog\VGA_driver\VGA_driver\src\padder.sv'
Analyzing Verilog file 'C:\SystemVerilog\VGA_driver\VGA_driver\src\vga_memory.sv'
Compiling module 'graphics_render'("C:\SystemVerilog\VGA_driver\VGA_driver\src\graphics_render.sv":1)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 18("C:\SystemVerilog\VGA_driver\VGA_driver\src\graphics_render.sv":47)
Compiling module 'clock_generator'("C:\SystemVerilog\VGA_driver\VGA_driver\src\clock_generator.sv":1)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\SystemVerilog\VGA_driver\VGA_driver\src\clock_generator.sv":16)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\SystemVerilog\VGA_driver\VGA_driver\src\clock_generator.sv":23)
Compiling module 'padder'("C:\SystemVerilog\VGA_driver\VGA_driver\src\padder.sv":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\SystemVerilog\VGA_driver\VGA_driver\src\padder.sv":22)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\SystemVerilog\VGA_driver\VGA_driver\src\padder.sv":25)
WARN  (EX3073) : Port 'left' remains unconnected for this instance("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":31)
Compiling module 'ball'("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":40)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":41)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":42)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":43)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":47)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":48)
WARN  (EX2565) : Input 'left' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":31)
WARN  (EX2565) : Input 'right' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":31)
NOTE  (EX0101) : Current top module is "graphics_render"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "padder" instantiated to "padder" is swept in optimizing("C:\SystemVerilog\VGA_driver\VGA_driver\src\ball.sv":31)
[95%] Generate netlist file "C:\SystemVerilog\VGA_driver\VGA_driver\impl\gwsynthesis\VGA_driver.vg" completed
[100%] Generate report file "C:\SystemVerilog\VGA_driver\VGA_driver\impl\gwsynthesis\VGA_driver_syn.rpt.html" completed
GowinSynthesis finish
