Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Oct 19 20:08:29 2018
| Host         : TELOPS228 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0804A_500Hz/fir_00251_proc_325_isc0804A_500Hz_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_isc0804A_500Hz
| Device       : 7k325tfbg676-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                           Instance                          |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_isc0804A_500Hz                               |                                                                           (top) |     119026 |     109026 |    2880 | 7120 | 188919 |    366 |    144 |          454 |
|   (fir_00251_proc_isc0804A_500Hz)                           |                                                                           (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                       |                                                              fir_00251_proc_acq |      88420 |      80018 |    2580 | 5822 | 146229 |    326 |    103 |          164 |
|     (ACQ)                                                   |                                                              fir_00251_proc_acq |         50 |         50 |       0 |    0 |      0 |      0 |      0 |            0 |
|     BD                                                      |                                                                      bd_wrapper |      29587 |      26189 |    2296 | 1102 |  28554 |     56 |     27 |            5 |
|       core_wrapper_i                                        |                                                                    core_wrapper |      29587 |      26189 |    2296 | 1102 |  28554 |     56 |     27 |            5 |
|         (core_wrapper_i)                                    |                                                                    core_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                              |                                                                            core |      29587 |      26189 |    2296 | 1102 |  28554 |     56 |     27 |            5 |
|           (core_i)                                          |                                                                            core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           GND                                               |                                                                      core_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                               |                                                                  MCU_imp_N4RJ0G |       2964 |       2656 |     128 |  180 |   2852 |     26 |      0 |            5 |
|           MIG_Calibration                                   |                                                     MIG_Calibration_imp_150VYJW |      14129 |      12198 |    1368 |  563 |  13794 |     30 |     27 |            0 |
|           MIG_Code                                          |                                                             MIG_Code_imp_7OFRL4 |       7646 |       6610 |     784 |  252 |   7636 |      0 |      0 |            0 |
|           axi_gpio_0                                        |                                                               core_axi_gpio_0_0 |         37 |         37 |       0 |    0 |     69 |      0 |      0 |            0 |
|           axi_gps_uart                                      |                                                             core_axi_gps_uart_0 |        337 |        324 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_ndf_uart                                      |                                                             core_axi_ndf_uart_0 |        337 |        324 |       0 |   13 |    304 |      0 |      0 |            0 |
|           axi_peripheral                                    |                                                       axi_peripheral_imp_F8WIQG |       1062 |       1062 |       0 |    0 |    401 |      0 |      0 |            0 |
|           axi_quad_spi_0                                    |                                                           core_axi_quad_spi_0_0 |        368 |        350 |      16 |    2 |    568 |      0 |      0 |            0 |
|           axi_timer_0                                       |                                                              core_axi_timer_0_0 |        282 |        282 |       0 |    0 |    216 |      0 |      0 |            0 |
|           axi_usb_uart                                      |                                                             core_axi_usb_uart_0 |        339 |        326 |       0 |   13 |    304 |      0 |      0 |            0 |
|           clink_uart                                        |                                                               core_clink_uart_0 |        339 |        326 |       0 |   13 |    300 |      0 |      0 |            0 |
|           clk_wiz_0                                         |                                                                core_clk_wiz_0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           clk_wiz_1                                         |                                                                core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                                  |                                                         core_fpga_output_uart_0 |        337 |        324 |       0 |   13 |    300 |      0 |      0 |            0 |
|           fw_uart                                           |                                                                  core_fw_uart_0 |        336 |        323 |       0 |   13 |    304 |      0 |      0 |            0 |
|           intr_concact                                      |                                                             core_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                          |                                                                 core_oem_uart_0 |        339 |        326 |       0 |   13 |    304 |      0 |      0 |            0 |
|           pleora_uart                                       |                                                              core_pleora_uart_0 |        339 |        326 |       0 |   13 |    304 |      0 |      0 |            0 |
|           power_management                                  |                                                         core_power_management_0 |        106 |        106 |       0 |    0 |    199 |      0 |      0 |            0 |
|           proc_sys_reset_1                                  |                                                         core_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     31 |      0 |      0 |            0 |
|           xadc_wiz_1                                        |                                                               core_xadc_wiz_1_0 |        276 |        276 |       0 |    0 |    364 |      0 |      0 |            0 |
|     BUF_MNG                                                 |                                                                       Buffering |       2346 |       2346 |       0 |    0 |   4108 |      4 |      1 |           13 |
|       (BUF_MNG)                                             |                                                                       Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BUF_CTRL                                              |                                                                  Buffering_Ctrl |         51 |         51 |       0 |    0 |   1004 |      0 |      0 |            0 |
|         (BUF_CTRL)                                          |                                                                  Buffering_Ctrl |         51 |         51 |       0 |    0 |    370 |      0 |      0 |            0 |
|         U0A                                                 |                                                                 sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                 |                                                           double_sync_vector__3 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2A                                                 |                                              double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2B                                                 |                                                           double_sync_vector__4 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2C                                                 |                                              double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2D                                                 |                                              double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U2E                                                 |                                              double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2F                                                 |                                             double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2G                                                 |                                             double_sync_vector__parameterized12 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2H                                                 |                                                           double_sync_vector__5 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2I                                                 |                                             double_sync_vector__parameterized15 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2J                                                 |                                             double_sync_vector__parameterized17 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U2K                                                 |                                             double_sync_vector__parameterized19 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2L                                                 |                                             double_sync_vector__parameterized21 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2M                                                 |                                             double_sync_vector__parameterized23 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2N                                                 |                                             double_sync_vector__parameterized25 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2O                                                 |                                             double_sync_vector__parameterized27 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U3A                                                 |                                                                 double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3B                                                 |                                                                 double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                                 |                                                                 double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3D                                                 |                                                                 double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FSM                                                   |                                                                   BUFFERING_FSM |        978 |        978 |       0 |    0 |    796 |      0 |      0 |           13 |
|         (FSM)                                               |                                                                   BUFFERING_FSM |        978 |        978 |       0 |    0 |    792 |      0 |      0 |           13 |
|         WL_sync                                             |                                                                 double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset                                     |                                                                 sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                                    |                                                                  axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                               ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                              |                                         ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                   |                                                             moi_source_selector |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|         (U10)                                               |                                                             moi_source_selector |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                                 double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                   |                                                              axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U11)                                               |                                                              axil32_to_native96 |         39 |         39 |       0 |    0 |     50 |      0 |      0 |            0 |
|         sync_reset_inst                                     |                                                                 sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U16                                                   |                                                                axis64_hole_sync |        111 |        111 |       0 |    0 |    213 |      0 |      0 |            0 |
|         (U16)                                               |                                                                axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                                      axis64_reg |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (U2)                                              |                                                                      axis64_reg |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                       |                                                           axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                   |                                                           axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_resetn__26 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                    |                                                                axis64_sw_2_1__1 |        357 |        357 |       0 |    0 |    578 |      0 |      0 |            0 |
|         (U2)                                                |                                                                axis64_sw_2_1__1 |         62 |         62 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                       |                                                        axis64_img_boundaries__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                   |                                                        axis64_img_boundaries__5 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_resetn__36 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                       |                                                        axis64_img_boundaries__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                   |                                                        axis64_img_boundaries__4 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_resetn__35 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                          |                                                                   axis64_reg__9 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg_gen.S0)                                      |                                                                   axis64_reg__9 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                          |                                                                   axis64_reg__8 |         79 |         79 |       0 |    0 |    153 |      0 |      0 |            0 |
|           (reg_gen.S1)                                      |                                                                   axis64_reg__8 |         79 |         79 |       0 |    0 |    151 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                       |                                                                   axis64_reg__7 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                   |                                                                   axis64_reg__7 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                                   |                                                               axis64_tid_gen__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                               |                                                               axis64_tid_gen__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_resetn__37 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                                   |                                                             axis16_merge_axis64 |         32 |         32 |       0 |    0 |    105 |      0 |      0 |            0 |
|         U1                                                  |                                                          ip_axis16_merge_axis64 |         32 |         32 |       0 |    0 |    105 |      0 |      0 |            0 |
|           (U1)                                              |                                                          ip_axis16_merge_axis64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                              |       ip_axis16_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         32 |         32 |       0 |    0 |    105 |      0 |      0 |            0 |
|       U22                                                   |                                                                  axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                               |                                                                  axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                                   axis64_sw_2_1 |        383 |        383 |       0 |    0 |    632 |      0 |      0 |            0 |
|         (U3)                                                |                                                                   axis64_sw_2_1 |         62 |         62 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__233 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                       |                                                        axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                   |                                                        axis64_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_resetn__33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                       |                                                        axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                   |                                                        axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_resetn__34 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                          |                                                                   axis64_reg__4 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg_gen.S0)                                      |                                                                   axis64_reg__4 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__263 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                          |                                                                   axis64_reg__5 |        105 |        105 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg_gen.S1)                                      |                                                                   axis64_reg__5 |        105 |        105 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                       |                                                                   axis64_reg__6 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                   |                                                                   axis64_reg__6 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                    |                                                                buffer_table_ram |          2 |          2 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U0                                                  |                                             buffer_table_ram_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                                  |                                       buffer_table_ram_blk_mem_gen_v8_3_4_synth |          2 |          2 |       0 |    0 |      0 |      3 |      0 |            0 |
|       U5                                                    |                                                                   axis64_sw_1_2 |        324 |        324 |       0 |    0 |    628 |      0 |      0 |            0 |
|         (U5)                                                |                                                                   axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                       |                                                        axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                   |                                                        axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                              |                                                                   axis64_reg__2 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg.S0)                                          |                                                                   axis64_reg__2 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                              |                                                                   axis64_reg__3 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg.S1)                                          |                                                                   axis64_reg__3 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                            |                                                                   axis64_reg__1 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (reg.S_in)                                        |                                                                   axis64_reg__1 |        106 |        106 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                    |                                                               shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                    |                                                            t_axi4_stream64_fifo |         51 |         51 |       0 |    0 |     75 |      1 |      1 |            0 |
|         (U8)                                                |                                                            t_axi4_stream64_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst           |                                                      t_axi4_stream64_sfifo_d128 |         49 |         49 |       0 |    0 |     74 |      1 |      1 |            0 |
|           U0                                                |                               t_axi4_stream64_sfifo_d128_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |     74 |      1 |      1 |            0 |
|       U9                                                    |                                                                  axis64_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U9)                                                |                                                                  axis64_img_sof |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BULK_USART                                              |                                                                           USART |        495 |        495 |       0 |    0 |    725 |      2 |      0 |            0 |
|       (BULK_USART)                                          |                                                                           USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                                        USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                                   |                                                                      RX_COUNTER |         51 |         51 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                               |                                                                      RX_COUNTER |         50 |         50 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                                 |                                                                  double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                                    |                                                                  sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                   |                                                                      usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                |                                                   usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                    |                                                                  usart_mmcm_rst |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                                |                                                                  usart_mmcm_rst |          9 |          9 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                                  |                                                                  sync_reset__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                                   USART_TO_AXIS |         55 |         55 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                                |                                                                   USART_TO_AXIS |         54 |         54 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                                    |                                                                  sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                    |                                                 t_axi4_stream32_fifo__xdcDup__1 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst            |                                                  t_axi4_stream32_afifo_d512_HD2 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                                |                           t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2_HD3 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U6                                                    |                                                                   AXIS_TO_USART |        109 |        109 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                                |                                                                   AXIS_TO_USART |        108 |        108 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                                    |                                                                  sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                    |                                                            t_axi4_stream32_fifo |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|         (U7)                                                |                                                            t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst            |                                                      t_axi4_stream32_afifo_d512 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|           U0                                                |                               t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2 |         89 |         89 |       0 |    0 |    177 |      1 |      0 |            0 |
|       U8                                                    |                                                                        USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                                |                                                                        USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                                    |                                                                  sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                    |                                                                      Usart_Ctrl |         48 |         48 |       0 |    0 |    171 |      0 |      0 |            0 |
|         (U9)                                                |                                                                      Usart_Ctrl |         35 |         35 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U0A                                                 |                                                                  sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                 |                                                                  double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                 |                                                                  double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                 |                                                                  double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                 |                                             double_sync_vector__parameterized29 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3A                                                 |                                             double_sync_vector__parameterized31 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3B                                                 |                                                           double_sync_vector__1 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3C                                                 |                                             double_sync_vector__parameterized34 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                                 |                                                                   gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                                 |                                                                   gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                                 |                                                                   gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                                   |                                                                     calibration |      46224 |      41453 |     204 | 4567 |  97359 |    248 |     54 |          145 |
|       (CALIB)                                               |                                                                     calibration |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U10                                                   |                                                                   axis32_sw_2_1 |         58 |         58 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U10)                                               |                                                                   axis32_sw_2_1 |         58 |         58 |       0 |    0 |     56 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__126 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                   |                                                              axis32_auto_sw_1_2 |         14 |         14 |       0 |    0 |    157 |      0 |      0 |            0 |
|         (U11)                                               |                                                              axis32_auto_sw_1_2 |         13 |         13 |       0 |    0 |    155 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U12                                                   |                                                              axis32_auto_sw_2_1 |         36 |         36 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U12)                                               |                                                              axis32_auto_sw_2_1 |         36 |         36 |       0 |    0 |     56 |      0 |      0 |            0 |
|         U1                                                  |                                                                  sync_reset__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                   |                                            t_axi4_stream32_fifo__parameterized2 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|         sgen_d1024.t_axi4_stream32_sfifo_d1024_inst         |                                               t_axi4_stream32_sfifo_d1024_HD488 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|           U0                                                |                        t_axi4_stream32_sfifo_d1024_fifo_generator_v13_1_2_HD489 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|       U15                                                   |                                            t_axi4_stream32_fifo__parameterized4 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|         sgen_d1024.t_axi4_stream32_sfifo_d1024_inst         |                                               t_axi4_stream32_sfifo_d1024_HD526 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|           U0                                                |                        t_axi4_stream32_sfifo_d1024_fifo_generator_v13_1_2_HD527 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|       U17                                                   |                                                              calibration_common |       1520 |       1520 |       0 |    0 |   7198 |      0 |      1 |            1 |
|         (U17)                                               |                                                              calibration_common |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CONFIG                                              |                                                                    calib_config |        188 |        188 |       0 |    0 |   3582 |      0 |      0 |            0 |
|           (CONFIG)                                          |                                                                    calib_config |        182 |        182 |       0 |    0 |   3568 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fpipe_stretch                                     |                                                      gh_stretch__parameterized3 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|           sync_done                                         |                                                                 double_sync__11 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_dval                                         |                                                                 double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg                                       |                                                                 double_sync__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         RAM                                                 |                                                                 calib_param_ram |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                |                                              calib_param_ram_blk_mem_gen_v8_3_4 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|         SEL                                                 |                                                                 calib_block_sel |        808 |        808 |       0 |    0 |   1852 |      0 |      0 |            0 |
|           (SEL)                                             |                                                                 calib_block_sel |        807 |        807 |       0 |    0 |   1850 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         SEQ                                                 |                                                           calib_param_sequencer |        122 |        122 |       0 |    0 |   1025 |      0 |      0 |            0 |
|           (SEQ)                                             |                                                           calib_param_sequencer |        121 |        121 |       0 |    0 |   1023 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_resetn__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                             calib_fast_hder_gen |         96 |         96 |       0 |    0 |    240 |      0 |      0 |            0 |
|           (U1)                                              |                                                             calib_fast_hder_gen |         96 |         96 |       0 |    0 |    238 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                                 ddr_aoi_add_gen |        103 |        103 |       0 |    0 |    202 |      0 |      0 |            1 |
|           (U2)                                              |                                                                 ddr_aoi_add_gen |        103 |        103 |       0 |    0 |    200 |      0 |      0 |            1 |
|           U1                                                |                                                                 sync_reset__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                           axis32_hder_extractor |         39 |         39 |       0 |    0 |     84 |      0 |      0 |            0 |
|           (U3)                                              |                                                           axis32_hder_extractor |         39 |         39 |       0 |    0 |     82 |      0 |      0 |            0 |
|           r0                                                |                                                                 sync_reset__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U36                                                 |                                                                calib_status_gen |        152 |        152 |       0 |    0 |    164 |      0 |      0 |            0 |
|           (U36)                                             |                                                                calib_status_gen |        152 |        152 |       0 |    0 |    162 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__193 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U47                                                 |                                                             axil32_to_native__6 |         10 |         10 |       0 |    0 |     49 |      0 |      0 |            0 |
|           (U47)                                             |                                                             axil32_to_native__6 |         10 |         10 |       0 |    0 |     47 |      0 |      0 |            0 |
|           sync_reset_inst                                   |                                                                 sync_reset__192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                   |                                                                             AEC |        487 |        487 |       0 |    0 |   1149 |      4 |      0 |            0 |
|         (U19)                                               |                                                                             AEC |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                  |                                                                        AEC_Ctrl |        111 |        111 |       0 |    0 |    539 |      0 |      0 |            0 |
|           (U2)                                              |                                                                        AEC_Ctrl |        110 |        110 |       0 |    0 |     95 |      0 |      0 |            0 |
|           U0A                                               |                                                                 sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                               |                                             double_sync_vector__parameterized36 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1C                                               |                                             double_sync_vector__parameterized38 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1D                                               |                                             double_sync_vector__parameterized40 |          0 |          0 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U1E                                               |                                             double_sync_vector__parameterized44 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1F                                               |                                             double_sync_vector__parameterized46 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1G                                               |                                             double_sync_vector__parameterized53 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1H                                               |                                             double_sync_vector__parameterized55 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1I                                               |                                             double_sync_vector__parameterized57 |          0 |          0 |       0 |    0 |     26 |      0 |      0 |            0 |
|           U1J                                               |                                                                  double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1K                                               |                                             double_sync_vector__parameterized59 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1L                                               |                                             double_sync_vector__parameterized48 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1M                                               |                                             double_sync_vector__parameterized50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1N                                               |                                             double_sync_vector__parameterized42 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U1P                                               |                                                           double_sync_vector__2 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                  |                                                                      AEC_CUMSUM |        109 |        109 |       0 |    0 |    264 |      0 |      0 |            0 |
|           (U3)                                              |                                                                      AEC_CUMSUM |        109 |        109 |       0 |    0 |    262 |      0 |      0 |            0 |
|           sreset_data_gen                                   |                                                                  sync_reset__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                       histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U0                                                |                               histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|       U2                                                    |                                            t_axi4_stream64_fifo__parameterized1 |        106 |         38 |      68 |    0 |    285 |      0 |      0 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst             |                                                       t_axi4_stream64_afifo_d16 |        106 |         38 |      68 |    0 |    285 |      0 |      0 |            0 |
|           U0                                                |                                t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2 |        106 |         38 |      68 |    0 |    285 |      0 |      0 |            0 |
|       U20                                                   |                                            t_axi4_stream64_fifo__parameterized3 |        106 |         38 |      68 |    0 |    285 |      0 |      0 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst             |                                                 t_axi4_stream64_afifo_d16_HD605 |        106 |         38 |      68 |    0 |    285 |      0 |      0 |            0 |
|           U0                                                |                          t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_HD606 |        106 |         38 |      68 |    0 |    285 |      0 |      0 |            0 |
|       U22                                                   |                                                  axis32_merge_axis64__xdcDup__1 |         37 |         37 |       0 |    0 |    158 |      0 |      0 |            0 |
|         U1                                                  |                                                          ip_axis32_merge_axis64 |         37 |         37 |       0 |    0 |    158 |      0 |      0 |            0 |
|           (U1)                                              |                                                          ip_axis32_merge_axis64 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                              |       ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         37 |         37 |       0 |    0 |    158 |      0 |      0 |            0 |
|       U25                                                   |                                                          badpixel_replacer64__1 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U25)                                               |                                                          badpixel_replacer64__1 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                  |                                                                 sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                                   |                                                             badpixel_replacer64 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                               |                                                             badpixel_replacer64 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                  |                                                                 sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                   |                                                           axis64_hder_extractor |         31 |         31 |       0 |    0 |     70 |      0 |      0 |            0 |
|         (U27)                                               |                                                           axis64_hder_extractor |         31 |         31 |       0 |    0 |     68 |      0 |      0 |            0 |
|         r0                                                  |                                                                  sync_reset__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                  axis32_merge_axis64__xdcDup__2 |         40 |         40 |       0 |    0 |    165 |      0 |      0 |            0 |
|         U1                                                  |                                                    ip_axis32_merge_axis64_HD679 |         40 |         40 |       0 |    0 |    165 |      0 |      0 |            0 |
|           (U1)                                              |                                                    ip_axis32_merge_axis64_HD679 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                              | ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter_HD680 |         40 |         40 |       0 |    0 |    165 |      0 |      0 |            0 |
|       U7                                                    |                                                                   axis32_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U7)                                                |                                                                   axis32_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                                  sync_reset__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                    |                                            t_axi4_stream64_fifo__parameterized5 |        106 |         38 |      68 |    0 |    285 |      0 |      0 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst             |                                                 t_axi4_stream64_afifo_d16_HD629 |        106 |         38 |      68 |    0 |    285 |      0 |      0 |            0 |
|           U0                                                |                          t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_HD630 |        106 |         38 |      68 |    0 |    285 |      0 |      0 |            0 |
|       U9                                                    |                                                              axis_64_to_32_wrap |         41 |         41 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U1                                                  |                                                                   axis_64_to_32 |         41 |         41 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U1)                                              |                                                                   axis_64_to_32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                              |                axis_64_to_32_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         41 |         41 |       0 |    0 |    160 |      0 |      0 |            0 |
|       gen_cal_2ch.CORE_0                                    |                                                     calibration_core__xdcDup__1 |      21760 |      19433 |       0 | 2327 |  43761 |    121 |     27 |           72 |
|         (gen_cal_2ch.CORE_0)                                |                                                     calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                  |                                                                  FCC__xdcDup__1 |        940 |        812 |       0 |  128 |   2076 |      3 |      3 |            6 |
|           (U1)                                              |                                                                  FCC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                       fp32_axis_mult__xdcDup__1 |        176 |        137 |       0 |   39 |    387 |      0 |      0 |            2 |
|           U14                                               |                                                     param_fifo_block__xdcDup__1 |         79 |         79 |       0 |    0 |    224 |      1 |      1 |            0 |
|           U2                                                |                                                       fp32_axis_mult__xdcDup__2 |        175 |        137 |       0 |   38 |    387 |      0 |      0 |            2 |
|           U3                                                |                                                       fp32_axis_mult__xdcDup__3 |        158 |        128 |       0 |   30 |    351 |      0 |      0 |            2 |
|           U4                                                |                                 t_axi4_stream32_fifo__parameterized8__xdcDup__1 |         44 |         44 |       0 |    0 |    107 |      1 |      0 |            0 |
|           U5                                                |                                                           native_to_axis32__110 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                |                                     param_fifo_block__parameterized1__xdcDup__1 |         96 |         96 |       0 |    0 |    240 |      1 |      2 |            0 |
|           U7                                                |                                                      axis_fi32tofp32__xdcDup__1 |        209 |        188 |       0 |   21 |    345 |      0 |      0 |            0 |
|         U10                                                 |                                                                  axis32_hole__5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                 |                                                                  axis32_hole__6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                 |                                      axis_fi32tofp32__parameterized1__xdcDup__1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U1                                                |                                                       ip_axis_fi32tofp32_HD8234 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|         U13                                                 |                                                                ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                             |                                                                ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                           ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                |                                                           native_to_axis32__102 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                |                                                           native_to_axis32__103 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                |                                                           native_to_axis32__104 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                |                                                           native_to_axis32__105 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                |                                                           native_to_axis32__106 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                |                                                           native_to_axis32__107 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                |                                                                 native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                 |                                                      axis_fi32tofp32__xdcDup__2 |        209 |        188 |       0 |   21 |    345 |      0 |      0 |            0 |
|           U1                                                |                                                       ip_axis_fi32tofp32_HD8299 |        209 |        188 |       0 |   21 |    345 |      0 |      0 |            0 |
|         U15                                                 |                                                 t_axi4_stream16_fifo__xdcDup__1 |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|           (U15)                                             |                                                 t_axi4_stream16_fifo__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst           |                                                t_axi4_stream16_sfifo_d16_HD8365 |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|         U16                                                 |                                     param_fifo_block__parameterized3__xdcDup__1 |         96 |         96 |       0 |    0 |    240 |      1 |      2 |            0 |
|           (U16)                                             |                                     param_fifo_block__parameterized3__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                           native_to_axis32__101 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                                |                                t_axi4_stream32_fifo__parameterized12__xdcDup__1 |         61 |         61 |       0 |    0 |    119 |      1 |      1 |            0 |
|           param_fifo                                        |                                                       fwft_sfifo_w32_d16_HD4742 |         31 |         31 |       0 |    0 |     84 |      0 |      1 |            0 |
|         U17                                                 |                                                      axis16_reg_wrap__xdcDup__1 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U17)                                             |                                                      axis16_reg_wrap__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                            ip_axis16_reg_HD8403 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|         U18                                                 |                                                      axis16_reg_wrap__xdcDup__2 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U18)                                             |                                                      axis16_reg_wrap__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                            ip_axis16_reg_HD8406 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|         U19                                                 |                                                  t_axi4_stream8_fifo__xdcDup__1 |         68 |         68 |       0 |    0 |     91 |      0 |      1 |            0 |
|           (U19)                                             |                                                  t_axi4_stream8_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst          |                                               t_axi4_stream8_sfifo_d2048_HD8410 |         67 |         67 |       0 |    0 |     91 |      0 |      1 |            0 |
|         U2                                                  |                                                                  FSU__xdcDup__1 |       3656 |       3205 |       0 |  451 |   7442 |     10 |      7 |           14 |
|           U1                                                |                                                   fp32_axis_subtract__xdcDup__1 |        275 |        238 |       0 |   37 |    545 |      0 |      0 |            2 |
|           U10                                               |                                t_axi4_stream32_fifo__parameterized14__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U11                                               |                                                     param_fifo_block__xdcDup__2 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U12                                               |                                                     param_fifo_block__xdcDup__3 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U13                                               |                                     param_fifo_block__parameterized7__xdcDup__1 |         96 |         96 |       0 |    0 |    248 |      1 |      2 |            0 |
|           U14                                               |                                                        fp32_axis_add__xdcDup__1 |        274 |        236 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U15                                               |                                      axis_fi32tofp32__parameterized4__xdcDup__1 |        166 |        137 |       0 |   29 |    275 |      0 |      0 |            0 |
|           U16                                               |                                      axis_fi32tofp32__parameterized6__xdcDup__1 |        216 |        187 |       0 |   29 |    361 |      0 |      0 |            0 |
|           U18                                               |                                                        fp32_axis_add__xdcDup__2 |        274 |        236 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U19                                               |                                                       fp32_axis_mult__xdcDup__4 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U2                                                |                                t_axi4_stream32_fifo__parameterized18__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U22                                               |                                                       fp32_axis_mult__xdcDup__5 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U24                                               |                                                       fp32_axis_mult__xdcDup__6 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U25                                               |                                      axis_fi32tofp32__parameterized8__xdcDup__1 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           U3                                                |                                                     fp32_axis_divide__xdcDup__1 |        902 |        805 |       0 |   97 |   1616 |      0 |      0 |            0 |
|           U4                                                |                                                       fp32_axis_mult__xdcDup__7 |        179 |        138 |       0 |   41 |    403 |      0 |      0 |            2 |
|           U5                                                |                                t_axi4_stream32_fifo__parameterized20__xdcDup__1 |         54 |         54 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U6                                                |                                                     param_fifo_block__xdcDup__4 |         78 |         78 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U7                                                |                                    param_fifo_block__parameterized10__xdcDup__1 |         96 |         96 |       0 |    0 |    248 |      1 |      2 |            0 |
|           U8                                                |                                t_axi4_stream32_fifo__parameterized24__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U9                                                |                                t_axi4_stream32_fifo__parameterized26__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|         U20                                                 |                                                                  pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                             |                                                                  pixel_bpr_flag |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                |                                                                  axis_sync_flow |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                 |                                                      axis_fp32tofi32__xdcDup__1 |        200 |        193 |       0 |    7 |    319 |      0 |      0 |            0 |
|           round_case_gen.U2                                 |                                                 axis_fp32tofi32round__xdcDup__1 |        200 |        193 |       0 |    7 |    319 |      0 |      0 |            0 |
|         U23                                                 |                                                               axis_fi32tou16__4 |         31 |         31 |       0 |    0 |     50 |      0 |      0 |            0 |
|           (U23)                                             |                                                               axis_fi32tou16__4 |         31 |         31 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__190 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                 |                                                                  pixel_bad_repl |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U24)                                             |                                                                  pixel_bad_repl |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__128 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                 |                                                                     axis32_hole |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                 |                                                       axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                |                                                       ip_axis32_fanout2_HD16367 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                 |                                                                   axis32_sw_3_1 |         45 |         45 |       0 |    0 |     42 |      0 |      0 |            0 |
|           (U28)                                             |                                                                   axis32_sw_3_1 |         45 |         45 |       0 |    0 |     40 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__140 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                 |                                                      axis_fp32tofi32__xdcDup__2 |        202 |        193 |       0 |    9 |    319 |      0 |      0 |            0 |
|           round_case_gen.U2                                 |                                                 axis_fp32tofi32round__xdcDup__2 |        202 |        193 |       0 |    9 |    319 |      0 |      0 |            0 |
|         U3                                                  |                                                                  NLC__xdcDup__1 |       7600 |       6778 |       0 |  822 |  15373 |     47 |      7 |           28 |
|           (U3)                                              |                                                                  NLC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                        |                                                     param_fifo_block__xdcDup__5 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           POW2_M_EXP                                        |                                                     param_fifo_block__xdcDup__6 |         78 |         78 |       0 |    0 |    223 |      1 |      1 |            0 |
|           RANGE_OFF                                         |                                    param_fifo_block__parameterized14__xdcDup__1 |         95 |         95 |       0 |    0 |    240 |      1 |      2 |            0 |
|           U1                                                |                                                   fp32_axis_subtract__xdcDup__2 |        276 |        238 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U10                                               |                                                       fp32_axis_mult__xdcDup__8 |        169 |        132 |       0 |   37 |    383 |      0 |      0 |            2 |
|           U11                                               |                                t_axi4_stream32_fifo__parameterized30__xdcDup__1 |         52 |         52 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U12                                               |                                t_axi4_stream32_fifo__parameterized32__xdcDup__1 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U13                                               |                                t_axi4_stream32_fifo__parameterized34__xdcDup__1 |         54 |         54 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U14                                               |                                                     param_fifo_block__xdcDup__7 |         78 |         78 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U15                                               |                                                     axis_lut_a32_d32__xdcDup__1 |       3266 |       2991 |       0 |  275 |   6630 |     33 |      1 |           10 |
|           U16                                               |                                                       axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                               |                                     axis_fi32tofp32__parameterized16__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                               |                                     axis_fi32tofp32__parameterized18__xdcDup__1 |        176 |        147 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                |                                                        fp32_axis_add__xdcDup__4 |        254 |        227 |       0 |   27 |    497 |      0 |      0 |            2 |
|           U23                                               |                                                      fp32_axis_mult__xdcDup__11 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U26                                               |                                                      fp32_axis_mult__xdcDup__12 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U27                                               |                                                      fp32_axis_mult__xdcDup__13 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U3                                                |                                                     fp32_axis_divide__xdcDup__2 |        902 |        805 |       0 |   97 |   1616 |      0 |      0 |            0 |
|           U4                                                |                                t_axi4_stream32_fifo__parameterized72__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           U5                                                |                                                       axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                |                                                   fp32_axis_subtract__xdcDup__5 |        276 |        238 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U7                                                |                                                        fp32_axis_add__xdcDup__5 |        275 |        236 |       0 |   39 |    545 |      0 |      0 |            2 |
|           U8                                                |                                                      fp32_axis_mult__xdcDup__14 |        179 |        138 |       0 |   41 |    403 |      0 |      0 |            2 |
|           U9                                                |                                t_axi4_stream32_fifo__parameterized74__xdcDup__1 |         54 |         54 |       0 |    0 |     84 |      1 |      0 |            0 |
|           Xi_fifo                                           |                                t_axi4_stream32_fifo__parameterized76__xdcDup__1 |         53 |         53 |       0 |    0 |    111 |      1 |      0 |            0 |
|           data_fifo                                         |                                t_axi4_stream32_fifo__parameterized78__xdcDup__1 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                                  |                                     axis_fi32tofp32__parameterized20__xdcDup__1 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                                   |                                                     param_fifo_block__xdcDup__8 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           range_fixtofp32                                   |                                     axis_fi32tofp32__parameterized22__xdcDup__1 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                                 |                                                                  axis_fi32tou16 |         31 |         31 |       0 |    0 |     50 |      0 |      0 |            0 |
|           (U30)                                             |                                                                  axis_fi32tou16 |         31 |         31 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__137 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                 |                                                      fp32_axis_mult__xdcDup__15 |        166 |        133 |       0 |   33 |    370 |      0 |      0 |            2 |
|           (U34)                                             |                                                      fp32_axis_mult__xdcDup__15 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                |                                                        ip_fp32_axis_mult_HD3726 |        166 |        133 |       0 |   33 |    367 |      0 |      0 |            2 |
|         U35                                                 |                                                                native_to_axis32 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                             |                                                                native_to_axis32 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__127 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                 |                                                           pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                             |                                                           pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__136 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                |                                                              axis_sync_flow__14 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                  |                                                                  RQC__xdcDup__1 |       5744 |       5137 |       0 |  607 |  11583 |     55 |      3 |           20 |
|           (U4)                                              |                                                                  RQC__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                     param_fifo_block__xdcDup__9 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U10                                               |                                    param_fifo_block__parameterized19__xdcDup__1 |         96 |         96 |       0 |    0 |    209 |      1 |      1 |            0 |
|           U11                                               |                                t_axi4_stream32_fifo__parameterized82__xdcDup__1 |         44 |         44 |       0 |    0 |    103 |      1 |      0 |            0 |
|           U13                                               |                                t_axi4_stream32_fifo__parameterized84__xdcDup__1 |         44 |         44 |       0 |    0 |    103 |      1 |      0 |            0 |
|           U14                                               |                                                    param_fifo_block__xdcDup__10 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U15                                               |                                     axis_lut_a32_d32__parameterized1__xdcDup__1 |       3338 |       3066 |       0 |  272 |   6644 |     48 |      0 |           10 |
|           U16                                               |                                                      axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                               |                                     axis_fi32tofp32__parameterized26__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                               |                                     axis_fi32tofp32__parameterized28__xdcDup__1 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                |                                                     fp32_axis_sqroot__xdcDup__1 |        539 |        454 |       0 |   85 |    963 |      0 |      0 |            0 |
|           U3                                                |                                                      fp32_axis_mult__xdcDup__18 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U4                                                |                                t_axi4_stream32_fifo__parameterized98__xdcDup__1 |         53 |         53 |       0 |    0 |    119 |      1 |      0 |            0 |
|           U5                                                |                                                      axis32_fanout2__xdcDup__13 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                |                                                   fp32_axis_subtract__xdcDup__8 |        276 |        238 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U7                                                |                                                      fp32_axis_mult__xdcDup__19 |        179 |        138 |       0 |   41 |    403 |      0 |      0 |            2 |
|           U8                                                |                                                        fp32_axis_add__xdcDup__7 |        274 |        236 |       0 |   38 |    545 |      0 |      0 |            2 |
|           U9                                                |                                                      fp32_axis_mult__xdcDup__20 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           Xi_fifo                                           |                               t_axi4_stream32_fifo__parameterized100__xdcDup__1 |         44 |         44 |       0 |    0 |    103 |      1 |      0 |            0 |
|         U40                                                 |                                                           pixel_saturation_repl |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                             |                                                           pixel_saturation_repl |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__129 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                                 |                                                              video_data_handler |         26 |         26 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1                                                |                                                               pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U2                                                |                                                            video_ehdri_selector |         10 |         10 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U3                                                |                                                                    video_freeze |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4                                                |                                                       video_fwposition_selector |          7 |          7 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U45                                                 |                                                      axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                 |                                                 axis_fp32tofi32round__xdcDup__7 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                                 |                                                         param16_fifo__xdcDup__1 |         79 |         79 |       0 |    0 |    207 |      1 |      1 |            0 |
|           blk_param_fifo0                                   |                                                    param_fifo_block__xdcDup__11 |         79 |         79 |       0 |    0 |    207 |      1 |      1 |            0 |
|         U49                                                 |                               t_axi4_stream32_fifo__parameterized102__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst           |                                                t_axi4_stream32_sfifo_d64_HD5990 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U5                                                  |                                                                  CFF__xdcDup__1 |       1370 |       1245 |       0 |  125 |   2684 |      3 |      2 |            2 |
|           (U5)                                              |                                                                  CFF__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                    param_fifo_block__parameterized23__xdcDup__1 |         88 |         88 |       0 |    0 |    232 |      1 |      1 |            0 |
|           U14                                               |                                                    param_fifo_block__xdcDup__12 |         79 |         79 |       0 |    0 |    224 |      1 |      1 |            0 |
|           U4                                                |                               t_axi4_stream32_fifo__parameterized106__xdcDup__1 |         38 |         38 |       0 |    0 |     99 |      1 |      0 |            0 |
|           U6                                                |                                                   fp32_axis_subtract__xdcDup__9 |        272 |        236 |       0 |   36 |    529 |      0 |      0 |            2 |
|           U9                                                |                                                     fp32_axis_divide__xdcDup__3 |        892 |        803 |       0 |   89 |   1600 |      0 |      0 |            0 |
|         U55                                                 |                                                                  gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                  |                                                      axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                              |                                                      axis32_fanout2__xdcDup__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                       ip_axis32_fanout2_HD16370 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                  |                                                      axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                              |                                                      axis32_fanout2__xdcDup__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                       ip_axis32_fanout2_HD16373 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                  |                                                     fp32_axis_divide__xdcDup__4 |        902 |        805 |       0 |   97 |   1616 |      0 |      0 |            0 |
|           (U9)                                              |                                                     fp32_axis_divide__xdcDup__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                |                                                     ip_fp32_axis_divide_HD15182 |        901 |        804 |       0 |   97 |   1611 |      0 |      0 |            0 |
|         data_fifo                                           |                               t_axi4_stream32_fifo__parameterized108__xdcDup__1 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst           |                                                t_axi4_stream32_sfifo_d64_HD6022 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|       gen_cal_2ch.CORE_1                                    |                                                                calibration_core |      21430 |      19190 |       0 | 2240 |  43246 |    121 |     24 |           72 |
|         (gen_cal_2ch.CORE_1)                                |                                                                calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                  |                                                                             FCC |        927 |        800 |       0 |  127 |   2032 |      3 |      2 |            6 |
|           (U1)                                              |                                                                             FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                      fp32_axis_mult__xdcDup__21 |        169 |        131 |       0 |   38 |    367 |      0 |      0 |            2 |
|           U14                                               |                                                    param_fifo_block__xdcDup__13 |         79 |         79 |       0 |    0 |    223 |      1 |      1 |            0 |
|           U2                                                |                                                      fp32_axis_mult__xdcDup__22 |        169 |        131 |       0 |   38 |    367 |      0 |      0 |            2 |
|           U3                                                |                                                      fp32_axis_mult__xdcDup__23 |        158 |        128 |       0 |   30 |    351 |      0 |      0 |            2 |
|           U4                                                |                                            t_axi4_stream32_fifo__parameterized8 |         44 |         44 |       0 |    0 |    107 |      1 |      0 |            0 |
|           U5                                                |                                                            native_to_axis32__67 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                |                                                param_fifo_block__parameterized1 |         96 |         96 |       0 |    0 |    237 |      1 |      1 |            0 |
|           U7                                                |                                                      axis_fi32tofp32__xdcDup__3 |        209 |        188 |       0 |   21 |    345 |      0 |      0 |            0 |
|         U10                                                 |                                                                  axis32_hole__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                 |                                                                  axis32_hole__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                 |                                                 axis_fi32tofp32__parameterized1 |        173 |        145 |       0 |   28 |    307 |      0 |      0 |            0 |
|           U1                                                |                                                       ip_axis_fi32tofp32_HD7129 |        173 |        145 |       0 |   28 |    307 |      0 |      0 |            0 |
|         U13                                                 |                                                             ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                             |                                                             ddr_data_decoder__2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                        ddr_data_decoder_core__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                |                                                            native_to_axis32__59 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                |                                                            native_to_axis32__60 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                |                                                            native_to_axis32__61 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                |                                                            native_to_axis32__62 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                |                                                            native_to_axis32__63 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                |                                                            native_to_axis32__64 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                |                                                              native_to_axis8__2 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                 |                                                                 axis_fi32tofp32 |        207 |        188 |       0 |   19 |    341 |      0 |      0 |            0 |
|           U1                                                |                                                       ip_axis_fi32tofp32_HD7064 |        207 |        188 |       0 |   19 |    341 |      0 |      0 |            0 |
|         U15                                                 |                                                            t_axi4_stream16_fifo |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|           (U15)                                             |                                                            t_axi4_stream16_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst           |                                                       t_axi4_stream16_sfifo_d16 |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|         U16                                                 |                                                param_fifo_block__parameterized3 |         96 |         96 |       0 |    0 |    237 |      1 |      1 |            0 |
|           (U16)                                             |                                                param_fifo_block__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                            native_to_axis32__58 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U4                                                |                                           t_axi4_stream32_fifo__parameterized12 |         61 |         61 |       0 |    0 |    118 |      1 |      0 |            0 |
|           param_fifo                                        |                                                       fwft_sfifo_w32_d16_HD4267 |         31 |         31 |       0 |    0 |     84 |      0 |      1 |            0 |
|         U17                                                 |                                                      axis16_reg_wrap__xdcDup__3 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U17)                                             |                                                      axis16_reg_wrap__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                            ip_axis16_reg_HD8400 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|         U18                                                 |                                                                 axis16_reg_wrap |         20 |         20 |       0 |    0 |     53 |      0 |      0 |            0 |
|           (U18)                                             |                                                                 axis16_reg_wrap |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                                   ip_axis16_reg |         20 |         20 |       0 |    0 |     53 |      0 |      0 |            0 |
|         U19                                                 |                                                             t_axi4_stream8_fifo |         68 |         68 |       0 |    0 |     91 |      0 |      1 |            0 |
|           (U19)                                             |                                                             t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst          |                                                      t_axi4_stream8_sfifo_d2048 |         67 |         67 |       0 |    0 |     91 |      0 |      1 |            0 |
|         U2                                                  |                                                                             FSU |       3605 |       3177 |       0 |  428 |   7340 |     10 |      7 |           14 |
|           U1                                                |                                                  fp32_axis_subtract__xdcDup__10 |        267 |        232 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U10                                               |                                           t_axi4_stream32_fifo__parameterized14 |         53 |         53 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U11                                               |                                                    param_fifo_block__xdcDup__14 |         78 |         78 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U12                                               |                                                    param_fifo_block__xdcDup__15 |         78 |         78 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U13                                               |                                                param_fifo_block__parameterized7 |         96 |         96 |       0 |    0 |    247 |      1 |      2 |            0 |
|           U14                                               |                                                        fp32_axis_add__xdcDup__8 |        266 |        231 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U15                                               |                                                 axis_fi32tofp32__parameterized4 |        166 |        137 |       0 |   29 |    275 |      0 |      0 |            0 |
|           U16                                               |                                                 axis_fi32tofp32__parameterized6 |        218 |        189 |       0 |   29 |    361 |      0 |      0 |            0 |
|           U18                                               |                                                        fp32_axis_add__xdcDup__9 |        265 |        231 |       0 |   34 |    529 |      0 |      0 |            2 |
|           U19                                               |                                                      fp32_axis_mult__xdcDup__24 |        169 |        132 |       0 |   37 |    383 |      0 |      0 |            2 |
|           U2                                                |                                           t_axi4_stream32_fifo__parameterized18 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U22                                               |                                                      fp32_axis_mult__xdcDup__25 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U24                                               |                                                      fp32_axis_mult__xdcDup__26 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U25                                               |                                                 axis_fi32tofp32__parameterized8 |        168 |        139 |       0 |   29 |    283 |      0 |      0 |            0 |
|           U3                                                |                                                     fp32_axis_divide__xdcDup__5 |        884 |        797 |       0 |   87 |   1592 |      0 |      0 |            0 |
|           U4                                                |                                                      fp32_axis_mult__xdcDup__27 |        169 |        132 |       0 |   37 |    383 |      0 |      0 |            2 |
|           U5                                                |                                           t_axi4_stream32_fifo__parameterized20 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U6                                                |                                                    param_fifo_block__xdcDup__16 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U7                                                |                                               param_fifo_block__parameterized10 |         96 |         96 |       0 |    0 |    247 |      1 |      2 |            0 |
|           U8                                                |                                           t_axi4_stream32_fifo__parameterized24 |         53 |         53 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U9                                                |                                           t_axi4_stream32_fifo__parameterized26 |         53 |         53 |       0 |    0 |    110 |      1 |      0 |            0 |
|         U20                                                 |                                                               pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                             |                                                               pixel_bpr_flag__2 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                |                                                                  sync_reset__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                |                                                              axis_sync_flow__10 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                 |                                                      axis_fp32tofi32__xdcDup__4 |        201 |        193 |       0 |    8 |    319 |      0 |      0 |            0 |
|           round_case_gen.U2                                 |                                                 axis_fp32tofi32round__xdcDup__8 |        201 |        193 |       0 |    8 |    319 |      0 |      0 |            0 |
|         U23                                                 |                                                               axis_fi32tou16__2 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U23)                                             |                                                               axis_fi32tou16__2 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__125 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                 |                                                               pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U24)                                             |                                                               pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                |                                                                  sync_reset__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                 |                                                                  axis32_hole__4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                 |                                                      axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                |                                                       ip_axis32_fanout2_HD16325 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                 |                                                                axis32_sw_3_1__2 |         45 |         45 |       0 |    0 |     42 |      0 |      0 |            0 |
|           (U28)                                             |                                                                axis32_sw_3_1__2 |         45 |         45 |       0 |    0 |     40 |      0 |      0 |            0 |
|           U1                                                |                                                                  sync_reset__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                 |                                                      axis_fp32tofi32__xdcDup__5 |        201 |        193 |       0 |    8 |    319 |      0 |      0 |            0 |
|           round_case_gen.U2                                 |                                                 axis_fp32tofi32round__xdcDup__9 |        201 |        193 |       0 |    8 |    319 |      0 |      0 |            0 |
|         U3                                                  |                                                                             NLC |       7482 |       6687 |       0 |  795 |  15221 |     47 |      6 |           28 |
|           (U3)                                              |                                                                             NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                        |                                                    param_fifo_block__xdcDup__17 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           POW2_M_EXP                                        |                                                    param_fifo_block__xdcDup__18 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           RANGE_OFF                                         |                                               param_fifo_block__parameterized14 |         96 |         96 |       0 |    0 |    237 |      1 |      1 |            0 |
|           U1                                                |                                                  fp32_axis_subtract__xdcDup__11 |        266 |        232 |       0 |   34 |    529 |      0 |      0 |            2 |
|           U10                                               |                                                      fp32_axis_mult__xdcDup__28 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U11                                               |                                           t_axi4_stream32_fifo__parameterized30 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U12                                               |                                           t_axi4_stream32_fifo__parameterized32 |         53 |         53 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U13                                               |                                           t_axi4_stream32_fifo__parameterized34 |         54 |         54 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U14                                               |                                                    param_fifo_block__xdcDup__19 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U15                                               |                                                                axis_lut_a32_d32 |       3205 |       2931 |       0 |  274 |   6585 |     33 |      1 |           10 |
|           U16                                               |                                                      axis32_fanout2__xdcDup__21 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                               |                                                axis_fi32tofp32__parameterized16 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                               |                                                axis_fi32tofp32__parameterized18 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                |                                                       fp32_axis_add__xdcDup__11 |        252 |        227 |       0 |   25 |    493 |      0 |      0 |            2 |
|           U23                                               |                                                      fp32_axis_mult__xdcDup__31 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U26                                               |                                                      fp32_axis_mult__xdcDup__32 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U27                                               |                                                      fp32_axis_mult__xdcDup__33 |        169 |        132 |       0 |   37 |    383 |      0 |      0 |            2 |
|           U3                                                |                                                     fp32_axis_divide__xdcDup__6 |        884 |        797 |       0 |   87 |   1592 |      0 |      0 |            0 |
|           U4                                                |                                           t_axi4_stream32_fifo__parameterized72 |         53 |         53 |       0 |    0 |    110 |      1 |      0 |            0 |
|           U5                                                |                                                      axis32_fanout2__xdcDup__22 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                |                                                  fp32_axis_subtract__xdcDup__14 |        267 |        232 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U7                                                |                                                       fp32_axis_add__xdcDup__12 |        266 |        231 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U8                                                |                                                      fp32_axis_mult__xdcDup__34 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U9                                                |                                           t_axi4_stream32_fifo__parameterized74 |         54 |         54 |       0 |    0 |     84 |      1 |      0 |            0 |
|           Xi_fifo                                           |                                           t_axi4_stream32_fifo__parameterized76 |         52 |         52 |       0 |    0 |    110 |      1 |      0 |            0 |
|           data_fifo                                         |                                           t_axi4_stream32_fifo__parameterized78 |         67 |         67 |       0 |    0 |     90 |      3 |      0 |            0 |
|           offset_fixtofp32                                  |                                                axis_fi32tofp32__parameterized20 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|           pow2_offset_exp                                   |                                                    param_fifo_block__xdcDup__20 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           range_fixtofp32                                   |                                                axis_fi32tofp32__parameterized22 |        167 |        138 |       0 |   29 |    283 |      0 |      0 |            0 |
|         U30                                                 |                                                               axis_fi32tou16__3 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                             |                                                               axis_fi32tou16__3 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                |                                                                  sync_reset__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                 |                                                      fp32_axis_mult__xdcDup__35 |        156 |        128 |       0 |   28 |    347 |      0 |      0 |            2 |
|           U1                                                |                                                        ip_fp32_axis_mult_HD2146 |        156 |        128 |       0 |   28 |    347 |      0 |      0 |            2 |
|         U35                                                 |                                                            native_to_axis32__68 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                             |                                                            native_to_axis32__68 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                |                                                                  sync_reset__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                 |                                                        pixel_saturation_flag__2 |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                             |                                                        pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                |                                                                  sync_reset__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                |                                                               axis_sync_flow__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                  |                                                                             RQC |       5643 |       5045 |       0 |  598 |  11475 |     55 |      3 |           20 |
|           (U4)                                              |                                                                             RQC |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                    param_fifo_block__xdcDup__21 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U10                                               |                                               param_fifo_block__parameterized19 |         96 |         96 |       0 |    0 |    208 |      1 |      1 |            0 |
|           U11                                               |                                           t_axi4_stream32_fifo__parameterized82 |         44 |         44 |       0 |    0 |    102 |      1 |      0 |            0 |
|           U13                                               |                                           t_axi4_stream32_fifo__parameterized84 |         44 |         44 |       0 |    0 |    102 |      1 |      0 |            0 |
|           U14                                               |                                                    param_fifo_block__xdcDup__22 |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U15                                               |                                                axis_lut_a32_d32__parameterized1 |       3264 |       2990 |       0 |  274 |   6597 |     48 |      0 |           10 |
|           U16                                               |                                                      axis32_fanout2__xdcDup__27 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                               |                                                axis_fi32tofp32__parameterized26 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U18                                               |                                                axis_fi32tofp32__parameterized28 |        175 |        146 |       0 |   29 |    315 |      0 |      0 |            0 |
|           U2                                                |                                                                fp32_axis_sqroot |        536 |        453 |       0 |   83 |    960 |      0 |      0 |            0 |
|           U3                                                |                                                      fp32_axis_mult__xdcDup__38 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U4                                                |                                           t_axi4_stream32_fifo__parameterized98 |         53 |         53 |       0 |    0 |    119 |      1 |      0 |            0 |
|           U5                                                |                                                      axis32_fanout2__xdcDup__28 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                |                                                  fp32_axis_subtract__xdcDup__17 |        267 |        232 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U7                                                |                                                      fp32_axis_mult__xdcDup__39 |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           U8                                                |                                                                   fp32_axis_add |        266 |        231 |       0 |   35 |    529 |      0 |      0 |            2 |
|           U9                                                |                                                                  fp32_axis_mult |        170 |        132 |       0 |   38 |    383 |      0 |      0 |            2 |
|           Xi_fifo                                           |                                          t_axi4_stream32_fifo__parameterized100 |         44 |         44 |       0 |    0 |    102 |      1 |      0 |            0 |
|         U40                                                 |                                                        pixel_saturation_repl__2 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                             |                                                        pixel_saturation_repl__2 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                |                                                                  sync_reset__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                                 |                                                           video_data_handler__2 |         26 |         26 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1                                                |                                                               pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U2                                                |                                                         video_ehdri_selector__2 |         10 |         10 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U3                                                |                                                                 video_freeze__2 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4                                                |                                                    video_fwposition_selector__2 |          7 |          7 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U45                                                 |                                                                 axis_fp32tofi32 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                 |                                                            axis_fp32tofi32round |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                                 |                                                                    param16_fifo |         79 |         79 |       0 |    0 |    206 |      1 |      1 |            0 |
|           blk_param_fifo0                                   |                                                    param_fifo_block__xdcDup__23 |         79 |         79 |       0 |    0 |    206 |      1 |      1 |            0 |
|         U49                                                 |                                          t_axi4_stream32_fifo__parameterized102 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst           |                                                t_axi4_stream32_sfifo_d64_HD5350 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|         U5                                                  |                                                                             CFF |       1344 |       1230 |       0 |  114 |   2640 |      3 |      2 |            2 |
|           (U5)                                              |                                                                             CFF |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                               param_fifo_block__parameterized23 |         87 |         87 |       0 |    0 |    230 |      1 |      1 |            0 |
|           U14                                               |                                                                param_fifo_block |         79 |         79 |       0 |    0 |    222 |      1 |      1 |            0 |
|           U4                                                |                                          t_axi4_stream32_fifo__parameterized106 |         38 |         38 |       0 |    0 |     99 |      1 |      0 |            0 |
|           U6                                                |                                                              fp32_axis_subtract |        265 |        230 |       0 |   35 |    513 |      0 |      0 |            2 |
|           U9                                                |                                                     fp32_axis_divide__xdcDup__7 |        874 |        795 |       0 |   79 |   1576 |      0 |      0 |            0 |
|         U55                                                 |                                                                  gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                  |                                                      axis32_fanout2__xdcDup__29 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                              |                                                      axis32_fanout2__xdcDup__29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                       ip_axis32_fanout2_HD16328 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                  |                                                                  axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                              |                                                                  axis32_fanout2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                       ip_axis32_fanout2_HD16322 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                  |                                                                fp32_axis_divide |        884 |        797 |       0 |   87 |   1592 |      0 |      0 |            0 |
|           U1                                                |                                                     ip_fp32_axis_divide_HD14250 |        884 |        797 |       0 |   87 |   1592 |      0 |      0 |            0 |
|         data_fifo                                           |                                          t_axi4_stream32_fifo__parameterized108 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst           |                                                t_axi4_stream32_sfifo_d64_HD5382 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|       gen_cal_2ch.U16                                       |                                                            axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                         ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                              |                             ip_axis128_split_axis64_top_ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U23                                       |                                                axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                  |                                                ip_axis16_combine_axis32_HD18148 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                              |                       ip_axis16_combine_axis32_axis_combiner_v1_1_9_top_HD18149 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U5                                        |                                                             axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                          ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                              |                               ip_axis32_split_axis16_top_ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U6                                        |                                                           axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                  |                                                        ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                              |                               ip_axis16_combine_axis32_axis_combiner_v1_1_9_top |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|     EHDRI                                                   |                                                                  EHDRI_toplevel |        169 |        169 |       0 |    0 |    302 |      0 |      1 |            0 |
|       (EHDRI)                                               |                                                                  EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                                 ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                  |                                              ehdri_index_mem_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                  |                                        ehdri_index_mem_blk_mem_gen_v8_3_4_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U2                                                    |                                                                axil32_to_native |          9 |          9 |       0 |    0 |     44 |      0 |      0 |            0 |
|         (U2)                                                |                                                                axil32_to_native |          9 |          9 |       0 |    0 |     42 |      0 |      0 |            0 |
|         sync_reset_inst                                     |                                                                 sync_reset__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                                      ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                                |                                                                      ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                    |                                                                        ehdri_SM |         61 |         61 |       0 |    0 |     74 |      0 |      0 |            0 |
|         (U4)                                                |                                                                        ehdri_SM |         61 |         61 |       0 |    0 |     72 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                                |                                                              exposure_time_ctrl |        193 |        193 |       0 |    0 |    339 |      0 |      0 |            0 |
|       (EXP_CTRL)                                            |                                                              exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                                exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                                |                                                                exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                    |                                                                exp_time_manager |        135 |        135 |       0 |    0 |    105 |      0 |      0 |            0 |
|         (U2)                                                |                                                                exp_time_manager |        135 |        135 |       0 |    0 |    101 |      0 |      0 |            0 |
|         U1A                                                 |                                                                 sync_reset__215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                 |                                                                 double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                                     |                                                                       PWM_GEN_3 |         60 |         60 |       0 |    0 |    123 |      0 |      0 |            0 |
|       fan_ctrl_inst                                         |                                                                        PWM_CTRL |         12 |         12 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (fan_ctrl_inst)                                     |                                                                        PWM_CTRL |         12 |         12 |       0 |    0 |     46 |      0 |      0 |            0 |
|         sync_resetn_inst                                    |                                                                 sync_resetn__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       pwm0                                                  |                                                                       gh_PWM__1 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm1                                                  |                                                                       gh_PWM__2 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm2                                                  |                                                                          gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|     FLAGGING                                                |                                                                    flagging_top |        258 |        258 |       0 |    0 |    255 |      0 |      0 |            0 |
|       (FLAGGING)                                            |                                                                    flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                            flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                                |                                                            flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                  |                                                                 sync_reset__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                                     flagging_SM |        203 |        203 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U3)                                                |                                                                     flagging_SM |        203 |        203 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                    |                                                                 double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                                   |                                                                      Flash_intf |        554 |        554 |       0 |    0 |    448 |      8 |      0 |            0 |
|       U1                                                    |                                                                      flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                                    |                                                           axi_bram_ctrl_wrapper |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                               |                                                                ip_axi_bram_ctrl |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|           U0                                                |                                                  ip_axi_bram_ctrl_axi_bram_ctrl |        176 |        176 |       0 |    0 |    180 |      0 |      0 |            0 |
|       U4                                                    |                                                   blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                                |                                                   blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                          |                                                        ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                                |                                     ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_3_4 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                                    |                                                                    flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                                    |                                                                   flash_process |        271 |        271 |       0 |    0 |    197 |      0 |      0 |            0 |
|     GATING                                                  |                                                                      gating_top |        259 |        259 |       0 |    0 |    255 |      0 |      0 |            0 |
|       (GATING)                                              |                                                                      gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                    |                                                              gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                                |                                                              gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                  |                                                                 sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                    |                                                                       gating_SM |        204 |        204 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U4)                                                |                                                                       gating_SM |        204 |        204 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                    |                                                                 double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                                  |                                                                   hder_inserter |       1837 |       1837 |       0 |    0 |   4232 |      5 |     16 |            0 |
|       (HEADER)                                              |                                                                   hder_inserter |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                             hder_insert_mb_intf |        116 |        116 |       0 |    0 |    292 |      0 |      0 |            0 |
|         (U1)                                                |                                                             hder_insert_mb_intf |         77 |         77 |       0 |    0 |    218 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__201 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue1                                                 |                                                                     err_sync__1 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                |                                                   gh_stretch__parameterized5__1 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                |                                                              gh_edge_det_XCD__1 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue2                                                 |                                                                     err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                |                                                   gh_stretch__parameterized5__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                |                                                              gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                                 |                                                                     err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                |                                                   gh_stretch__parameterized5__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                |                                                              gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                                 |                                                                     err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                |                                                   gh_stretch__parameterized5__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                |                                                              gh_edge_det_XCD__4 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                                 |                                                                     err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                |                                                   gh_stretch__parameterized5__5 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                |                                                              gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                                 |                                                                     err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                |                                                   gh_stretch__parameterized5__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                |                                                              gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                                 |                                                                     err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                |                                                   gh_stretch__parameterized5__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                |                                                              gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                                 |                                                                     err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                |                                                   gh_stretch__parameterized5__8 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                |                                                              gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                                 |                                                                     err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                |                                                   gh_stretch__parameterized5__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                |                                                              gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U18                                                   |                                                             axis32_merge_axis64 |         41 |         41 |       0 |    0 |    165 |      0 |      0 |            0 |
|         U1                                                  |                                                    ip_axis32_merge_axis64_HD682 |         41 |         41 |       0 |    0 |    165 |      0 |      0 |            0 |
|           (U1)                                              |                                                    ip_axis32_merge_axis64_HD682 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                              | ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter_HD683 |         41 |         41 |       0 |    0 |    165 |      0 |      0 |            0 |
|       U19                                                   |                                          t_axi4_stream32_fifo__parameterized110 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|         (U19)                                               |                                          t_axi4_stream32_fifo__parameterized110 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d1024.t_axi4_stream32_sfifo_d1024_inst         |                                               t_axi4_stream32_sfifo_d1024_HD564 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|           U0                                                |                        t_axi4_stream32_sfifo_d1024_fifo_generator_v13_1_2_HD565 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|       U2                                                    |                                            t_axi4_stream64_fifo__parameterized7 |         98 |         98 |       0 |    0 |    191 |      3 |      0 |            0 |
|         (U2)                                                |                                            t_axi4_stream64_fifo__parameterized7 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d1024.t_axi4_stream64_afifo_d1024_inst         |                                                     t_axi4_stream64_afifo_d1024 |         96 |         96 |       0 |    0 |    190 |      3 |      0 |            0 |
|           U0                                                |                              t_axi4_stream64_afifo_d1024_fifo_generator_v13_1_2 |         96 |         96 |       0 |    0 |    190 |      3 |      0 |            0 |
|       U20                                                   |                                                 t_axi4_lite32_w_fifo__xdcDup__1 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U20)                                               |                                                 t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst            |                                               t_axi4_lite32_w_afifo_d16_HD18156 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18157 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U22                                                   |                                                 t_axi4_lite32_w_fifo__xdcDup__2 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U22)                                               |                                                 t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst            |                                               t_axi4_lite32_w_afifo_d16_HD18300 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18301 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U24                                                   |                                                 t_axi4_lite32_w_fifo__xdcDup__3 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         (U24)                                               |                                                 t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst            |                                               t_axi4_lite32_w_afifo_d16_HD18444 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                                |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18445 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U26                                                   |                                                 t_axi4_lite32_w_fifo__xdcDup__4 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst            |                                               t_axi4_lite32_w_afifo_d16_HD18588 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           U0                                                |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18589 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|       U28                                                   |                                                              axis64_auto_sw_2_1 |         60 |         60 |       0 |    0 |    106 |      0 |      0 |            0 |
|         (U28)                                               |                                                              axis64_auto_sw_2_1 |         60 |         60 |       0 |    0 |    104 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                 t_axi4_lite32_w_fifo__xdcDup__5 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U3)                                                |                                                 t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst            |                                               t_axi4_lite32_w_afifo_d16_HD18732 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18733 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U4                                                    |                                                           hder_insert_sequencer |        337 |        337 |       0 |    0 |    298 |      0 |      1 |            0 |
|         (U4)                                                |                                                           hder_insert_sequencer |        308 |        308 |       0 |    0 |    239 |      0 |      0 |            0 |
|         U1A                                                 |                                                                 sync_reset__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                 |                                                                 double_sync__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                               fwft_sfifo_w8_d16 |         29 |         29 |       0 |    0 |     55 |      0 |      1 |            0 |
|           U0                                                |                                        fwft_sfifo_w8_d16_fifo_generator_v13_1_2 |         29 |         29 |       0 |    0 |     55 |      0 |      1 |            0 |
|       U5                                                    |                                                                    hder_reorder |         98 |         98 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                                |                                                                    hder_reorder |         96 |         96 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                             dp_ram_byte_w32_d64 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                                |                                          dp_ram_byte_w32_d64_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                                    |                                                 t_axi4_lite32_w_fifo__xdcDup__6 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U6)                                                |                                                 t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst            |                                               t_axi4_lite32_w_afifo_d16_HD18876 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                |                        t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD18877 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       U7                                                    |                                                            t_axi4_lite32_w_fifo |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|         (U7)                                                |                                                            t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst            |                                                       t_axi4_lite32_w_afifo_d16 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|           U0                                                |                                t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|     ICU                                                     |                                                                    ICU_toplevel |        162 |        162 |       0 |    0 |    407 |      0 |      0 |            0 |
|       U1                                                    |                                                                        ICU_Ctrl |         24 |         24 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                |                                                                        ICU_Ctrl |         23 |         23 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                                 |                                                                     sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                    |                                                                          ICU_SM |        138 |        138 |       0 |    0 |    279 |      0 |      0 |            0 |
|         (U2)                                                |                                                                          ICU_SM |        137 |        137 |       0 |    0 |    277 |      0 |      0 |            0 |
|         U0A                                                 |                                                                 sync_resetn__31 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                                    |                                                                    expb_irig_v2 |        500 |        499 |       0 |    1 |    659 |      0 |      0 |            0 |
|       (IRIG)                                                |                                                                    expb_irig_v2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                                    |                                                      irig_signal_conditioner_v2 |         63 |         63 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                |                                                      irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                  |                                                                   ad747x_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                              |                                                                   ad747x_driver |         19 |         19 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__270 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                 |                                                           adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                             |                                                           adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                 |                                                               adc_sample_sel_v2 |          3 |          3 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                             |                                                               adc_sample_sel_v2 |          3 |          3 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                                adc_sample_en_v2 |          8 |          8 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                              |                                                                adc_sample_en_v2 |          8 |          8 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                         adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                              |                                                         adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                  |                                                           channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                              |                                                           channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                   |                                                                    irig_mb_intf |         45 |         44 |       0 |    1 |     90 |      0 |      0 |            0 |
|         (U10)                                               |                                                                    irig_mb_intf |         45 |         44 |       0 |    1 |     88 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                    |                                                          irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                                |                                                          irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                          irig_alphab_decoder_v2 |        128 |        128 |       0 |    0 |     68 |      0 |      0 |            0 |
|         U1                                                  |                                                           irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                              |                                                           irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                              irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                              |                                                              irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                         irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                              |                                                         irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                                     irig_alphab_decoder_ctrl_v2 |         13 |         13 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                              |                                                     irig_alphab_decoder_ctrl_v2 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                    |                                                           irig_frame_decoder_v2 |        140 |        140 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U4)                                                |                                                           irig_frame_decoder_v2 |        140 |        140 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                    |                                                              irig_controller_v2 |         20 |         20 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U5)                                                |                                                              irig_controller_v2 |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                                 double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                    |                                                        irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                                |                                                        irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                               clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                  |                                               clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                                    |                                                                   irig_reset_v2 |         16 |         16 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                                |                                                                   irig_reset_v2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                               clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                                     |                                                                     mgt_wrapper |       2987 |       2783 |      68 |  136 |   5448 |      3 |      3 |            0 |
|       (MGT)                                                 |                                                                     mgt_wrapper |          4 |          2 |       0 |    2 |      0 |      0 |      0 |            0 |
|       DATA_IN_FIFO                                          |                                            t_axi4_stream64_fifo__parameterized9 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst           |                                              t_axi4_stream64_afifo_d512_HD19077 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|           U0                                                |                       t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_HD19078 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|       EXP_IN_FIFO                                           |                                           t_axi4_stream64_fifo__parameterized11 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst           |                                                      t_axi4_stream64_afifo_d512 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|           U0                                                |                               t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|       EXP_OUT_FIFO                                          |                                           t_axi4_stream64_fifo__parameterized13 |        105 |         37 |      68 |    0 |    283 |      0 |      0 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst             |                                                 t_axi4_stream64_afifo_d16_HD653 |        105 |         37 |      68 |    0 |    283 |      0 |      0 |            0 |
|           U0                                                |                          t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_HD654 |        105 |         37 |      68 |    0 |    283 |      0 |      0 |            0 |
|       MGTS                                                  |                                                                       mgt_block |       2611 |       2477 |       0 |  134 |   4634 |      0 |      0 |            0 |
|         (MGTS)                                              |                                                                       mgt_block |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CTRL                                                |                                                                        MGT_CTRL |         79 |         79 |       0 |    0 |    203 |      0 |      0 |            0 |
|           (CTRL)                                            |                                                                        MGT_CTRL |         78 |         78 |       0 |    0 |    109 |      0 |      0 |            0 |
|           core_sync                                         |                                             double_sync_vector__parameterized67 |          0 |          0 |       0 |    0 |     60 |      0 |      0 |            0 |
|           data_loopback_sync                                |                                             double_sync_vector__parameterized71 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                 |                                                                 double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                                 |                                             double_sync_vector__parameterized75 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                                  |                                                                 double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                          |                                             double_sync_vector__parameterized69 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           sync_resetn_inst                                  |                                                                 sync_resetn__20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                               |                                             double_sync_vector__parameterized73 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                                |                                                                 double_sync__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                                |                                                                        data_mgt |        777 |        743 |       0 |   34 |   1374 |      0 |      0 |            0 |
|           (DATA)                                            |                                                                        data_mgt |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                |                                                          data_mgt_data_mgt_core |        777 |        743 |       0 |   34 |   1374 |      0 |      0 |            0 |
|         DATA_CLOCK                                          |                                                           data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                         |                                                      data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                    |                                                    data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                                |                                                    data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                                 |                                                         data_mgt_cdc_sync_exdes |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         EXP                                                 |                                                                         exp_mgt |        973 |        907 |       0 |   66 |   1669 |      0 |      0 |            0 |
|           (EXP)                                             |                                                                         exp_mgt |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                |                                                            exp_mgt_exp_mgt_core |        973 |        907 |       0 |   66 |   1669 |      0 |      0 |            0 |
|         EXP_CLOCK                                           |                                                            exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_COMMON                                          |                                                       exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         VIDEO                                               |                                                                       video_mgt |        776 |        742 |       0 |   34 |   1374 |      0 |      0 |            0 |
|           U0                                                |                                                        video_mgt_video_mgt_core |        776 |        742 |       0 |   34 |   1374 |      0 |      0 |            0 |
|       VIDEO_IN_FIFO                                         |                                           t_axi4_stream64_fifo__parameterized15 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst           |                                              t_axi4_stream64_afifo_d512_HD19022 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|           U0                                                |                       t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_HD19023 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|     SFW_INTF                                                |                                                                             SFW |        582 |        582 |       0 |    0 |    725 |      0 |      1 |            0 |
|       (SFW_INTF)                                            |                                                                             SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                                  SFW_Processing |        275 |        275 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                                |                                                                  SFW_Processing |        274 |        274 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                      |                                                                 double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                     |                                                                 sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                   |                                                                  trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                                    |                                                                      fw_decoder |        103 |        103 |       0 |    0 |    102 |      0 |      0 |            0 |
|         (U2)                                                |                                                                      fw_decoder |        102 |        102 |       0 |    0 |    100 |      0 |      0 |            0 |
|         reset_synchronize                                   |                                                                 sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                                        SFW_Ctrl |         48 |         48 |       0 |    0 |    372 |      0 |      0 |            0 |
|         (U3)                                                |                                                                        SFW_Ctrl |         47 |         47 |       0 |    0 |    370 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                     |                                                                 sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                    |                                                           axil32_addr_demux4__1 |         61 |         61 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                    |                                                             axil32_to_native__7 |         42 |         42 |       0 |    0 |     79 |      0 |      0 |            0 |
|         (U5)                                                |                                                             axil32_to_native__7 |         42 |         42 |       0 |    0 |     77 |      0 |      0 |            0 |
|         sync_reset_inst                                     |                                                                 sync_reset__222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                    |                                                                sdp_ram_w32_d128 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                  |                                             sdp_ram_w32_d128_blk_mem_gen_v8_3_4 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                  |                                       sdp_ram_w32_d128_blk_mem_gen_v8_3_4_synth |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                                    |                                                              SFW_ACQUISITION_SM |         51 |         51 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                                |                                                              SFW_ACQUISITION_SM |         50 |         50 |       0 |    0 |    106 |      0 |      0 |            0 |
|         doube_sync_gen                                      |                                                                 double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                     |                                                                 sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                        |                                                                 Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                                    |                                                                 Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                                    |                                                                 sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                                    |                                                                        trig_gen |       1673 |       1673 |       0 |    0 |   1611 |      0 |      0 |            0 |
|       (TRIG)                                                |                                                                        trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                            trig_gen_mblaze_intf |        457 |        457 |       0 |    0 |    448 |      0 |      0 |            0 |
|         (U1)                                                |                                                            trig_gen_mblaze_intf |        457 |        457 |       0 |    0 |    446 |      0 |      0 |            0 |
|         U2                                                  |                                                                 sync_reset__213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                                  trig_gen_ctler |        229 |        229 |       0 |    0 |    221 |      0 |      0 |            0 |
|         U2                                                  |                                                             trig_gen_ctler_core |        152 |        152 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U2)                                              |                                                             trig_gen_ctler_core |        152 |        152 |       0 |    0 |    148 |      0 |      0 |            0 |
|           comp_sync_reset                                   |                                                                 sync_reset__210 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                                   progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                              |                                                                   progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                  |                                                                 double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                    |                                                                    trig_stamper |        147 |        147 |       0 |    0 |    251 |      0 |      0 |            0 |
|         U1                                                  |                                                                     Clk_Divider |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                                  |                                                                 sync_reset__208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                              trig_stamper_ctler |        144 |        144 |       0 |    0 |    243 |      0 |      0 |            0 |
|           (U4)                                              |                                                              trig_stamper_ctler |        139 |        139 |       0 |    0 |    231 |      0 |      0 |            0 |
|           E1                                                |                                                                  gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E2                                                |                                                                  gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                                |                                                                  gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                                |                                                                  gh_edge_det__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                                |                                                                  gh_edge_det__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__207 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                    |                                                                trig_conditioner |         52 |         52 |       0 |    0 |     85 |      0 |      0 |            0 |
|         (U6)                                                |                                                                trig_conditioner |         52 |         52 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__206 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                    |                                                                 double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                                |                                                                 trig_period_8ch |        781 |        781 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                            |                                                                 trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                  |                                                                 period_duration |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                              |                                                                 period_duration |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__204 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                 |                                                                 min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                             |                                                                 min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                 |                                                                 min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                             |                                                                 min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                                 sync_reset__205 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                                 min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                              |                                                                 min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                                                 min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                              |                                                                 min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                  |                                                                 min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                              |                                                                 min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                  |                                                                 min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                              |                                                                 min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                  |                                                                 min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                              |                                                                 min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                  |                                                                    min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                              |                                                                    min_max_ctrl |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U11                                                     |                                                              axil32_addr_demux4 |         92 |         92 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U3                                                      |                                                                     axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U6                                                      |                                                                      adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U7                                                      |                                                                 adc_readout_top |        417 |        389 |      12 |   16 |    653 |      0 |      0 |            1 |
|       (U7)                                                  |                                                                 adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                             adc_readout_mb_intf |         14 |         14 |       0 |    0 |    152 |      0 |      0 |            0 |
|         (U1)                                                |                                                             adc_readout_mb_intf |         14 |         14 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                      |                                                                 double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                    |                                                                     adc_readout |        353 |        325 |      12 |   16 |    395 |      0 |      0 |            1 |
|         (U2)                                                |                                                                     adc_readout |        327 |        311 |       0 |   16 |    367 |      0 |      0 |            1 |
|         U1                                                  |                                                                 sync_reset__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                                  |                                                                     gh_edge_det |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                       |                                                                   data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                              |                                                                gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                          |                                                                 double_sync__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                   ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                                |                                                   ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                                  |                                                                 sync_reset__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                    |                                                                   ad798x_driver |         18 |         18 |       0 |    0 |     55 |      0 |      0 |            0 |
|         (U4)                                                |                                                                   ad798x_driver |         18 |         18 |       0 |    0 |     53 |      0 |      0 |            0 |
|         U0                                                  |                                                                 sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     USB                                                     |                                                                        USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                        |                                                    afpa_data_deserializer_16chn |       1996 |       1996 |       0 |    0 |   2532 |      4 |      0 |            0 |
|     (U1)                                                    |                                                    afpa_data_deserializer_16chn |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                                     |                                                          quad_data_deserializer |        455 |        455 |       0 |    0 |    469 |      0 |      0 |            0 |
|       (CH0)                                                 |                                                          quad_data_deserializer |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                      adc_iserdes_wrapper_rtl__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                   |                                                            clink_calibration__1 |        277 |        277 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                               |                                                            clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                             clink_delay_ctrl__1 |        261 |        261 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                              |                                                             clink_delay_ctrl__1 |        261 |        261 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                           clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                              |                                                           clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                   |                                                               idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                   |                                                               idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                    |                                                      adc_iserdes_wrapper_rtl__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                   |                                                               idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                   |                                                               idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                    |                                                      adc_iserdes_wrapper_rtl__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                    |                                                       quad_pattern_validator__1 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                  |                                                        adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                              |                                                        adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__279 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                        adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                              |                                                        adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                        adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                              |                                                        adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                        adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                              |                                                        adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                                 adc_pattern_validator_ctrler__1 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                              |                                                 adc_pattern_validator_ctrler__1 |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__273 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                               |                                            clk_divider_pulse__parameterized5__1 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                    |                                          quad_pattern_validator__parameterized1 |         76 |         76 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                  |                                                        adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                              |                                                        adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                        adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                              |                                                        adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                        adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                              |                                                        adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                        adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                              |                                                        adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                    adc_pattern_validator_ctrler__parameterized1 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                              |                                    adc_pattern_validator_ctrler__parameterized1 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                               |                                               clk_divider_pulse__parameterized7 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                    |                                                      adc_iserdes_wrapper_rtl__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                    |                                                                    dcm_reset__1 |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|       master_gen.U14                                        |                                               adc_serdes_clk_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         MCLK_5_5M_Gen.U10M                                  |                                                      serdes_clkin_11_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                              |                   serdes_clkin_11_0_MHz_mmcm_serdes_clkin_11_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1                                                     |                                          quad_data_deserializer__parameterized1 |        457 |        457 |       0 |    0 |    469 |      0 |      0 |            0 |
|       (CH1)                                                 |                                          quad_data_deserializer__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                      adc_iserdes_wrapper_rtl__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                   |                                                            clink_calibration__2 |        277 |        277 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                               |                                                            clink_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                             clink_delay_ctrl__2 |        261 |        261 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                              |                                                             clink_delay_ctrl__2 |        261 |        261 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__294 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                           clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                              |                                                           clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                   |                                                               idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                   |                                                               idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                    |                                                      adc_iserdes_wrapper_rtl__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                   |                                                               idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                   |                                                               idelay_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                    |                                                      adc_iserdes_wrapper_rtl__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                    |                                                       quad_pattern_validator__2 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                  |                                                       adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                              |                                                       adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                       adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                              |                                                       adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__292 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                       adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                              |                                                       adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__293 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                       adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                              |                                                       adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                                 adc_pattern_validator_ctrler__2 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                              |                                                 adc_pattern_validator_ctrler__2 |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                               |                                            clk_divider_pulse__parameterized5__2 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                    |                                          quad_pattern_validator__parameterized4 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                  |                                                        adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                              |                                                        adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                       adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                              |                                                       adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                       adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                              |                                                       adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                       adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                              |                                                       adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                    adc_pattern_validator_ctrler__parameterized3 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                              |                                    adc_pattern_validator_ctrler__parameterized3 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                               |                                               clk_divider_pulse__parameterized9 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                    |                                                      adc_iserdes_wrapper_rtl__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                    |                                                                    dcm_reset__2 |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|     CH2                                                     |                                          quad_data_deserializer__parameterized3 |        454 |        454 |       0 |    0 |    469 |      0 |      0 |            0 |
|       (CH2)                                                 |                                          quad_data_deserializer__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                      adc_iserdes_wrapper_rtl__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                   |                                                            clink_calibration__3 |        277 |        277 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                               |                                                            clink_calibration__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                             clink_delay_ctrl__3 |        261 |        261 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                              |                                                             clink_delay_ctrl__3 |        261 |        261 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__306 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                           clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                              |                                                           clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__298 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                   |                                                               idelay_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                   |                                                              idelay_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                    |                                                     adc_iserdes_wrapper_rtl__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                   |                                                              idelay_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                   |                                                                  idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                    |                                                     adc_iserdes_wrapper_rtl__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                    |                                                       quad_pattern_validator__3 |         92 |         92 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                  |                                                       adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                              |                                                       adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__303 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                       adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                              |                                                       adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__304 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                       adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                              |                                                       adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                       adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                              |                                                       adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                                 adc_pattern_validator_ctrler__3 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                              |                                                 adc_pattern_validator_ctrler__3 |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                               |                                            clk_divider_pulse__parameterized5__3 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                    |                                          quad_pattern_validator__parameterized7 |         76 |         76 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                  |                                                       adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                              |                                                       adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__299 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                       adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                              |                                                       adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__300 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                       adc_pattern_validator__19 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                              |                                                       adc_pattern_validator__19 |          7 |          7 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__301 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                       adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                              |                                                       adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__302 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                    adc_pattern_validator_ctrler__parameterized5 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                              |                                    adc_pattern_validator_ctrler__parameterized5 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__295 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                               |                                              clk_divider_pulse__parameterized11 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                    |                                                     adc_iserdes_wrapper_rtl__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                    |                                                                    dcm_reset__3 |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|     CH3                                                     |                                          quad_data_deserializer__parameterized5 |        457 |        457 |       0 |    0 |    469 |      0 |      0 |            0 |
|       (CH3)                                                 |                                          quad_data_deserializer__parameterized5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                     adc_iserdes_wrapper_rtl__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                                   |                                                               clink_calibration |        277 |        277 |       0 |    0 |    202 |      0 |      0 |            0 |
|         (U12)                                               |                                                               clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                                clink_delay_ctrl |        261 |        261 |       0 |    0 |    185 |      0 |      0 |            0 |
|           (U1)                                              |                                                                clink_delay_ctrl |        261 |        261 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__318 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                              clink_bitslip_ctrl |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U4)                                              |                                                              clink_bitslip_ctrl |         15 |         15 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                                   |                                                 idelay_wrapper__parameterized12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                                   |                                                 idelay_wrapper__parameterized14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                    |                                                     adc_iserdes_wrapper_rtl__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                                   |                                                 idelay_wrapper__parameterized16 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                                   |                                                 idelay_wrapper__parameterized18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                    |                                                     adc_iserdes_wrapper_rtl__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                    |                                                          quad_pattern_validator |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|         U1                                                  |                                                       adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                              |                                                       adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__315 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                       adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                              |                                                       adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__316 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                       adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                              |                                                       adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__317 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                           adc_pattern_validator |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                              |                                                           adc_pattern_validator |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                                    adc_pattern_validator_ctrler |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U5)                                              |                                                    adc_pattern_validator_ctrler |         56 |         56 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__309 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                               |                                               clk_divider_pulse__parameterized5 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                                    |                                         quad_pattern_validator__parameterized10 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                                  |                                                       adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                              |                                                       adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__311 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                       adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                              |                                                       adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__312 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                       adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                              |                                                       adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__313 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                       adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                              |                                                       adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__314 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                    adc_pattern_validator_ctrler__parameterized7 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                              |                                    adc_pattern_validator_ctrler__parameterized7 |         40 |         40 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1A                                               |                                                                 sync_reset__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                               |                                              clk_divider_pulse__parameterized13 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                                    |                                                         adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                    |                                                                       dcm_reset |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|       master_gen.U14                                        |                                                          adc_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         MCLK_5_5M_Gen.U10M                                  |                                              serdes_clkin_11_0_MHz_mmcm_HD19133 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                              |           serdes_clkin_11_0_MHz_mmcm_serdes_clkin_11_0_MHz_mmcm_clk_wiz_HD19134 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U11                                                     |                                                       quad_data_sync__xdcDup__1 |         43 |         43 |       0 |    0 |    164 |      1 |      0 |            0 |
|       (U11)                                                 |                                                       quad_data_sync__xdcDup__1 |         11 |         11 |       0 |    0 |     72 |      0 |      0 |            0 |
|       U1                                                    |                                                                 sync_reset__322 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       fifo                                                  |                                                           afifo_w72_d16_HD19138 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|         U0                                                  |                                    afifo_w72_d16_fifo_generator_v13_1_2_HD19139 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|           inst_fifo_gen                                     |                              afifo_w72_d16_fifo_generator_v13_1_2_synth_HD19140 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|       sync_en                                               |                                             double_sync_vector__parameterized77 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|     U12                                                     |                                                       quad_data_sync__xdcDup__2 |         43 |         43 |       0 |    0 |    164 |      1 |      0 |            0 |
|       (U12)                                                 |                                                       quad_data_sync__xdcDup__2 |         11 |         11 |       0 |    0 |     72 |      0 |      0 |            0 |
|       U1                                                    |                                                                 sync_reset__321 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       fifo                                                  |                                                           afifo_w72_d16_HD19168 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|         U0                                                  |                                    afifo_w72_d16_fifo_generator_v13_1_2_HD19169 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|           inst_fifo_gen                                     |                              afifo_w72_d16_fifo_generator_v13_1_2_synth_HD19170 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|       sync_en                                               |                                          double_sync_vector__parameterized77__6 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|     U4                                                      |                                                       quad_data_sync__xdcDup__3 |         43 |         43 |       0 |    0 |    164 |      1 |      0 |            0 |
|       (U4)                                                  |                                                       quad_data_sync__xdcDup__3 |         11 |         11 |       0 |    0 |     72 |      0 |      0 |            0 |
|       U1                                                    |                                                                 sync_reset__320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       fifo                                                  |                                                           afifo_w72_d16_HD19198 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|         U0                                                  |                                    afifo_w72_d16_fifo_generator_v13_1_2_HD19199 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|           inst_fifo_gen                                     |                              afifo_w72_d16_fifo_generator_v13_1_2_synth_HD19200 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|       sync_en                                               |                                          double_sync_vector__parameterized77__5 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|     U9                                                      |                                                                  quad_data_sync |         43 |         43 |       0 |    0 |    164 |      1 |      0 |            0 |
|       (U9)                                                  |                                                                  quad_data_sync |         11 |         11 |       0 |    0 |     72 |      0 |      0 |            0 |
|       U1                                                    |                                                                 sync_reset__319 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       fifo                                                  |                                                                   afifo_w72_d16 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|         U0                                                  |                                            afifo_w72_d16_fifo_generator_v13_1_2 |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|           inst_fifo_gen                                     |                                      afifo_w72_d16_fifo_generator_v13_1_2_synth |         32 |         32 |       0 |    0 |     82 |      1 |      0 |            0 |
|       sync_en                                               |                                          double_sync_vector__parameterized77__4 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|   U3                                                        |                                                             isc0804A_500Hz_intf |      28647 |      27049 |     300 | 1298 |  40158 |     36 |     41 |          290 |
|     (U3)                                                    |                                                             isc0804A_500Hz_intf |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|     U1                                                      |                                                             fpa_trig_controller |        137 |        137 |       0 |    0 |     56 |      0 |      0 |            0 |
|       (U1)                                                  |                                                             fpa_trig_controller |        137 |        137 |       0 |    0 |     50 |      0 |      0 |            0 |
|       U1A                                                   |                                                                 sync_reset__473 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                   |                                                                 double_sync__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                   |                                                                     double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                                     |                                                        isc0804A_500Hz_digio_map |         81 |         81 |       0 |    0 |     92 |      0 |      0 |            0 |
|       (U19)                                                 |                                                        isc0804A_500Hz_digio_map |         81 |         81 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U0                                                    |                                                                 sync_reset__482 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                      |                                                              fpa_intf_sequencer |         27 |         27 |       0 |    0 |     29 |      0 |      0 |            0 |
|       (U2)                                                  |                                                              fpa_intf_sequencer |         27 |         27 |       0 |    0 |     27 |      0 |      0 |            0 |
|       U1                                                    |                                                                 sync_reset__474 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                                     |                                                                   afpa_services |       1391 |       1384 |       0 |    7 |   1620 |      0 |      1 |            2 |
|       U1                                                    |                                                                   spi_mux_ctler |         20 |         20 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U1)                                                |                                                                   spi_mux_ctler |         20 |         20 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__443 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                    |                                                                   quad_adc_ctrl |         73 |         73 |       0 |    0 |    572 |      0 |      0 |            0 |
|         (U2)                                                |                                                                   quad_adc_ctrl |         30 |         30 |       0 |    0 |     10 |      0 |      0 |            0 |
|         reset_sync                                          |                                                                 sync_reset__441 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         spi_in                                              |                                                                          spi_rx |          1 |          1 |       0 |    0 |     20 |      0 |      0 |            0 |
|         spi_out                                             |                                                                          spi_tx |         42 |         42 |       0 |    0 |    538 |      0 |      0 |            0 |
|         sync_ptren                                          |                                                                 double_sync__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                    |                                                             adc_brd_switch_ctrl |        111 |        111 |       0 |    0 |    143 |      0 |      1 |            0 |
|         (U3)                                                |                                                             adc_brd_switch_ctrl |         23 |         23 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__440 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                     Clk_Divider__parameterized1 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                                  |                                                    LL8_ext_to_spi_tx__xdcDup__1 |         74 |         74 |       0 |    0 |     93 |      0 |      1 |            0 |
|           (U3)                                              |                                                    LL8_ext_to_spi_tx__xdcDup__1 |         43 |         43 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__439 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                |                                                               fwft_sfifo_w3_d16 |         31 |         31 |       0 |    0 |     55 |      0 |      1 |            0 |
|       U4                                                    |                                                             monitoring_adc_ctrl |        523 |        520 |       0 |    3 |    253 |      0 |      0 |            2 |
|         (U4)                                                |                                                             monitoring_adc_ctrl |        314 |        314 |       0 |    0 |     99 |      0 |      0 |            2 |
|         U1                                                  |                                                                 sync_reset__438 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                 |                                                                   signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                  |                                                                  ads1118_driver |        154 |        153 |       0 |    1 |    107 |      0 |      0 |            0 |
|           (U2)                                              |                                                                  ads1118_driver |        154 |        153 |       0 |    1 |    105 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__437 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                                 |                                                     Clk_Divider__parameterized3 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                                 |                                                     Clk_Divider__parameterized5 |         28 |         28 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U5                                                    |                                                               adc_brd_id_reader |        237 |        235 |       0 |    2 |    158 |      0 |      0 |            0 |
|         (U5)                                                |                                                               adc_brd_id_reader |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__436 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                 |                                                                signal_filter__2 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                                  |                                                                   brd_id_reader |        221 |        221 |       0 |    0 |    138 |      0 |      0 |            0 |
|           (U2)                                              |                                                                   brd_id_reader |        181 |        181 |       0 |    0 |    107 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__434 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                |                                                     Clk_Divider__parameterized7 |         40 |         40 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U6                                                    |                                                              flex_brd_id_reader |        273 |        271 |       0 |    2 |    293 |      0 |      0 |            0 |
|         (U6)                                                |                                                              flex_brd_id_reader |          2 |          2 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__435 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                 |                                                                signal_filter__1 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|         U2                                                  |                                                                brd_id_reader__1 |        258 |        258 |       0 |    0 |    254 |      0 |      0 |            0 |
|           (U2)                                              |                                                                brd_id_reader__1 |        218 |        218 |       0 |    0 |    223 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__442 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                |                                                  Clk_Divider__parameterized7__1 |         40 |         40 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                                    |                                                                 reset_extension |         11 |         11 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                                    |                                                              afpa_services_ctrl |        143 |        143 |       0 |    0 |    139 |      0 |      0 |            0 |
|         (U8)                                                |                                                              afpa_services_ctrl |        143 |        143 |       0 |    0 |    137 |      0 |      0 |            0 |
|         U0                                                  |                                                                 sync_reset__433 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                                     |                                                          fpa_trig_precontroller |         32 |         32 |       0 |    0 |     32 |      0 |      0 |            0 |
|       (U24)                                                 |                                                          fpa_trig_precontroller |         21 |         21 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U0                                                    |                                                      gh_stretch__parameterized7 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1                                                    |                                                                 sync_reset__472 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                                     |                                                         isc0804A_500Hz_clks_gen |       8021 |       8020 |       0 |    1 |   1358 |      0 |      1 |           26 |
|       (U26)                                                 |                                                         isc0804A_500Hz_clks_gen |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                    isc0804A_500Hz_clks_gen_core |         87 |         86 |       0 |    1 |    182 |      0 |      1 |            0 |
|         (U1)                                                |                                                    isc0804A_500Hz_clks_gen_core |         10 |          9 |       0 |    1 |     13 |      0 |      0 |            0 |
|         U1A                                                 |                                                                 sync_reset__470 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                 |                                                     Clk_Divider__parameterized9 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2B                                                 |                                                    Clk_Divider__parameterized11 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2C                                                 |                                                    Clk_Divider__parameterized15 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2D                                                 |                                                    Clk_Divider__parameterized17 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         UCA                                                 |                                                    Clk_Divider__parameterized13 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         adcclk_sync                                         |                                                              fwft_afifo_w8_d256 |         68 |         68 |       0 |    0 |    143 |      0 |      1 |            0 |
|           U0                                                |                                       fwft_afifo_w8_d256_fifo_generator_v13_1_2 |         68 |         68 |       0 |    0 |    143 |      0 |      1 |            0 |
|         sync_en                                             |                                                              double_sync_vector |          0 |          0 |       0 |    0 |     10 |      0 |      0 |            0 |
|       U2                                                    |                                                        isc0804A_500Hz_clks_mmcm |       7932 |       7932 |       0 |    0 |   1176 |      0 |      0 |           26 |
|         (U2)                                                |                                                        isc0804A_500Hz_clks_mmcm |         43 |         43 |       0 |    0 |     78 |      0 |      0 |            0 |
|         DYN1.U2                                             |                                                                native_to_axil32 |          6 |          6 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (DYN1.U2)                                         |                                                                native_to_axil32 |          6 |          6 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__468 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0                                                  |                                                                 sync_reset__469 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11M                                                |                                                     isc0804A_500Hz_5_5_MHz_mmcm |       7883 |       7883 |       0 |    0 |   1021 |      0 |      0 |           26 |
|           inst                                              |          isc0804A_500Hz_5_5_MHz_mmcm_isc0804A_500Hz_5_5_MHz_mmcm_axi_clk_config |       7883 |       7883 |       0 |    0 |   1021 |      0 |      0 |           26 |
|     U27                                                     |                                                          axis64_throughput_ctrl |        226 |        193 |       0 |   33 |    215 |     29 |      0 |            0 |
|       (U27)                                                 |                                                          axis64_throughput_ctrl |         45 |         12 |       0 |   33 |     92 |      0 |      0 |            0 |
|       U1                                                    |                                                                      sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       sgen_d16384_lim.t_axi4_stream64_sfifo_d16384_lim_inst |                                                t_axi4_stream64_sfifo_d16384_lim |        181 |        181 |       0 |    0 |    121 |     29 |      0 |            0 |
|         U0                                                  |                         t_axi4_stream64_sfifo_d16384_lim_fifo_generator_v13_1_2 |        181 |        181 |       0 |    0 |    121 |     29 |      0 |            0 |
|           inst_fifo_gen                                     |                   t_axi4_stream64_sfifo_d16384_lim_fifo_generator_v13_1_2_synth |        181 |        181 |       0 |    0 |    121 |     29 |      0 |            0 |
|     U4                                                      |                                                      isc0804A_500Hz_mblaze_intf |        206 |        200 |       0 |    6 |   1710 |      0 |      0 |            2 |
|       (U4)                                                  |                                                      isc0804A_500Hz_mblaze_intf |        206 |        200 |       0 |    6 |   1708 |      0 |      0 |            2 |
|       U1                                                    |                                                                 sync_reset__467 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                      |                                                        isc0804A_500Hz_hw_driver |       2077 |       2028 |       0 |   49 |   4069 |      2 |      7 |            0 |
|       (U5)                                                  |                                                        isc0804A_500Hz_hw_driver |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                    |                                                             afpa_int_signal_gen |         97 |         97 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U1)                                                |                                                             afpa_int_signal_gen |         97 |         97 |       0 |    0 |    109 |      0 |      0 |            0 |
|         U1A                                                 |                                                                 sync_reset__466 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                 |                                                                 double_sync__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                 |                                                                 double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                 |                                                                 double_sync__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                    |                                                      isc0804A_500Hz_prog_ctrler |        180 |        180 |       0 |    0 |    442 |      0 |      1 |            0 |
|         U1                                                  |                                                    isc0804A_500Hz_bitstream_gen |         67 |         67 |       0 |    0 |    269 |      0 |      0 |            0 |
|           (U1)                                              |                                                    isc0804A_500Hz_bitstream_gen |         67 |         67 |       0 |    0 |    267 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__465 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                       isc0804A_500Hz_spi_feeder |         37 |         37 |       0 |    0 |     73 |      0 |      0 |            0 |
|           (U3)                                              |                                                       isc0804A_500Hz_spi_feeder |         37 |         37 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__464 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                  |                                                    LL8_ext_to_spi_tx__xdcDup__2 |         76 |         76 |       0 |    0 |    100 |      0 |      1 |            0 |
|           (U6)                                              |                                                    LL8_ext_to_spi_tx__xdcDup__2 |         45 |         45 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__463 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                |                                                       fwft_sfifo_w3_d16_HD19255 |         31 |         31 |       0 |    0 |     55 |      0 |      1 |            0 |
|       U21                                                   |                                                 isc0804A_500Hz_elcorr_refs_ctrl |        325 |        325 |       0 |    0 |    825 |      0 |      0 |            0 |
|         (U21)                                               |                                                 isc0804A_500Hz_elcorr_refs_ctrl |        287 |        287 |       0 |    0 |    795 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__462 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                 |                                                    Clk_Divider__parameterized19 |         38 |         38 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U3                                                    |                                                                fleG_prog_ctrler |        287 |        287 |       0 |    0 |    353 |      0 |      1 |            0 |
|         (U3)                                                |                                                                fleG_prog_ctrler |          7 |          7 |       0 |    0 |     11 |      0 |      0 |            0 |
|         U1                                                  |                                                                   ad5648_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                              |                                                                   ad5648_driver |         19 |         19 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__461 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                          fleg_prog_ctler_kernel |        160 |        160 |       0 |    0 |    171 |      0 |      0 |            0 |
|           (U2)                                              |                                                          fleg_prog_ctler_kernel |        160 |        160 |       0 |    0 |    169 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__460 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                             fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U3)                                              |                                                             fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__459 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                               LL8_ext_to_spi_tx |         76 |         76 |       0 |    0 |     99 |      0 |      1 |            0 |
|           (U4)                                              |                                                               LL8_ext_to_spi_tx |         45 |         45 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__458 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                |                                                       fwft_sfifo_w3_d16_HD19230 |         31 |         31 |       0 |    0 |     55 |      0 |      1 |            0 |
|       U4                                                    |                                                           afpa_hw_driver_ctrler |        178 |        178 |       0 |    0 |    835 |      0 |      0 |            0 |
|         (U4)                                                |                                                           afpa_hw_driver_ctrler |        178 |        178 |       0 |    0 |    833 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__457 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                    |                                                   isc0804A_500Hz_readout_ctrler |       1009 |        960 |       0 |   49 |   1497 |      2 |      5 |            0 |
|         U1                                                  |                                                           fastrd_waste_area_gen |          8 |          8 |       0 |    0 |     80 |      0 |      0 |            0 |
|           (U1)                                              |                                                           fastrd_waste_area_gen |          8 |          8 |       0 |    0 |     78 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__456 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                 |                                                      fastrd_stretching_area_gen |         34 |         14 |       0 |   20 |     61 |      0 |      0 |            0 |
|           (U10)                                             |                                                      fastrd_stretching_area_gen |         34 |         14 |       0 |   20 |     59 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__455 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                  |                                                            fastrd_user_area_gen |         57 |         42 |       0 |   15 |     82 |      0 |      0 |            0 |
|           (U2)                                              |                                                            fastrd_user_area_gen |         57 |         42 |       0 |   15 |     80 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__454 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                  |                                                   fastrd_clks_memory__xdcDup__1 |        277 |        277 |       0 |    0 |    381 |      0 |      4 |            0 |
|           U1                                                |                                                        fastrd_clk_mem_ctrler__6 |         22 |         22 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U2                                                |                                                              fwft_sfifo_w3_d256 |         48 |         48 |       0 |    0 |     72 |      0 |      1 |            0 |
|           U4                                                |                                                        fastrd_clk_mem_ctrler__7 |         21 |         21 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U5                                                |                                                      fwft_sfifo_w3_d256_HD19287 |         48 |         48 |       0 |    0 |     72 |      0 |      1 |            0 |
|           U6                                                |                                                        fastrd_clk_mem_ctrler__8 |         21 |         21 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U7                                                |                                                      fwft_sfifo_w3_d256_HD19312 |         48 |         48 |       0 |    0 |     72 |      0 |      1 |            0 |
|           U8                                                |                                                           fastrd_clk_mem_ctrler |         21 |         21 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U9                                                |                                                      fwft_sfifo_w3_d256_HD19337 |         48 |         48 |       0 |    0 |     72 |      0 |      1 |            0 |
|         U4                                                  |                                                             fastrd_raw_area_gen |        108 |         95 |       0 |   13 |    122 |      0 |      0 |            0 |
|           (U4)                                              |                                                             fastrd_raw_area_gen |        108 |         95 |       0 |   13 |    120 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__453 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                  |                                                   isc0804A_500Hz_readout_kernel |         80 |         79 |       0 |    1 |     85 |      0 |      0 |            0 |
|           (U5)                                              |                                                   isc0804A_500Hz_readout_kernel |         80 |         79 |       0 |    1 |     83 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__452 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                  |                                                                 fastrd_wdow_mem |        150 |        150 |       0 |    0 |    282 |      2 |      0 |            0 |
|           (U6)                                              |                                                                 fastrd_wdow_mem |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                    fastrd_wdow_mem_output_ctler |         16 |         16 |       0 |    0 |     59 |      0 |      0 |            0 |
|           U2                                                |                                                             fwft_sfifo_w43_d512 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|           U3                                                |                                                     fwft_sfifo_w43_d512_HD19463 |         64 |         64 |       0 |    0 |     69 |      1 |      0 |            0 |
|           U4                                                |                                                                 sync_reset__451 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U5                                                |                                                     fastrd_wdow_mem_input_ctler |          5 |          5 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U7                                                  |                                                    fastrd_wdow_info_rate_ctrler |        285 |        285 |       0 |    0 |    394 |      0 |      1 |            0 |
|           (U7)                                              |                                                    fastrd_wdow_info_rate_ctrler |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                |                                                      fastrd_wdow_info_rate_core |         17 |         17 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U3                                                |                                                              fastrd_clks_memory |        268 |        268 |       0 |    0 |    366 |      0 |      1 |            0 |
|         U8                                                  |                                                                   gh_stretch__4 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U9                                                  |                                                                      gh_stretch |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|     U6                                                      |                                                                  fpa_status_gen |        194 |        194 |       0 |    0 |     77 |      0 |      0 |            0 |
|       (U6)                                                  |                                                                  fpa_status_gen |        194 |        194 |       0 |    0 |     73 |      0 |      0 |            0 |
|       U1A                                                   |                                                                 sync_reset__445 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                   |                                                                 sync_reset__446 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                      |                                                             frm_in_progress_gen |         22 |         22 |       0 |    0 |     16 |      0 |      0 |            0 |
|       (U8)                                                  |                                                             frm_in_progress_gen |         22 |         22 |       0 |    0 |     12 |      0 |      0 |            0 |
|       U1                                                    |                                                                 sync_reset__444 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                    |                                                                 double_sync__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U9                                                      |                                                            afpa_data_ctrl_16chn |      16231 |      14729 |     300 | 1202 |  30883 |      5 |     32 |          260 |
|       ID_A                                                  |                                                                   afpa_dval_gen |        486 |        470 |       0 |   16 |    869 |      0 |      3 |            0 |
|         U1                                                  |                                                   afpa_real_data_gen__xdcDup__1 |        173 |        157 |       0 |   16 |    342 |      0 |      3 |            0 |
|           U1                                                |                                         afpa_line_sync_mode_dval_gen__xdcDup__1 |        173 |        157 |       0 |   16 |    342 |      0 |      3 |            0 |
|         U2                                                  |                                                                   afpa_flow_mux |         51 |         51 |       0 |    0 |    199 |      0 |      0 |            0 |
|           (U2)                                              |                                                                   afpa_flow_mux |         51 |         51 |       0 |    0 |    197 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__342 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                                              afpa_diag_data_gen |        262 |        262 |       0 |    0 |    328 |      0 |      0 |            0 |
|           (U4)                                              |                                                              afpa_diag_data_gen |        133 |        133 |       0 |    0 |    120 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__348 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                |                                                           fpa_diag_line_gen__13 |         24 |         24 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                |                                                           fpa_diag_line_gen__14 |         24 |         24 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                |                                                           fpa_diag_line_gen__15 |         24 |         24 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                |                                                               fpa_diag_line_gen |         26 |         26 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U4                                                |                                                    Clk_Divider__parameterized23 |         29 |         29 |       0 |    0 |     30 |      0 |      0 |            0 |
|           UCa                                               |                                                    Clk_Divider__parameterized21 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_B                                                  |                                                   afpa_dval_gen__parameterized1 |        488 |        472 |       0 |   16 |    867 |      0 |      3 |            0 |
|         U1                                                  |                                                   afpa_real_data_gen__xdcDup__2 |        173 |        157 |       0 |   16 |    342 |      0 |      3 |            0 |
|           U1                                                |                                         afpa_line_sync_mode_dval_gen__xdcDup__2 |        173 |        157 |       0 |   16 |    342 |      0 |      3 |            0 |
|         U2                                                  |                                                                afpa_flow_mux__3 |         51 |         51 |       0 |    0 |    199 |      0 |      0 |            0 |
|           (U2)                                              |                                                                afpa_flow_mux__3 |         51 |         51 |       0 |    0 |    197 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__367 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                              afpa_diag_data_gen__parameterized1 |        264 |        264 |       0 |    0 |    326 |      0 |      0 |            0 |
|           (U4)                                              |                                              afpa_diag_data_gen__parameterized1 |        133 |        133 |       0 |    0 |    119 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                |                                                            fpa_diag_line_gen__9 |         25 |         25 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                |                                                           fpa_diag_line_gen__10 |         25 |         25 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                |                                                           fpa_diag_line_gen__11 |         25 |         25 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                |                                                           fpa_diag_line_gen__12 |         25 |         25 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U4                                                |                                                    Clk_Divider__parameterized27 |         29 |         29 |       0 |    0 |     30 |      0 |      0 |            0 |
|           UCa                                               |                                                    Clk_Divider__parameterized25 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_C                                                  |                                                   afpa_dval_gen__parameterized3 |        493 |        477 |       0 |   16 |    875 |      0 |      3 |            0 |
|         U1                                                  |                                                   afpa_real_data_gen__xdcDup__3 |        172 |        156 |       0 |   16 |    342 |      0 |      3 |            0 |
|           U1                                                |                                         afpa_line_sync_mode_dval_gen__xdcDup__3 |        172 |        156 |       0 |   16 |    342 |      0 |      3 |            0 |
|         U2                                                  |                                                                afpa_flow_mux__2 |         51 |         51 |       0 |    0 |    199 |      0 |      0 |            0 |
|           (U2)                                              |                                                                afpa_flow_mux__2 |         51 |         51 |       0 |    0 |    197 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__366 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                              afpa_diag_data_gen__parameterized3 |        270 |        270 |       0 |    0 |    334 |      0 |      0 |            0 |
|           (U4)                                              |                                              afpa_diag_data_gen__parameterized3 |        137 |        137 |       0 |    0 |    123 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                |                                                            fpa_diag_line_gen__5 |         25 |         25 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                |                                                            fpa_diag_line_gen__6 |         26 |         26 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                |                                                            fpa_diag_line_gen__7 |         25 |         25 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                |                                                            fpa_diag_line_gen__8 |         26 |         26 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U4                                                |                                                    Clk_Divider__parameterized31 |         29 |         29 |       0 |    0 |     30 |      0 |      0 |            0 |
|           UCa                                               |                                                    Clk_Divider__parameterized29 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|       ID_D                                                  |                                                   afpa_dval_gen__parameterized5 |        496 |        480 |       0 |   16 |    876 |      0 |      3 |            0 |
|         U1                                                  |                                                              afpa_real_data_gen |        173 |        157 |       0 |   16 |    342 |      0 |      3 |            0 |
|           U1                                                |                                                    afpa_line_sync_mode_dval_gen |        173 |        157 |       0 |   16 |    342 |      0 |      3 |            0 |
|         U2                                                  |                                                                afpa_flow_mux__1 |         51 |         51 |       0 |    0 |    199 |      0 |      0 |            0 |
|           (U2)                                              |                                                                afpa_flow_mux__1 |         51 |         51 |       0 |    0 |    197 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                  |                                              afpa_diag_data_gen__parameterized5 |        272 |        272 |       0 |    0 |    335 |      0 |      0 |            0 |
|           (U4)                                              |                                              afpa_diag_data_gen__parameterized5 |        137 |        137 |       0 |    0 |    123 |      0 |      0 |            0 |
|           U0                                                |                                                                 sync_reset__341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                |                                                            fpa_diag_line_gen__1 |         27 |         27 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                |                                                            fpa_diag_line_gen__2 |         25 |         25 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                |                                                            fpa_diag_line_gen__3 |         26 |         26 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                |                                                            fpa_diag_line_gen__4 |         26 |         26 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U4                                                |                                                    Clk_Divider__parameterized35 |         29 |         29 |       0 |    0 |     30 |      0 |      0 |            0 |
|           UCa                                               |                                                    Clk_Divider__parameterized33 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U1                                                    |                                               afpa_analog_chain_corr__xdcDup__1 |       3192 |       2912 |       0 |  280 |   5703 |      0 |      4 |           60 |
|         g0.U1                                               |                                                           afpa_elec_ref_proc__4 |        219 |        219 |       0 |    0 |    341 |      0 |      0 |            8 |
|           U1                                                |                                                           afpa_elec_ref_calc__4 |        190 |        190 |       0 |    0 |    262 |      0 |      0 |            8 |
|           U7                                                |                                                         afpa_elec_ref_ctrler__4 |         29 |         29 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                               |                                           afpa_elec_ref_proc__parameterized1__4 |        219 |        219 |       0 |    0 |    340 |      0 |      0 |            8 |
|           U1                                                |                                           afpa_elec_ref_calc__parameterized1__4 |        190 |        190 |       0 |    0 |    261 |      0 |      0 |            8 |
|           U7                                                |                                         afpa_elec_ref_ctrler__parameterized1__4 |         29 |         29 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                               |                                                           afpa_quad_subtract__4 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U3)                                           |                                                           afpa_quad_subtract__4 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__349 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                               |                                                        afpa_quad_div__xdcDup__1 |       2059 |       1779 |       0 |  280 |   4590 |      0 |      4 |           40 |
|           (g0.U4)                                           |                                                        afpa_quad_div__xdcDup__1 |         74 |         74 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U0                                                |                                           afpa_single_div_ip_wrapper__xdcDup__1 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           U1                                                |                                           afpa_single_div_ip_wrapper__xdcDup__2 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           U2                                                |                                           afpa_single_div_ip_wrapper__xdcDup__3 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           U3                                                |                                           afpa_single_div_ip_wrapper__xdcDup__4 |        497 |        427 |       0 |   70 |   1130 |      0 |      1 |           10 |
|         g0.U5                                               |                                                           afpa_quad_subtract__5 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                           |                                                           afpa_quad_subtract__5 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                               |                                                               afpa_quad_mult__4 |        164 |        164 |       0 |    0 |    147 |      0 |      0 |            4 |
|           (g0.U6)                                           |                                                               afpa_quad_mult__4 |        164 |        164 |       0 |    0 |    145 |      0 |      0 |            4 |
|           U1                                                |                                                                 sync_reset__330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                               |                                                                afpa_quad_add__4 |        164 |        164 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U7)                                           |                                                                afpa_quad_add__4 |        164 |        164 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__329 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                               |                                                            afpa_sample_demux__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         g0.U9                                               |                                                          afpa_faked_data_gen__4 |         73 |         73 |       0 |    0 |     60 |      0 |      0 |            0 |
|           (g0.U9)                                           |                                                          afpa_faked_data_gen__4 |         73 |         73 |       0 |    0 |     58 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__327 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                   |                                               afpa_analog_chain_corr__xdcDup__2 |       3207 |       2920 |       0 |  287 |   5726 |      0 |      4 |           60 |
|         g0.U1                                               |                                                              afpa_elec_ref_proc |        219 |        218 |       0 |    1 |    333 |      0 |      0 |            8 |
|           U1                                                |                                                              afpa_elec_ref_calc |        190 |        189 |       0 |    1 |    254 |      0 |      0 |            8 |
|           U7                                                |                                                            afpa_elec_ref_ctrler |         29 |         29 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                               |                                              afpa_elec_ref_proc__parameterized1 |        218 |        218 |       0 |    0 |    331 |      0 |      0 |            8 |
|           U1                                                |                                              afpa_elec_ref_calc__parameterized1 |        189 |        189 |       0 |    0 |    252 |      0 |      0 |            8 |
|           U7                                                |                                            afpa_elec_ref_ctrler__parameterized1 |         29 |         29 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                               |                                                          afpa_quad_subtract__10 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                           |                                                          afpa_quad_subtract__10 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__431 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                               |                                                        afpa_quad_div__xdcDup__2 |       2072 |       1786 |       0 |  286 |   4614 |      0 |      4 |           40 |
|           (g0.U4)                                           |                                                        afpa_quad_div__xdcDup__2 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U0                                                |                                           afpa_single_div_ip_wrapper__xdcDup__5 |        501 |        427 |       0 |   74 |   1139 |      0 |      1 |           10 |
|           U1                                                |                                           afpa_single_div_ip_wrapper__xdcDup__6 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           U2                                                |                                           afpa_single_div_ip_wrapper__xdcDup__7 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           U3                                                |                                           afpa_single_div_ip_wrapper__xdcDup__8 |        501 |        429 |       0 |   72 |   1140 |      0 |      1 |           10 |
|         g0.U5                                               |                                                              afpa_quad_subtract |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                           |                                                              afpa_quad_subtract |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__415 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                               |                                                                  afpa_quad_mult |        165 |        165 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                           |                                                                  afpa_quad_mult |        165 |        165 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                |                                                                 sync_reset__414 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                               |                                                                   afpa_quad_add |        165 |        165 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                           |                                                                   afpa_quad_add |        165 |        165 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__413 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                               |                                                               afpa_sample_demux |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         g0.U9                                               |                                                             afpa_faked_data_gen |         73 |         73 |       0 |    0 |     64 |      0 |      0 |            0 |
|           (g0.U9)                                           |                                                             afpa_faked_data_gen |         73 |         73 |       0 |    0 |     62 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__411 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U12                                                   |                                               afpa_analog_chain_corr__xdcDup__3 |       3210 |       2921 |       0 |  289 |   5726 |      0 |      4 |           60 |
|         g0.U1                                               |                                                           afpa_elec_ref_proc__5 |        220 |        219 |       0 |    1 |    333 |      0 |      0 |            8 |
|           U1                                                |                                                           afpa_elec_ref_calc__5 |        191 |        190 |       0 |    1 |    254 |      0 |      0 |            8 |
|           U7                                                |                                                         afpa_elec_ref_ctrler__5 |         29 |         29 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                               |                                           afpa_elec_ref_proc__parameterized1__5 |        218 |        218 |       0 |    0 |    331 |      0 |      0 |            8 |
|           U1                                                |                                           afpa_elec_ref_calc__parameterized1__5 |        189 |        189 |       0 |    0 |    252 |      0 |      0 |            8 |
|           U7                                                |                                         afpa_elec_ref_ctrler__parameterized1__5 |         29 |         29 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                               |                                                           afpa_quad_subtract__6 |        147 |        147 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U3)                                           |                                                           afpa_quad_subtract__6 |        147 |        147 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__381 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                               |                                                        afpa_quad_div__xdcDup__3 |       2074 |       1786 |       0 |  288 |   4614 |      0 |      4 |           40 |
|           (g0.U4)                                           |                                                        afpa_quad_div__xdcDup__3 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U0                                                |                                           afpa_single_div_ip_wrapper__xdcDup__9 |        501 |        427 |       0 |   74 |   1139 |      0 |      1 |           10 |
|           U1                                                |                                          afpa_single_div_ip_wrapper__xdcDup__10 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           U2                                                |                                          afpa_single_div_ip_wrapper__xdcDup__11 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           U3                                                |                                          afpa_single_div_ip_wrapper__xdcDup__12 |        503 |        429 |       0 |   74 |   1140 |      0 |      1 |           10 |
|         g0.U5                                               |                                                           afpa_quad_subtract__7 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                           |                                                           afpa_quad_subtract__7 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__373 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                               |                                                               afpa_quad_mult__5 |        165 |        165 |       0 |    0 |    151 |      0 |      0 |            4 |
|           (g0.U6)                                           |                                                               afpa_quad_mult__5 |        165 |        165 |       0 |    0 |    149 |      0 |      0 |            4 |
|           U1                                                |                                                                 sync_reset__372 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                               |                                                                afpa_quad_add__5 |        165 |        165 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (g0.U7)                                           |                                                                afpa_quad_add__5 |        165 |        165 |       0 |    0 |     77 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__371 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                               |                                                            afpa_sample_demux__5 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         g0.U9                                               |                                                          afpa_faked_data_gen__5 |         73 |         73 |       0 |    0 |     64 |      0 |      0 |            0 |
|           (g0.U9)                                           |                                                          afpa_faked_data_gen__5 |         73 |         73 |       0 |    0 |     62 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__369 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U13                                                   |                                                 afpa_data_dispatcher__xdcDup__1 |         93 |         93 |       0 |    0 |    323 |      1 |      1 |            0 |
|         (U13)                                               |                                                 afpa_data_dispatcher__xdcDup__1 |          7 |          7 |       0 |    0 |    150 |      0 |      0 |            0 |
|         U0B                                                 |                                                                 sync_reset__323 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                 |                                                                 double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                     fwft_afifo_w96_d128_HD21968 |         57 |         57 |       0 |    0 |    122 |      1 |      1 |            0 |
|           U0                                                |                              fwft_afifo_w96_d128_fifo_generator_v13_1_2_HD21969 |         57 |         57 |       0 |    0 |    122 |      1 |      1 |            0 |
|         U2                                                  |                                                      fwft_sfifo_w72_d16_HD22067 |         29 |         29 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U0                                                |                               fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD22068 |         29 |         29 |       0 |    0 |     47 |      0 |      0 |            0 |
|       U14                                                   |                                                 afpa_data_dispatcher__xdcDup__2 |         93 |         93 |       0 |    0 |    323 |      1 |      1 |            0 |
|         (U14)                                               |                                                 afpa_data_dispatcher__xdcDup__2 |          7 |          7 |       0 |    0 |    150 |      0 |      0 |            0 |
|         U0B                                                 |                                                                 sync_reset__324 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                 |                                                                 double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                     fwft_afifo_w96_d128_HD22000 |         57 |         57 |       0 |    0 |    122 |      1 |      1 |            0 |
|           U0                                                |                              fwft_afifo_w96_d128_fifo_generator_v13_1_2_HD22001 |         57 |         57 |       0 |    0 |    122 |      1 |      1 |            0 |
|         U2                                                  |                                                      fwft_sfifo_w72_d16_HD22092 |         29 |         29 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U0                                                |                               fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD22093 |         29 |         29 |       0 |    0 |     47 |      0 |      0 |            0 |
|       U17                                                   |                                            afpa_chn_diversity_ctrler__xdcDup__1 |        204 |        100 |     104 |    0 |    472 |      0 |      0 |            0 |
|         (U17)                                               |                                            afpa_chn_diversity_ctrler__xdcDup__1 |         42 |         42 |       0 |    0 |     80 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__424 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                 |                                                      fwft_sfifo_w76_d16_HD22167 |         81 |         29 |      52 |    0 |    195 |      0 |      0 |            0 |
|           U0                                                |                               fwft_sfifo_w76_d16_fifo_generator_v13_1_2_HD22168 |         81 |         29 |      52 |    0 |    195 |      0 |      0 |            0 |
|         U2B                                                 |                                                      fwft_sfifo_w76_d16_HD22187 |         81 |         29 |      52 |    0 |    195 |      0 |      0 |            0 |
|           U0                                                |                               fwft_sfifo_w76_d16_fifo_generator_v13_1_2_HD22188 |         81 |         29 |      52 |    0 |    195 |      0 |      0 |            0 |
|       U18                                                   |                                                 afpa_data_dispatcher__xdcDup__3 |        202 |        201 |       0 |    1 |    801 |      2 |      1 |            4 |
|         (U18)                                               |                                                 afpa_data_dispatcher__xdcDup__3 |        116 |        115 |       0 |    1 |    554 |      0 |      0 |            4 |
|         U0B                                                 |                                                                 sync_reset__325 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                 |                                                                 double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                     fwft_afifo_w96_d128_HD22032 |         57 |         57 |       0 |    0 |    123 |      1 |      1 |            0 |
|           U0                                                |                              fwft_afifo_w96_d128_fifo_generator_v13_1_2_HD22033 |         57 |         57 |       0 |    0 |    123 |      1 |      1 |            0 |
|         U2                                                  |                                                      fwft_sfifo_w72_d16_HD22117 |         29 |         29 |       0 |    0 |    120 |      1 |      0 |            0 |
|           U0                                                |                               fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD22118 |         29 |         29 |       0 |    0 |    120 |      1 |      0 |            0 |
|       U19                                                   |                                            afpa_chn_diversity_ctrler__xdcDup__2 |        194 |         94 |     100 |    0 |    423 |      0 |      0 |            0 |
|         (U19)                                               |                                            afpa_chn_diversity_ctrler__xdcDup__2 |         36 |         36 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__425 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                 |                                                      fwft_sfifo_w76_d16_HD22207 |         77 |         29 |      48 |    0 |    175 |      0 |      0 |            0 |
|           U0                                                |                               fwft_sfifo_w76_d16_fifo_generator_v13_1_2_HD22208 |         77 |         29 |      48 |    0 |    175 |      0 |      0 |            0 |
|         U2B                                                 |                                                      fwft_sfifo_w76_d16_HD22227 |         81 |         29 |      52 |    0 |    177 |      0 |      0 |            0 |
|           U0                                                |                               fwft_sfifo_w76_d16_fifo_generator_v13_1_2_HD22228 |         81 |         29 |      52 |    0 |    177 |      0 |      0 |            0 |
|       U2                                                    |                                                          afpa_analog_chain_corr |       3190 |       2909 |       0 |  281 |   5686 |      0 |      4 |           60 |
|         g0.U1                                               |                                                           afpa_elec_ref_proc__6 |        219 |        218 |       0 |    1 |    333 |      0 |      0 |            8 |
|           U1                                                |                                                           afpa_elec_ref_calc__6 |        190 |        189 |       0 |    1 |    254 |      0 |      0 |            8 |
|           U7                                                |                                                         afpa_elec_ref_ctrler__6 |         29 |         29 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U2                                               |                                           afpa_elec_ref_proc__parameterized1__6 |        217 |        217 |       0 |    0 |    331 |      0 |      0 |            8 |
|           U1                                                |                                           afpa_elec_ref_calc__parameterized1__6 |        188 |        188 |       0 |    0 |    252 |      0 |      0 |            8 |
|           U7                                                |                                         afpa_elec_ref_ctrler__parameterized1__6 |         29 |         29 |       0 |    0 |     79 |      0 |      0 |            0 |
|         g0.U3                                               |                                                           afpa_quad_subtract__8 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U3)                                           |                                                           afpa_quad_subtract__8 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__400 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                               |                                                                   afpa_quad_div |       2059 |       1779 |       0 |  280 |   4590 |      0 |      4 |           40 |
|           (g0.U4)                                           |                                                                   afpa_quad_div |         74 |         74 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U0                                                |                                          afpa_single_div_ip_wrapper__xdcDup__13 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           U1                                                |                                          afpa_single_div_ip_wrapper__xdcDup__14 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           U2                                                |                                          afpa_single_div_ip_wrapper__xdcDup__15 |        496 |        426 |       0 |   70 |   1129 |      0 |      1 |           10 |
|           U3                                                |                                                      afpa_single_div_ip_wrapper |        497 |        427 |       0 |   70 |   1130 |      0 |      1 |           10 |
|         g0.U5                                               |                                                           afpa_quad_subtract__9 |        146 |        146 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U5)                                           |                                                           afpa_quad_subtract__9 |        146 |        146 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__387 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U6                                               |                                                               afpa_quad_mult__6 |        164 |        164 |       0 |    0 |    147 |      0 |      0 |            4 |
|           (g0.U6)                                           |                                                               afpa_quad_mult__6 |        164 |        164 |       0 |    0 |    145 |      0 |      0 |            4 |
|           U1                                                |                                                                 sync_reset__386 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U7                                               |                                                                afpa_quad_add__6 |        164 |        164 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (g0.U7)                                           |                                                                afpa_quad_add__6 |        164 |        164 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__385 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U8                                               |                                                            afpa_sample_demux__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         g0.U9                                               |                                                          afpa_faked_data_gen__6 |         73 |         73 |       0 |    0 |     60 |      0 |      0 |            0 |
|           (g0.U9)                                           |                                                          afpa_faked_data_gen__6 |         73 |         73 |       0 |    0 |     58 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__383 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                                   |                                                            afpa_saturation_ctrl |         12 |         12 |       0 |    0 |    136 |      0 |      0 |            0 |
|         U15                                                 |                                                             afpa_low_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U15)                                             |                                                             afpa_low_saturation |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__432 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U16                                                 |                                                            afpa_high_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U16)                                             |                                                            afpa_high_saturation |          6 |          6 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__426 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                   |                                                            afpa_data_dispatcher |         93 |         93 |       0 |    0 |    317 |      1 |      1 |            0 |
|         (U25)                                               |                                                            afpa_data_dispatcher |          7 |          7 |       0 |    0 |    144 |      0 |      0 |            0 |
|         U0B                                                 |                                                                 sync_reset__326 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                 |                                                                 double_sync__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                  |                                                             fwft_afifo_w96_d128 |         57 |         57 |       0 |    0 |    122 |      1 |      1 |            0 |
|           U0                                                |                                      fwft_afifo_w96_d128_fifo_generator_v13_1_2 |         57 |         57 |       0 |    0 |    122 |      1 |      1 |            0 |
|         U2                                                  |                                                              fwft_sfifo_w72_d16 |         29 |         29 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U0                                                |                                       fwft_sfifo_w72_d16_fifo_generator_v13_1_2 |         29 |         29 |       0 |    0 |     47 |      0 |      0 |            0 |
|       U3                                                    |                                                            afpa_hsample_proc__3 |         97 |         97 |       0 |    0 |    337 |      0 |      0 |            4 |
|         U22                                                 |                                                          afpa_sample_counter__3 |         12 |         12 |       0 |    0 |     87 |      0 |      0 |            0 |
|           (U22)                                             |                                                          afpa_sample_counter__3 |         12 |         12 |       0 |    0 |     85 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__430 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U23                                                 |                                                              afpa_sample_sum__3 |         79 |         79 |       0 |    0 |     83 |      0 |      0 |            0 |
|           (U23)                                             |                                                              afpa_sample_sum__3 |         79 |         79 |       0 |    0 |     81 |      0 |      0 |            0 |
|           sync_reset_map                                    |                                                                 sync_reset__429 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                 |                                                             afpa_sample_mean__3 |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            4 |
|           (U28)                                             |                                                             afpa_sample_mean__3 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            4 |
|           sync_reset_map                                    |                                                                 sync_reset__428 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                  |                                                         afpa_sample_selector__3 |          4 |          4 |       0 |    0 |    155 |      0 |      0 |            0 |
|       U4                                                    |                                                            afpa_hsample_proc__1 |         96 |         96 |       0 |    0 |    313 |      0 |      0 |            4 |
|         U22                                                 |                                                          afpa_sample_counter__1 |         12 |         12 |       0 |    0 |     83 |      0 |      0 |            0 |
|           (U22)                                             |                                                          afpa_sample_counter__1 |         12 |         12 |       0 |    0 |     81 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__404 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U23                                                 |                                                              afpa_sample_sum__1 |         78 |         78 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (U23)                                             |                                                              afpa_sample_sum__1 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           sync_reset_map                                    |                                                                 sync_reset__403 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                 |                                                             afpa_sample_mean__1 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            4 |
|           (U28)                                             |                                                             afpa_sample_mean__1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            4 |
|           sync_reset_map                                    |                                                                 sync_reset__402 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                  |                                                         afpa_sample_selector__1 |          4 |          4 |       0 |    0 |    147 |      0 |      0 |            0 |
|       U5                                                    |                                                            afpa_hsample_proc__2 |         96 |         96 |       0 |    0 |    313 |      0 |      0 |            4 |
|         U22                                                 |                                                          afpa_sample_counter__2 |         12 |         12 |       0 |    0 |     83 |      0 |      0 |            0 |
|           (U22)                                             |                                                          afpa_sample_counter__2 |         12 |         12 |       0 |    0 |     81 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__405 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U23                                                 |                                                              afpa_sample_sum__2 |         78 |         78 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (U23)                                             |                                                              afpa_sample_sum__2 |         78 |         78 |       0 |    0 |     77 |      0 |      0 |            0 |
|           sync_reset_map                                    |                                                                 sync_reset__399 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                 |                                                             afpa_sample_mean__2 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            4 |
|           (U28)                                             |                                                             afpa_sample_mean__2 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            4 |
|           sync_reset_map                                    |                                                                 sync_reset__398 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                  |                                                         afpa_sample_selector__2 |          4 |          4 |       0 |    0 |    147 |      0 |      0 |            0 |
|       U6                                                    |                                                       afpa_chn_diversity_ctrler |        193 |         97 |      96 |    0 |    460 |      0 |      0 |            0 |
|         (U6)                                                |                                                       afpa_chn_diversity_ctrler |         39 |         39 |       0 |    0 |     76 |      0 |      0 |            0 |
|         U1                                                  |                                                                 sync_reset__396 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                 |                                                              fwft_sfifo_w76_d16 |         77 |         29 |      48 |    0 |    191 |      0 |      0 |            0 |
|           U0                                                |                                       fwft_sfifo_w76_d16_fifo_generator_v13_1_2 |         77 |         29 |      48 |    0 |    191 |      0 |      0 |            0 |
|         U2B                                                 |                                                      fwft_sfifo_w76_d16_HD22147 |         77 |         29 |      48 |    0 |    191 |      0 |      0 |            0 |
|           U0                                                |                               fwft_sfifo_w76_d16_fifo_generator_v13_1_2_HD22148 |         77 |         29 |      48 |    0 |    191 |      0 |      0 |            0 |
|       U7                                                    |                                                               afpa_hsample_proc |         97 |         97 |       0 |    0 |    337 |      0 |      0 |            4 |
|         U22                                                 |                                                             afpa_sample_counter |         12 |         12 |       0 |    0 |     87 |      0 |      0 |            0 |
|           (U22)                                             |                                                             afpa_sample_counter |         12 |         12 |       0 |    0 |     85 |      0 |      0 |            0 |
|           U1                                                |                                                                 sync_reset__409 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U23                                                 |                                                                 afpa_sample_sum |         79 |         79 |       0 |    0 |     83 |      0 |      0 |            0 |
|           (U23)                                             |                                                                 afpa_sample_sum |         79 |         79 |       0 |    0 |     81 |      0 |      0 |            0 |
|           sync_reset_map                                    |                                                                 sync_reset__408 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                 |                                                                afpa_sample_mean |          2 |          2 |       0 |    0 |     12 |      0 |      0 |            4 |
|           (U28)                                             |                                                                afpa_sample_mean |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            4 |
|           sync_reset_map                                    |                                                                 sync_reset__407 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                  |                                                            afpa_sample_selector |          4 |          4 |       0 |    0 |    155 |      0 |      0 |            0 |
+-------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


