ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.delay_2_25us,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	delay_2_25us:
  26              	.LVL0:
  27              	.LFB138:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** #include "string.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define SPI1_SC_PIN GPIO_PIN_12
  36:Core/Src/main.c **** #define SPI1_SC_GPIO GPIOB
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  48:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** UART_HandleTypeDef huart2;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE BEGIN PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** static void MX_GPIO_Init(void);
  59:Core/Src/main.c **** static void MX_SPI2_Init(void);
  60:Core/Src/main.c **** static void MX_TIM3_Init(void);
  61:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  62:Core/Src/main.c **** static void MX_TIM1_Init(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** static void PS2_TEST(SPI_HandleTypeDef *hspi);
  65:Core/Src/main.c **** static void delay_2_25us(uint16_t us);
  66:Core/Src/main.c **** /* USER CODE END PFP */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  69:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  70:Core/Src/main.c **** uint8_t *PS2DataIn[9];
  71:Core/Src/main.c **** /* USER CODE END 0 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /**
  74:Core/Src/main.c ****  * @brief  The application entry point.
  75:Core/Src/main.c ****  * @retval int
  76:Core/Src/main.c ****  */
  77:Core/Src/main.c **** int main(void)
  78:Core/Src/main.c **** {
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  86:Core/Src/main.c ****   HAL_Init();
  87:Core/Src/main.c **** 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 3


  88:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Configure the system clock */
  93:Core/Src/main.c ****   SystemClock_Config();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Initialize all configured peripherals */
 100:Core/Src/main.c ****   MX_GPIO_Init();
 101:Core/Src/main.c ****   MX_SPI2_Init();
 102:Core/Src/main.c ****   MX_TIM3_Init();
 103:Core/Src/main.c ****   MX_USART2_UART_Init();
 104:Core/Src/main.c ****   MX_TIM1_Init();
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   char *message = "X has been Pressed\r\n";
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // 7 - 0V   = PA_8
 110:Core/Src/main.c ****   // ---------- SWITCHING TO D8 TO RESOLVE CONFLICT ------------------------------
 111:Core/Src/main.c ****   // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);   // 6 - 0V   = PB_10
 112:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // 6 - 0V   = PA_9
 113:Core/Src/main.c ****   // -----------------------------------------------------------------------------
 114:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); // 5 - 0V   = PB_4
 115:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);   // 4 - 5V   = PB_5
 116:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); // 3 - PWM  = PB_8
 117:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);  // 2 - 5V   = PA_10
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   // -----------------------------------------
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* USER CODE END 2 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* Infinite loop */
 124:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 125:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim3);
 126:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 127:Core/Src/main.c ****   __HAL_TIM_SET_COUNTER(&htim3, 0); // set the counter value a 0
 128:Core/Src/main.c ****   while (__HAL_TIM_GET_COUNTER(&htim3) < 40); // wait for the counter to reach the us input in the 
 129:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 130:Core/Src/main.c ****   while (1)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****     HAL_Delay(1);
 133:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 134:Core/Src/main.c ****     PS2_TEST(&hspi2);
 135:Core/Src/main.c ****     // if the button is x
 136:Core/Src/main.c ****     if (PS2DataIn[5] == 0xbf)
 137:Core/Src/main.c ****     {
 138:Core/Src/main.c ****       HAL_UART_Transmit(&huart2, (uint8_t *)message, strlen(message), 100);
 139:Core/Src/main.c ****     }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****     /* USER CODE END WHILE */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 144:Core/Src/main.c ****   }
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 4


 145:Core/Src/main.c ****   /* USER CODE END 3 */
 146:Core/Src/main.c **** }
 147:Core/Src/main.c **** 
 148:Core/Src/main.c **** /**
 149:Core/Src/main.c ****  * @brief System Clock Configuration
 150:Core/Src/main.c ****  * @retval None
 151:Core/Src/main.c ****  */
 152:Core/Src/main.c **** void SystemClock_Config(void)
 153:Core/Src/main.c **** {
 154:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 155:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 158:Core/Src/main.c ****    */
 159:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 160:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 163:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 164:Core/Src/main.c ****    */
 165:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 167:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 128;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 175:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 176:Core/Src/main.c ****   {
 177:Core/Src/main.c ****     Error_Handler();
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 181:Core/Src/main.c ****    */
 182:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 183:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 184:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 185:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 186:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 189:Core/Src/main.c ****   {
 190:Core/Src/main.c ****     Error_Handler();
 191:Core/Src/main.c ****   }
 192:Core/Src/main.c **** }
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /**
 195:Core/Src/main.c ****  * @brief SPI2 Initialization Function
 196:Core/Src/main.c ****  * @param None
 197:Core/Src/main.c ****  * @retval None
 198:Core/Src/main.c ****  */
 199:Core/Src/main.c **** static void MX_SPI2_Init(void)
 200:Core/Src/main.c **** {
 201:Core/Src/main.c **** 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 5


 202:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 209:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 210:Core/Src/main.c ****   hspi2.Instance = SPI2;
 211:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 212:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 213:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 214:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 215:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 216:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 217:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 218:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 219:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 220:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 221:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 222:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 223:Core/Src/main.c ****   {
 224:Core/Src/main.c ****     Error_Handler();
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 229:Core/Src/main.c **** }
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** /**
 232:Core/Src/main.c ****  * @brief TIM1 Initialization Function
 233:Core/Src/main.c ****  * @param None
 234:Core/Src/main.c ****  * @retval None
 235:Core/Src/main.c ****  */
 236:Core/Src/main.c **** static void MX_TIM1_Init(void)
 237:Core/Src/main.c **** {
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 244:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 249:Core/Src/main.c ****   htim1.Instance = TIM1;
 250:Core/Src/main.c ****   htim1.Init.Prescaler = 72 - 1;
 251:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 252:Core/Src/main.c ****   htim1.Init.Period = 65535;
 253:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 254:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 255:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 256:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 6


 259:Core/Src/main.c ****   }
 260:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 261:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 262:Core/Src/main.c ****   {
 263:Core/Src/main.c ****     Error_Handler();
 264:Core/Src/main.c ****   }
 265:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 266:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 267:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 268:Core/Src/main.c ****   {
 269:Core/Src/main.c ****     Error_Handler();
 270:Core/Src/main.c ****   }
 271:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 274:Core/Src/main.c **** }
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** /**
 277:Core/Src/main.c ****  * @brief TIM3 Initialization Function
 278:Core/Src/main.c ****  * @param None
 279:Core/Src/main.c ****  * @retval None
 280:Core/Src/main.c ****  */
 281:Core/Src/main.c **** static void MX_TIM3_Init(void)
 282:Core/Src/main.c **** {
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 289:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 294:Core/Src/main.c ****   htim3.Instance = TIM3;
 295:Core/Src/main.c ****   htim3.Init.Prescaler = 44;
 296:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 297:Core/Src/main.c ****   htim3.Init.Period = 65535;
 298:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 299:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 300:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 305:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****     Error_Handler();
 308:Core/Src/main.c ****   }
 309:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 310:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 311:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 312:Core/Src/main.c ****   {
 313:Core/Src/main.c ****     Error_Handler();
 314:Core/Src/main.c ****   }
 315:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 7


 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 318:Core/Src/main.c **** }
 319:Core/Src/main.c **** 
 320:Core/Src/main.c **** /**
 321:Core/Src/main.c ****  * @brief USART2 Initialization Function
 322:Core/Src/main.c ****  * @param None
 323:Core/Src/main.c ****  * @retval None
 324:Core/Src/main.c ****  */
 325:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 326:Core/Src/main.c **** {
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 335:Core/Src/main.c ****   huart2.Instance = USART2;
 336:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 337:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 338:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 339:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 340:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 341:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 342:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 343:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 344:Core/Src/main.c ****   {
 345:Core/Src/main.c ****     Error_Handler();
 346:Core/Src/main.c ****   }
 347:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 350:Core/Src/main.c **** }
 351:Core/Src/main.c **** 
 352:Core/Src/main.c **** /**
 353:Core/Src/main.c ****  * @brief GPIO Initialization Function
 354:Core/Src/main.c ****  * @param None
 355:Core/Src/main.c ****  * @retval None
 356:Core/Src/main.c ****  */
 357:Core/Src/main.c **** static void MX_GPIO_Init(void)
 358:Core/Src/main.c **** {
 359:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 360:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 361:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 364:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 365:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 366:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 367:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 370:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LD2_Pin | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10, GPIO_PIN_RESET);
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 8


 373:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8, GPIO_PIN_RESET);
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 376:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 379:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 380:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 381:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 382:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /*Configure GPIO pins : LD2_Pin PA8 PA9 PA10 */
 385:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
 386:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 387:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 388:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 389:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /*Configure GPIO pins : PB12 PB4 PB5 PB8 */
 392:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8;
 393:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 394:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 395:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 396:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /*Configure GPIO pin : PC8 */
 399:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 400:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 401:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 402:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 403:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 406:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 407:Core/Src/main.c **** }
 408:Core/Src/main.c **** 
 409:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 410:Core/Src/main.c **** 
 411:Core/Src/main.c **** static void PS2_TEST(SPI_HandleTypeDef *hspi)
 412:Core/Src/main.c **** {
 413:Core/Src/main.c ****   uint8_t temp = 0b00000001;
 414:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   // 0x01
 417:Core/Src/main.c ****   // HAL_SPI_TransmitReceive(&hspi2, &temp, (uint8_t *)PS2DataIn[0], 1, 10);
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi2, &temp, 1, 10);
 420:Core/Src/main.c ****   PS2DataIn[0] = SPI2->DR;
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_RESET);
 423:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 424:Core/Src/main.c ****   delay_2_25us(1);
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   temp = 0b01000010;
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   // 0x42
 429:Core/Src/main.c ****   // HAL_SPI_TransmitReceive(&hspi2, &temp, (uint8_t *)PS2DataIn[1], 1, 10);
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 9


 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi2, &temp, 1, 10);
 432:Core/Src/main.c ****   PS2DataIn[1] = SPI2->DR;
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_RESET);
 435:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 436:Core/Src/main.c ****   delay_2_25us(1);
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   // 0x00 7 times---------------------------
 439:Core/Src/main.c ****   temp = 0x00;
 440:Core/Src/main.c ****   for (uint8_t i = 0; i < 7; i++)
 441:Core/Src/main.c ****   {
 442:Core/Src/main.c ****     // HAL_SPI_TransmitReceive(&hspi2, &temp, (uint8_t *)PS2DataIn[i + 2], 1, 10);
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****     HAL_SPI_Transmit(&hspi2, &temp, 1, 10);
 445:Core/Src/main.c ****     PS2DataIn[i + 2] = SPI2->DR;
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_RESET);
 448:Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 449:Core/Src/main.c ****     delay_2_25us(1);
 450:Core/Src/main.c ****   }
 451:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 452:Core/Src/main.c **** }
 453:Core/Src/main.c **** 
 454:Core/Src/main.c **** void delay_2_25us(uint16_t us)
 455:Core/Src/main.c **** {
  29              		.loc 1 455 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 456:Core/Src/main.c ****   TIM1->CNT = 0;
  34              		.loc 1 456 3 view .LVU1
  35              		.loc 1 456 13 is_stmt 0 view .LVU2
  36 0000 084B     		ldr	r3, .L3
  37 0002 0022     		movs	r2, #0
  38 0004 5A62     		str	r2, [r3, #36]
 457:Core/Src/main.c ****   TIM1->CR1 |= TIM_CR1_CEN;
  39              		.loc 1 457 3 is_stmt 1 view .LVU3
  40              		.loc 1 457 13 is_stmt 0 view .LVU4
  41 0006 1A68     		ldr	r2, [r3]
  42 0008 42F00102 		orr	r2, r2, #1
  43 000c 1A60     		str	r2, [r3]
 458:Core/Src/main.c ****   while (TIM1->CNT < us)
  44              		.loc 1 458 3 is_stmt 1 view .LVU5
  45              	.L2:
 459:Core/Src/main.c ****     ;
  46              		.loc 1 459 5 discriminator 1 view .LVU6
 458:Core/Src/main.c ****   while (TIM1->CNT < us)
  47              		.loc 1 458 9 discriminator 1 view .LVU7
 458:Core/Src/main.c ****   while (TIM1->CNT < us)
  48              		.loc 1 458 14 is_stmt 0 discriminator 1 view .LVU8
  49 000e 054B     		ldr	r3, .L3
  50 0010 5B6A     		ldr	r3, [r3, #36]
 458:Core/Src/main.c ****   while (TIM1->CNT < us)
  51              		.loc 1 458 9 discriminator 1 view .LVU9
  52 0012 8342     		cmp	r3, r0
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 10


  53 0014 FBD3     		bcc	.L2
 460:Core/Src/main.c ****   TIM1->CR1 |= TIM_CR1_CEN;
  54              		.loc 1 460 3 is_stmt 1 view .LVU10
  55              		.loc 1 460 13 is_stmt 0 view .LVU11
  56 0016 034A     		ldr	r2, .L3
  57 0018 1368     		ldr	r3, [r2]
  58 001a 43F00103 		orr	r3, r3, #1
  59 001e 1360     		str	r3, [r2]
 461:Core/Src/main.c **** }
  60              		.loc 1 461 1 view .LVU12
  61 0020 7047     		bx	lr
  62              	.L4:
  63 0022 00BF     		.align	2
  64              	.L3:
  65 0024 00000140 		.word	1073807360
  66              		.cfi_endproc
  67              	.LFE138:
  69              		.section	.text.MX_GPIO_Init,"ax",%progbits
  70              		.align	1
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	MX_GPIO_Init:
  76              	.LFB136:
 358:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  77              		.loc 1 358 1 is_stmt 1 view -0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 40
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  82              	.LCFI0:
  83              		.cfi_def_cfa_offset 24
  84              		.cfi_offset 4, -24
  85              		.cfi_offset 5, -20
  86              		.cfi_offset 6, -16
  87              		.cfi_offset 7, -12
  88              		.cfi_offset 8, -8
  89              		.cfi_offset 14, -4
  90 0004 8AB0     		sub	sp, sp, #40
  91              	.LCFI1:
  92              		.cfi_def_cfa_offset 64
 359:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
  93              		.loc 1 359 3 view .LVU14
 359:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
  94              		.loc 1 359 20 is_stmt 0 view .LVU15
  95 0006 0024     		movs	r4, #0
  96 0008 0594     		str	r4, [sp, #20]
  97 000a 0694     		str	r4, [sp, #24]
  98 000c 0794     		str	r4, [sp, #28]
  99 000e 0894     		str	r4, [sp, #32]
 100 0010 0994     		str	r4, [sp, #36]
 364:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 101              		.loc 1 364 3 is_stmt 1 view .LVU16
 102              	.LBB4:
 364:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 103              		.loc 1 364 3 view .LVU17
 104 0012 0194     		str	r4, [sp, #4]
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 11


 364:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 105              		.loc 1 364 3 view .LVU18
 106 0014 354B     		ldr	r3, .L7
 107 0016 1A6B     		ldr	r2, [r3, #48]
 108 0018 42F00402 		orr	r2, r2, #4
 109 001c 1A63     		str	r2, [r3, #48]
 364:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 110              		.loc 1 364 3 view .LVU19
 111 001e 1A6B     		ldr	r2, [r3, #48]
 112 0020 02F00402 		and	r2, r2, #4
 113 0024 0192     		str	r2, [sp, #4]
 364:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 114              		.loc 1 364 3 view .LVU20
 115 0026 019A     		ldr	r2, [sp, #4]
 116              	.LBE4:
 364:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 117              		.loc 1 364 3 view .LVU21
 365:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 118              		.loc 1 365 3 view .LVU22
 119              	.LBB5:
 365:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 120              		.loc 1 365 3 view .LVU23
 121 0028 0294     		str	r4, [sp, #8]
 365:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 122              		.loc 1 365 3 view .LVU24
 123 002a 1A6B     		ldr	r2, [r3, #48]
 124 002c 42F08002 		orr	r2, r2, #128
 125 0030 1A63     		str	r2, [r3, #48]
 365:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 126              		.loc 1 365 3 view .LVU25
 127 0032 1A6B     		ldr	r2, [r3, #48]
 128 0034 02F08002 		and	r2, r2, #128
 129 0038 0292     		str	r2, [sp, #8]
 365:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 130              		.loc 1 365 3 view .LVU26
 131 003a 029A     		ldr	r2, [sp, #8]
 132              	.LBE5:
 365:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 133              		.loc 1 365 3 view .LVU27
 366:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 134              		.loc 1 366 3 view .LVU28
 135              	.LBB6:
 366:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 136              		.loc 1 366 3 view .LVU29
 137 003c 0394     		str	r4, [sp, #12]
 366:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 138              		.loc 1 366 3 view .LVU30
 139 003e 1A6B     		ldr	r2, [r3, #48]
 140 0040 42F00102 		orr	r2, r2, #1
 141 0044 1A63     		str	r2, [r3, #48]
 366:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 142              		.loc 1 366 3 view .LVU31
 143 0046 1A6B     		ldr	r2, [r3, #48]
 144 0048 02F00102 		and	r2, r2, #1
 145 004c 0392     		str	r2, [sp, #12]
 366:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 146              		.loc 1 366 3 view .LVU32
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 12


 147 004e 039A     		ldr	r2, [sp, #12]
 148              	.LBE6:
 366:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 149              		.loc 1 366 3 view .LVU33
 367:Core/Src/main.c **** 
 150              		.loc 1 367 3 view .LVU34
 151              	.LBB7:
 367:Core/Src/main.c **** 
 152              		.loc 1 367 3 view .LVU35
 153 0050 0494     		str	r4, [sp, #16]
 367:Core/Src/main.c **** 
 154              		.loc 1 367 3 view .LVU36
 155 0052 1A6B     		ldr	r2, [r3, #48]
 156 0054 42F00202 		orr	r2, r2, #2
 157 0058 1A63     		str	r2, [r3, #48]
 367:Core/Src/main.c **** 
 158              		.loc 1 367 3 view .LVU37
 159 005a 1B6B     		ldr	r3, [r3, #48]
 160 005c 03F00203 		and	r3, r3, #2
 161 0060 0493     		str	r3, [sp, #16]
 367:Core/Src/main.c **** 
 162              		.loc 1 367 3 view .LVU38
 163 0062 049B     		ldr	r3, [sp, #16]
 164              	.LBE7:
 367:Core/Src/main.c **** 
 165              		.loc 1 367 3 view .LVU39
 370:Core/Src/main.c **** 
 166              		.loc 1 370 3 view .LVU40
 167 0064 DFF89080 		ldr	r8, .L7+12
 168 0068 2246     		mov	r2, r4
 169 006a 4FF4E461 		mov	r1, #1824
 170 006e 4046     		mov	r0, r8
 171 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL1:
 373:Core/Src/main.c **** 
 173              		.loc 1 373 3 view .LVU41
 174 0074 1E4F     		ldr	r7, .L7+4
 175 0076 2246     		mov	r2, r4
 176 0078 41F23011 		movw	r1, #4400
 177 007c 3846     		mov	r0, r7
 178 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL2:
 376:Core/Src/main.c **** 
 180              		.loc 1 376 3 view .LVU42
 181 0082 1C4D     		ldr	r5, .L7+8
 182 0084 2246     		mov	r2, r4
 183 0086 4FF48071 		mov	r1, #256
 184 008a 2846     		mov	r0, r5
 185 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL3:
 379:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 187              		.loc 1 379 3 view .LVU43
 379:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 188              		.loc 1 379 23 is_stmt 0 view .LVU44
 189 0090 4FF40053 		mov	r3, #8192
 190 0094 0593     		str	r3, [sp, #20]
 380:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 13


 191              		.loc 1 380 3 is_stmt 1 view .LVU45
 380:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 380 24 is_stmt 0 view .LVU46
 193 0096 4FF40413 		mov	r3, #2162688
 194 009a 0693     		str	r3, [sp, #24]
 381:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 195              		.loc 1 381 3 is_stmt 1 view .LVU47
 381:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 196              		.loc 1 381 24 is_stmt 0 view .LVU48
 197 009c 0794     		str	r4, [sp, #28]
 382:Core/Src/main.c **** 
 198              		.loc 1 382 3 is_stmt 1 view .LVU49
 199 009e 05A9     		add	r1, sp, #20
 200 00a0 2846     		mov	r0, r5
 201 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL4:
 385:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 385 3 view .LVU50
 385:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 204              		.loc 1 385 23 is_stmt 0 view .LVU51
 205 00a6 4FF4E463 		mov	r3, #1824
 206 00aa 0593     		str	r3, [sp, #20]
 386:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 386 3 is_stmt 1 view .LVU52
 386:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 386 24 is_stmt 0 view .LVU53
 209 00ac 0126     		movs	r6, #1
 210 00ae 0696     		str	r6, [sp, #24]
 387:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 211              		.loc 1 387 3 is_stmt 1 view .LVU54
 387:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 212              		.loc 1 387 24 is_stmt 0 view .LVU55
 213 00b0 0794     		str	r4, [sp, #28]
 388:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 214              		.loc 1 388 3 is_stmt 1 view .LVU56
 388:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 215              		.loc 1 388 25 is_stmt 0 view .LVU57
 216 00b2 0894     		str	r4, [sp, #32]
 389:Core/Src/main.c **** 
 217              		.loc 1 389 3 is_stmt 1 view .LVU58
 218 00b4 05A9     		add	r1, sp, #20
 219 00b6 4046     		mov	r0, r8
 220 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL5:
 392:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 222              		.loc 1 392 3 view .LVU59
 392:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 223              		.loc 1 392 23 is_stmt 0 view .LVU60
 224 00bc 41F23013 		movw	r3, #4400
 225 00c0 0593     		str	r3, [sp, #20]
 393:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 226              		.loc 1 393 3 is_stmt 1 view .LVU61
 393:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 227              		.loc 1 393 24 is_stmt 0 view .LVU62
 228 00c2 0696     		str	r6, [sp, #24]
 394:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 229              		.loc 1 394 3 is_stmt 1 view .LVU63
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 14


 394:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 230              		.loc 1 394 24 is_stmt 0 view .LVU64
 231 00c4 0794     		str	r4, [sp, #28]
 395:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 232              		.loc 1 395 3 is_stmt 1 view .LVU65
 395:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 233              		.loc 1 395 25 is_stmt 0 view .LVU66
 234 00c6 0894     		str	r4, [sp, #32]
 396:Core/Src/main.c **** 
 235              		.loc 1 396 3 is_stmt 1 view .LVU67
 236 00c8 05A9     		add	r1, sp, #20
 237 00ca 3846     		mov	r0, r7
 238 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 239              	.LVL6:
 399:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 240              		.loc 1 399 3 view .LVU68
 399:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 241              		.loc 1 399 23 is_stmt 0 view .LVU69
 242 00d0 4FF48073 		mov	r3, #256
 243 00d4 0593     		str	r3, [sp, #20]
 400:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 244              		.loc 1 400 3 is_stmt 1 view .LVU70
 400:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 245              		.loc 1 400 24 is_stmt 0 view .LVU71
 246 00d6 0696     		str	r6, [sp, #24]
 401:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 247              		.loc 1 401 3 is_stmt 1 view .LVU72
 401:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 248              		.loc 1 401 24 is_stmt 0 view .LVU73
 249 00d8 0794     		str	r4, [sp, #28]
 402:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 250              		.loc 1 402 3 is_stmt 1 view .LVU74
 402:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 251              		.loc 1 402 25 is_stmt 0 view .LVU75
 252 00da 0894     		str	r4, [sp, #32]
 403:Core/Src/main.c **** 
 253              		.loc 1 403 3 is_stmt 1 view .LVU76
 254 00dc 05A9     		add	r1, sp, #20
 255 00de 2846     		mov	r0, r5
 256 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 257              	.LVL7:
 407:Core/Src/main.c **** 
 258              		.loc 1 407 1 is_stmt 0 view .LVU77
 259 00e4 0AB0     		add	sp, sp, #40
 260              	.LCFI2:
 261              		.cfi_def_cfa_offset 24
 262              		@ sp needed
 263 00e6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 264              	.L8:
 265 00ea 00BF     		.align	2
 266              	.L7:
 267 00ec 00380240 		.word	1073887232
 268 00f0 00040240 		.word	1073873920
 269 00f4 00080240 		.word	1073874944
 270 00f8 00000240 		.word	1073872896
 271              		.cfi_endproc
 272              	.LFE136:
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 15


 274              		.section	.text.PS2_TEST,"ax",%progbits
 275              		.align	1
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 280              	PS2_TEST:
 281              	.LVL8:
 282              	.LFB137:
 412:Core/Src/main.c ****   uint8_t temp = 0b00000001;
 283              		.loc 1 412 1 is_stmt 1 view -0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 8
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 412:Core/Src/main.c ****   uint8_t temp = 0b00000001;
 287              		.loc 1 412 1 is_stmt 0 view .LVU79
 288 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 289              	.LCFI3:
 290              		.cfi_def_cfa_offset 24
 291              		.cfi_offset 4, -24
 292              		.cfi_offset 5, -20
 293              		.cfi_offset 6, -16
 294              		.cfi_offset 7, -12
 295              		.cfi_offset 8, -8
 296              		.cfi_offset 14, -4
 297 0004 82B0     		sub	sp, sp, #8
 298              	.LCFI4:
 299              		.cfi_def_cfa_offset 32
 413:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 300              		.loc 1 413 3 is_stmt 1 view .LVU80
 413:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 301              		.loc 1 413 11 is_stmt 0 view .LVU81
 302 0006 0124     		movs	r4, #1
 303 0008 8DF80740 		strb	r4, [sp, #7]
 414:Core/Src/main.c **** 
 304              		.loc 1 414 3 is_stmt 1 view .LVU82
 305 000c 0022     		movs	r2, #0
 306 000e 4FF48071 		mov	r1, #256
 307 0012 3448     		ldr	r0, .L13
 308              	.LVL9:
 414:Core/Src/main.c **** 
 309              		.loc 1 414 3 is_stmt 0 view .LVU83
 310 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 311              	.LVL10:
 419:Core/Src/main.c ****   PS2DataIn[0] = SPI2->DR;
 312              		.loc 1 419 3 is_stmt 1 view .LVU84
 313 0018 DFF8D880 		ldr	r8, .L13+16
 314 001c 0A23     		movs	r3, #10
 315 001e 2246     		mov	r2, r4
 316 0020 0DF10701 		add	r1, sp, #7
 317 0024 4046     		mov	r0, r8
 318 0026 FFF7FEFF 		bl	HAL_SPI_Transmit
 319              	.LVL11:
 420:Core/Src/main.c **** 
 320              		.loc 1 420 3 view .LVU85
 420:Core/Src/main.c **** 
 321              		.loc 1 420 22 is_stmt 0 view .LVU86
 322 002a 2F4F     		ldr	r7, .L13+4
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 16


 323 002c FB68     		ldr	r3, [r7, #12]
 420:Core/Src/main.c **** 
 324              		.loc 1 420 16 view .LVU87
 325 002e 2F4E     		ldr	r6, .L13+8
 326 0030 3360     		str	r3, [r6]
 422:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 327              		.loc 1 422 3 is_stmt 1 view .LVU88
 328 0032 2F4D     		ldr	r5, .L13+12
 329 0034 0022     		movs	r2, #0
 330 0036 4FF48051 		mov	r1, #4096
 331 003a 2846     		mov	r0, r5
 332 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
 333              	.LVL12:
 423:Core/Src/main.c ****   delay_2_25us(1);
 334              		.loc 1 423 3 view .LVU89
 335 0040 2246     		mov	r2, r4
 336 0042 4FF48051 		mov	r1, #4096
 337 0046 2846     		mov	r0, r5
 338 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
 339              	.LVL13:
 424:Core/Src/main.c **** 
 340              		.loc 1 424 3 view .LVU90
 341 004c 2046     		mov	r0, r4
 342 004e FFF7FEFF 		bl	delay_2_25us
 343              	.LVL14:
 426:Core/Src/main.c **** 
 344              		.loc 1 426 3 view .LVU91
 426:Core/Src/main.c **** 
 345              		.loc 1 426 8 is_stmt 0 view .LVU92
 346 0052 4223     		movs	r3, #66
 347 0054 8DF80730 		strb	r3, [sp, #7]
 431:Core/Src/main.c ****   PS2DataIn[1] = SPI2->DR;
 348              		.loc 1 431 3 is_stmt 1 view .LVU93
 349 0058 0A23     		movs	r3, #10
 350 005a 2246     		mov	r2, r4
 351 005c 0DF10701 		add	r1, sp, #7
 352 0060 4046     		mov	r0, r8
 353 0062 FFF7FEFF 		bl	HAL_SPI_Transmit
 354              	.LVL15:
 432:Core/Src/main.c **** 
 355              		.loc 1 432 3 view .LVU94
 432:Core/Src/main.c **** 
 356              		.loc 1 432 22 is_stmt 0 view .LVU95
 357 0066 FB68     		ldr	r3, [r7, #12]
 432:Core/Src/main.c **** 
 358              		.loc 1 432 16 view .LVU96
 359 0068 7360     		str	r3, [r6, #4]
 434:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 360              		.loc 1 434 3 is_stmt 1 view .LVU97
 361 006a 0022     		movs	r2, #0
 362 006c 4FF48051 		mov	r1, #4096
 363 0070 2846     		mov	r0, r5
 364 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 365              	.LVL16:
 435:Core/Src/main.c ****   delay_2_25us(1);
 366              		.loc 1 435 3 view .LVU98
 367 0076 2246     		mov	r2, r4
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 17


 368 0078 4FF48051 		mov	r1, #4096
 369 007c 2846     		mov	r0, r5
 370 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 371              	.LVL17:
 436:Core/Src/main.c **** 
 372              		.loc 1 436 3 view .LVU99
 373 0082 2046     		mov	r0, r4
 374 0084 FFF7FEFF 		bl	delay_2_25us
 375              	.LVL18:
 439:Core/Src/main.c ****   for (uint8_t i = 0; i < 7; i++)
 376              		.loc 1 439 3 view .LVU100
 439:Core/Src/main.c ****   for (uint8_t i = 0; i < 7; i++)
 377              		.loc 1 439 8 is_stmt 0 view .LVU101
 378 0088 0024     		movs	r4, #0
 379 008a 8DF80740 		strb	r4, [sp, #7]
 440:Core/Src/main.c ****   {
 380              		.loc 1 440 3 is_stmt 1 view .LVU102
 381              	.LBB8:
 440:Core/Src/main.c ****   {
 382              		.loc 1 440 8 view .LVU103
 383              	.LVL19:
 440:Core/Src/main.c ****   {
 384              		.loc 1 440 3 is_stmt 0 view .LVU104
 385 008e 1EE0     		b	.L10
 386              	.LVL20:
 387              	.L11:
 444:Core/Src/main.c ****     PS2DataIn[i + 2] = SPI2->DR;
 388              		.loc 1 444 5 is_stmt 1 discriminator 3 view .LVU105
 389 0090 0A23     		movs	r3, #10
 390 0092 0122     		movs	r2, #1
 391 0094 0DF10701 		add	r1, sp, #7
 392 0098 1648     		ldr	r0, .L13+16
 393 009a FFF7FEFF 		bl	HAL_SPI_Transmit
 394              	.LVL21:
 445:Core/Src/main.c **** 
 395              		.loc 1 445 5 discriminator 3 view .LVU106
 445:Core/Src/main.c **** 
 396              		.loc 1 445 28 is_stmt 0 discriminator 3 view .LVU107
 397 009e 124B     		ldr	r3, .L13+4
 398 00a0 D968     		ldr	r1, [r3, #12]
 445:Core/Src/main.c **** 
 399              		.loc 1 445 17 discriminator 3 view .LVU108
 400 00a2 A21C     		adds	r2, r4, #2
 445:Core/Src/main.c **** 
 401              		.loc 1 445 22 discriminator 3 view .LVU109
 402 00a4 114B     		ldr	r3, .L13+8
 403 00a6 43F82210 		str	r1, [r3, r2, lsl #2]
 447:Core/Src/main.c ****     HAL_GPIO_WritePin(SPI1_SC_GPIO, SPI1_SC_PIN, GPIO_PIN_SET);
 404              		.loc 1 447 5 is_stmt 1 discriminator 3 view .LVU110
 405 00aa 114D     		ldr	r5, .L13+12
 406 00ac 0022     		movs	r2, #0
 407 00ae 4FF48051 		mov	r1, #4096
 408 00b2 2846     		mov	r0, r5
 409 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 410              	.LVL22:
 448:Core/Src/main.c ****     delay_2_25us(1);
 411              		.loc 1 448 5 discriminator 3 view .LVU111
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 18


 412 00b8 0122     		movs	r2, #1
 413 00ba 4FF48051 		mov	r1, #4096
 414 00be 2846     		mov	r0, r5
 415 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 416              	.LVL23:
 449:Core/Src/main.c ****   }
 417              		.loc 1 449 5 discriminator 3 view .LVU112
 418 00c4 0120     		movs	r0, #1
 419 00c6 FFF7FEFF 		bl	delay_2_25us
 420              	.LVL24:
 440:Core/Src/main.c ****   {
 421              		.loc 1 440 30 discriminator 3 view .LVU113
 440:Core/Src/main.c ****   {
 422              		.loc 1 440 31 is_stmt 0 discriminator 3 view .LVU114
 423 00ca 0134     		adds	r4, r4, #1
 424              	.LVL25:
 440:Core/Src/main.c ****   {
 425              		.loc 1 440 31 discriminator 3 view .LVU115
 426 00cc E4B2     		uxtb	r4, r4
 427              	.LVL26:
 428              	.L10:
 440:Core/Src/main.c ****   {
 429              		.loc 1 440 23 is_stmt 1 discriminator 1 view .LVU116
 440:Core/Src/main.c ****   {
 430              		.loc 1 440 3 is_stmt 0 discriminator 1 view .LVU117
 431 00ce 062C     		cmp	r4, #6
 432 00d0 DED9     		bls	.L11
 433              	.LBE8:
 451:Core/Src/main.c **** }
 434              		.loc 1 451 3 is_stmt 1 view .LVU118
 435 00d2 0122     		movs	r2, #1
 436 00d4 4FF48071 		mov	r1, #256
 437 00d8 0248     		ldr	r0, .L13
 438 00da FFF7FEFF 		bl	HAL_GPIO_WritePin
 439              	.LVL27:
 452:Core/Src/main.c **** 
 440              		.loc 1 452 1 is_stmt 0 view .LVU119
 441 00de 02B0     		add	sp, sp, #8
 442              	.LCFI5:
 443              		.cfi_def_cfa_offset 24
 444              		@ sp needed
 445 00e0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 446              	.LVL28:
 447              	.L14:
 452:Core/Src/main.c **** 
 448              		.loc 1 452 1 view .LVU120
 449              		.align	2
 450              	.L13:
 451 00e4 00080240 		.word	1073874944
 452 00e8 00380040 		.word	1073756160
 453 00ec 00000000 		.word	.LANCHOR1
 454 00f0 00040240 		.word	1073873920
 455 00f4 00000000 		.word	.LANCHOR0
 456              		.cfi_endproc
 457              	.LFE137:
 459              		.section	.text.Error_Handler,"ax",%progbits
 460              		.align	1
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 19


 461              		.global	Error_Handler
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 466              	Error_Handler:
 467              	.LFB139:
 462:Core/Src/main.c **** 
 463:Core/Src/main.c **** /* USER CODE END 4 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c **** /**
 466:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 467:Core/Src/main.c ****  * @retval None
 468:Core/Src/main.c ****  */
 469:Core/Src/main.c **** void Error_Handler(void)
 470:Core/Src/main.c **** {
 468              		.loc 1 470 1 is_stmt 1 view -0
 469              		.cfi_startproc
 470              		@ Volatile: function does not return.
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 471:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 472:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 473:Core/Src/main.c ****   __disable_irq();
 474              		.loc 1 473 3 view .LVU122
 475              	.LBB9:
 476              	.LBI9:
 477              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 20


  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 21


  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 478              		.loc 2 140 27 view .LVU123
 479              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 22


 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 480              		.loc 2 142 3 view .LVU124
 481              		.syntax unified
 482              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 483 0000 72B6     		cpsid i
 484              	@ 0 "" 2
 485              		.thumb
 486              		.syntax unified
 487              	.L16:
 488              	.LBE10:
 489              	.LBE9:
 474:Core/Src/main.c ****   while (1)
 490              		.loc 1 474 3 discriminator 1 view .LVU125
 475:Core/Src/main.c ****   {
 476:Core/Src/main.c ****   }
 491              		.loc 1 476 3 discriminator 1 view .LVU126
 474:Core/Src/main.c ****   while (1)
 492              		.loc 1 474 9 discriminator 1 view .LVU127
 493 0002 FEE7     		b	.L16
 494              		.cfi_endproc
 495              	.LFE139:
 497              		.section	.text.MX_SPI2_Init,"ax",%progbits
 498              		.align	1
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 503              	MX_SPI2_Init:
 504              	.LFB132:
 200:Core/Src/main.c **** 
 505              		.loc 1 200 1 view -0
 506              		.cfi_startproc
 507              		@ args = 0, pretend = 0, frame = 0
 508              		@ frame_needed = 0, uses_anonymous_args = 0
 509 0000 08B5     		push	{r3, lr}
 510              	.LCFI6:
 511              		.cfi_def_cfa_offset 8
 512              		.cfi_offset 3, -8
 513              		.cfi_offset 14, -4
 210:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 514              		.loc 1 210 3 view .LVU129
 210:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 515              		.loc 1 210 18 is_stmt 0 view .LVU130
 516 0002 0F48     		ldr	r0, .L21
 517 0004 0F4B     		ldr	r3, .L21+4
 518 0006 0360     		str	r3, [r0]
 211:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 519              		.loc 1 211 3 is_stmt 1 view .LVU131
 211:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 520              		.loc 1 211 19 is_stmt 0 view .LVU132
 521 0008 4FF48273 		mov	r3, #260
 522 000c 4360     		str	r3, [r0, #4]
 212:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 523              		.loc 1 212 3 is_stmt 1 view .LVU133
 212:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 524              		.loc 1 212 24 is_stmt 0 view .LVU134
 525 000e 0023     		movs	r3, #0
 526 0010 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 23


 213:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 527              		.loc 1 213 3 is_stmt 1 view .LVU135
 213:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 528              		.loc 1 213 23 is_stmt 0 view .LVU136
 529 0012 C360     		str	r3, [r0, #12]
 214:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 530              		.loc 1 214 3 is_stmt 1 view .LVU137
 214:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 531              		.loc 1 214 26 is_stmt 0 view .LVU138
 532 0014 0222     		movs	r2, #2
 533 0016 0261     		str	r2, [r0, #16]
 215:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 534              		.loc 1 215 3 is_stmt 1 view .LVU139
 215:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 535              		.loc 1 215 23 is_stmt 0 view .LVU140
 536 0018 0122     		movs	r2, #1
 537 001a 4261     		str	r2, [r0, #20]
 216:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 538              		.loc 1 216 3 is_stmt 1 view .LVU141
 216:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 539              		.loc 1 216 18 is_stmt 0 view .LVU142
 540 001c 4FF40072 		mov	r2, #512
 541 0020 8261     		str	r2, [r0, #24]
 217:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 542              		.loc 1 217 3 is_stmt 1 view .LVU143
 217:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 543              		.loc 1 217 32 is_stmt 0 view .LVU144
 544 0022 3022     		movs	r2, #48
 545 0024 C261     		str	r2, [r0, #28]
 218:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 546              		.loc 1 218 3 is_stmt 1 view .LVU145
 218:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 547              		.loc 1 218 23 is_stmt 0 view .LVU146
 548 0026 8022     		movs	r2, #128
 549 0028 0262     		str	r2, [r0, #32]
 219:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 550              		.loc 1 219 3 is_stmt 1 view .LVU147
 219:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 551              		.loc 1 219 21 is_stmt 0 view .LVU148
 552 002a 4362     		str	r3, [r0, #36]
 220:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 553              		.loc 1 220 3 is_stmt 1 view .LVU149
 220:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 554              		.loc 1 220 29 is_stmt 0 view .LVU150
 555 002c 8362     		str	r3, [r0, #40]
 221:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 556              		.loc 1 221 3 is_stmt 1 view .LVU151
 221:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 557              		.loc 1 221 28 is_stmt 0 view .LVU152
 558 002e 0A23     		movs	r3, #10
 559 0030 C362     		str	r3, [r0, #44]
 222:Core/Src/main.c ****   {
 560              		.loc 1 222 3 is_stmt 1 view .LVU153
 222:Core/Src/main.c ****   {
 561              		.loc 1 222 7 is_stmt 0 view .LVU154
 562 0032 FFF7FEFF 		bl	HAL_SPI_Init
 563              	.LVL29:
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 24


 222:Core/Src/main.c ****   {
 564              		.loc 1 222 6 view .LVU155
 565 0036 00B9     		cbnz	r0, .L20
 229:Core/Src/main.c **** 
 566              		.loc 1 229 1 view .LVU156
 567 0038 08BD     		pop	{r3, pc}
 568              	.L20:
 224:Core/Src/main.c ****   }
 569              		.loc 1 224 5 is_stmt 1 view .LVU157
 570 003a FFF7FEFF 		bl	Error_Handler
 571              	.LVL30:
 572              	.L22:
 573 003e 00BF     		.align	2
 574              	.L21:
 575 0040 00000000 		.word	.LANCHOR0
 576 0044 00380040 		.word	1073756160
 577              		.cfi_endproc
 578              	.LFE132:
 580              		.section	.text.MX_TIM3_Init,"ax",%progbits
 581              		.align	1
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 586              	MX_TIM3_Init:
 587              	.LFB134:
 282:Core/Src/main.c **** 
 588              		.loc 1 282 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 24
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592 0000 00B5     		push	{lr}
 593              	.LCFI7:
 594              		.cfi_def_cfa_offset 4
 595              		.cfi_offset 14, -4
 596 0002 87B0     		sub	sp, sp, #28
 597              	.LCFI8:
 598              		.cfi_def_cfa_offset 32
 288:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 599              		.loc 1 288 3 view .LVU159
 288:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 600              		.loc 1 288 26 is_stmt 0 view .LVU160
 601 0004 0023     		movs	r3, #0
 602 0006 0293     		str	r3, [sp, #8]
 603 0008 0393     		str	r3, [sp, #12]
 604 000a 0493     		str	r3, [sp, #16]
 605 000c 0593     		str	r3, [sp, #20]
 289:Core/Src/main.c **** 
 606              		.loc 1 289 3 is_stmt 1 view .LVU161
 289:Core/Src/main.c **** 
 607              		.loc 1 289 27 is_stmt 0 view .LVU162
 608 000e 0093     		str	r3, [sp]
 609 0010 0193     		str	r3, [sp, #4]
 294:Core/Src/main.c ****   htim3.Init.Prescaler = 44;
 610              		.loc 1 294 3 is_stmt 1 view .LVU163
 294:Core/Src/main.c ****   htim3.Init.Prescaler = 44;
 611              		.loc 1 294 18 is_stmt 0 view .LVU164
 612 0012 1348     		ldr	r0, .L31
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 25


 613 0014 134A     		ldr	r2, .L31+4
 614 0016 0260     		str	r2, [r0]
 295:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 615              		.loc 1 295 3 is_stmt 1 view .LVU165
 295:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 616              		.loc 1 295 24 is_stmt 0 view .LVU166
 617 0018 2C22     		movs	r2, #44
 618 001a 4260     		str	r2, [r0, #4]
 296:Core/Src/main.c ****   htim3.Init.Period = 65535;
 619              		.loc 1 296 3 is_stmt 1 view .LVU167
 296:Core/Src/main.c ****   htim3.Init.Period = 65535;
 620              		.loc 1 296 26 is_stmt 0 view .LVU168
 621 001c 8360     		str	r3, [r0, #8]
 297:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 622              		.loc 1 297 3 is_stmt 1 view .LVU169
 297:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 623              		.loc 1 297 21 is_stmt 0 view .LVU170
 624 001e 4FF6FF72 		movw	r2, #65535
 625 0022 C260     		str	r2, [r0, #12]
 298:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 626              		.loc 1 298 3 is_stmt 1 view .LVU171
 298:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 627              		.loc 1 298 28 is_stmt 0 view .LVU172
 628 0024 0361     		str	r3, [r0, #16]
 299:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 629              		.loc 1 299 3 is_stmt 1 view .LVU173
 299:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 630              		.loc 1 299 32 is_stmt 0 view .LVU174
 631 0026 8361     		str	r3, [r0, #24]
 300:Core/Src/main.c ****   {
 632              		.loc 1 300 3 is_stmt 1 view .LVU175
 300:Core/Src/main.c ****   {
 633              		.loc 1 300 7 is_stmt 0 view .LVU176
 634 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 635              	.LVL31:
 300:Core/Src/main.c ****   {
 636              		.loc 1 300 6 view .LVU177
 637 002c 90B9     		cbnz	r0, .L28
 304:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 638              		.loc 1 304 3 is_stmt 1 view .LVU178
 304:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 639              		.loc 1 304 34 is_stmt 0 view .LVU179
 640 002e 4FF48053 		mov	r3, #4096
 641 0032 0293     		str	r3, [sp, #8]
 305:Core/Src/main.c ****   {
 642              		.loc 1 305 3 is_stmt 1 view .LVU180
 305:Core/Src/main.c ****   {
 643              		.loc 1 305 7 is_stmt 0 view .LVU181
 644 0034 02A9     		add	r1, sp, #8
 645 0036 0A48     		ldr	r0, .L31
 646 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 647              	.LVL32:
 305:Core/Src/main.c ****   {
 648              		.loc 1 305 6 view .LVU182
 649 003c 60B9     		cbnz	r0, .L29
 309:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 650              		.loc 1 309 3 is_stmt 1 view .LVU183
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 26


 309:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 651              		.loc 1 309 37 is_stmt 0 view .LVU184
 652 003e 0023     		movs	r3, #0
 653 0040 0093     		str	r3, [sp]
 310:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 654              		.loc 1 310 3 is_stmt 1 view .LVU185
 310:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 655              		.loc 1 310 33 is_stmt 0 view .LVU186
 656 0042 0193     		str	r3, [sp, #4]
 311:Core/Src/main.c ****   {
 657              		.loc 1 311 3 is_stmt 1 view .LVU187
 311:Core/Src/main.c ****   {
 658              		.loc 1 311 7 is_stmt 0 view .LVU188
 659 0044 6946     		mov	r1, sp
 660 0046 0648     		ldr	r0, .L31
 661 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 662              	.LVL33:
 311:Core/Src/main.c ****   {
 663              		.loc 1 311 6 view .LVU189
 664 004c 30B9     		cbnz	r0, .L30
 318:Core/Src/main.c **** 
 665              		.loc 1 318 1 view .LVU190
 666 004e 07B0     		add	sp, sp, #28
 667              	.LCFI9:
 668              		.cfi_remember_state
 669              		.cfi_def_cfa_offset 4
 670              		@ sp needed
 671 0050 5DF804FB 		ldr	pc, [sp], #4
 672              	.L28:
 673              	.LCFI10:
 674              		.cfi_restore_state
 302:Core/Src/main.c ****   }
 675              		.loc 1 302 5 is_stmt 1 view .LVU191
 676 0054 FFF7FEFF 		bl	Error_Handler
 677              	.LVL34:
 678              	.L29:
 307:Core/Src/main.c ****   }
 679              		.loc 1 307 5 view .LVU192
 680 0058 FFF7FEFF 		bl	Error_Handler
 681              	.LVL35:
 682              	.L30:
 313:Core/Src/main.c ****   }
 683              		.loc 1 313 5 view .LVU193
 684 005c FFF7FEFF 		bl	Error_Handler
 685              	.LVL36:
 686              	.L32:
 687              		.align	2
 688              	.L31:
 689 0060 00000000 		.word	.LANCHOR2
 690 0064 00040040 		.word	1073742848
 691              		.cfi_endproc
 692              	.LFE134:
 694              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 695              		.align	1
 696              		.syntax unified
 697              		.thumb
 698              		.thumb_func
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 27


 700              	MX_USART2_UART_Init:
 701              	.LFB135:
 326:Core/Src/main.c **** 
 702              		.loc 1 326 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 0
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 706 0000 08B5     		push	{r3, lr}
 707              	.LCFI11:
 708              		.cfi_def_cfa_offset 8
 709              		.cfi_offset 3, -8
 710              		.cfi_offset 14, -4
 335:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 711              		.loc 1 335 3 view .LVU195
 335:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 712              		.loc 1 335 19 is_stmt 0 view .LVU196
 713 0002 0A48     		ldr	r0, .L37
 714 0004 0A4B     		ldr	r3, .L37+4
 715 0006 0360     		str	r3, [r0]
 336:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 716              		.loc 1 336 3 is_stmt 1 view .LVU197
 336:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 717              		.loc 1 336 24 is_stmt 0 view .LVU198
 718 0008 4FF4E133 		mov	r3, #115200
 719 000c 4360     		str	r3, [r0, #4]
 337:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 720              		.loc 1 337 3 is_stmt 1 view .LVU199
 337:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 721              		.loc 1 337 26 is_stmt 0 view .LVU200
 722 000e 0023     		movs	r3, #0
 723 0010 8360     		str	r3, [r0, #8]
 338:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 724              		.loc 1 338 3 is_stmt 1 view .LVU201
 338:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 725              		.loc 1 338 24 is_stmt 0 view .LVU202
 726 0012 C360     		str	r3, [r0, #12]
 339:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 727              		.loc 1 339 3 is_stmt 1 view .LVU203
 339:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 728              		.loc 1 339 22 is_stmt 0 view .LVU204
 729 0014 0361     		str	r3, [r0, #16]
 340:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 730              		.loc 1 340 3 is_stmt 1 view .LVU205
 340:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 731              		.loc 1 340 20 is_stmt 0 view .LVU206
 732 0016 0C22     		movs	r2, #12
 733 0018 4261     		str	r2, [r0, #20]
 341:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 734              		.loc 1 341 3 is_stmt 1 view .LVU207
 341:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 735              		.loc 1 341 25 is_stmt 0 view .LVU208
 736 001a 8361     		str	r3, [r0, #24]
 342:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 737              		.loc 1 342 3 is_stmt 1 view .LVU209
 342:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 738              		.loc 1 342 28 is_stmt 0 view .LVU210
 739 001c C361     		str	r3, [r0, #28]
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 28


 343:Core/Src/main.c ****   {
 740              		.loc 1 343 3 is_stmt 1 view .LVU211
 343:Core/Src/main.c ****   {
 741              		.loc 1 343 7 is_stmt 0 view .LVU212
 742 001e FFF7FEFF 		bl	HAL_UART_Init
 743              	.LVL37:
 343:Core/Src/main.c ****   {
 744              		.loc 1 343 6 view .LVU213
 745 0022 00B9     		cbnz	r0, .L36
 350:Core/Src/main.c **** 
 746              		.loc 1 350 1 view .LVU214
 747 0024 08BD     		pop	{r3, pc}
 748              	.L36:
 345:Core/Src/main.c ****   }
 749              		.loc 1 345 5 is_stmt 1 view .LVU215
 750 0026 FFF7FEFF 		bl	Error_Handler
 751              	.LVL38:
 752              	.L38:
 753 002a 00BF     		.align	2
 754              	.L37:
 755 002c 00000000 		.word	.LANCHOR3
 756 0030 00440040 		.word	1073759232
 757              		.cfi_endproc
 758              	.LFE135:
 760              		.section	.text.MX_TIM1_Init,"ax",%progbits
 761              		.align	1
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 766              	MX_TIM1_Init:
 767              	.LFB133:
 237:Core/Src/main.c **** 
 768              		.loc 1 237 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 24
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772 0000 00B5     		push	{lr}
 773              	.LCFI12:
 774              		.cfi_def_cfa_offset 4
 775              		.cfi_offset 14, -4
 776 0002 87B0     		sub	sp, sp, #28
 777              	.LCFI13:
 778              		.cfi_def_cfa_offset 32
 243:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 779              		.loc 1 243 3 view .LVU217
 243:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 780              		.loc 1 243 26 is_stmt 0 view .LVU218
 781 0004 0023     		movs	r3, #0
 782 0006 0293     		str	r3, [sp, #8]
 783 0008 0393     		str	r3, [sp, #12]
 784 000a 0493     		str	r3, [sp, #16]
 785 000c 0593     		str	r3, [sp, #20]
 244:Core/Src/main.c **** 
 786              		.loc 1 244 3 is_stmt 1 view .LVU219
 244:Core/Src/main.c **** 
 787              		.loc 1 244 27 is_stmt 0 view .LVU220
 788 000e 0093     		str	r3, [sp]
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 29


 789 0010 0193     		str	r3, [sp, #4]
 249:Core/Src/main.c ****   htim1.Init.Prescaler = 72 - 1;
 790              		.loc 1 249 3 is_stmt 1 view .LVU221
 249:Core/Src/main.c ****   htim1.Init.Prescaler = 72 - 1;
 791              		.loc 1 249 18 is_stmt 0 view .LVU222
 792 0012 1448     		ldr	r0, .L47
 793 0014 144A     		ldr	r2, .L47+4
 794 0016 0260     		str	r2, [r0]
 250:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 795              		.loc 1 250 3 is_stmt 1 view .LVU223
 250:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 796              		.loc 1 250 24 is_stmt 0 view .LVU224
 797 0018 4722     		movs	r2, #71
 798 001a 4260     		str	r2, [r0, #4]
 251:Core/Src/main.c ****   htim1.Init.Period = 65535;
 799              		.loc 1 251 3 is_stmt 1 view .LVU225
 251:Core/Src/main.c ****   htim1.Init.Period = 65535;
 800              		.loc 1 251 26 is_stmt 0 view .LVU226
 801 001c 8360     		str	r3, [r0, #8]
 252:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 802              		.loc 1 252 3 is_stmt 1 view .LVU227
 252:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 803              		.loc 1 252 21 is_stmt 0 view .LVU228
 804 001e 4FF6FF72 		movw	r2, #65535
 805 0022 C260     		str	r2, [r0, #12]
 253:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 806              		.loc 1 253 3 is_stmt 1 view .LVU229
 253:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 807              		.loc 1 253 28 is_stmt 0 view .LVU230
 808 0024 0361     		str	r3, [r0, #16]
 254:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 809              		.loc 1 254 3 is_stmt 1 view .LVU231
 254:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 810              		.loc 1 254 32 is_stmt 0 view .LVU232
 811 0026 4361     		str	r3, [r0, #20]
 255:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 812              		.loc 1 255 3 is_stmt 1 view .LVU233
 255:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 813              		.loc 1 255 32 is_stmt 0 view .LVU234
 814 0028 8361     		str	r3, [r0, #24]
 256:Core/Src/main.c ****   {
 815              		.loc 1 256 3 is_stmt 1 view .LVU235
 256:Core/Src/main.c ****   {
 816              		.loc 1 256 7 is_stmt 0 view .LVU236
 817 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 818              	.LVL39:
 256:Core/Src/main.c ****   {
 819              		.loc 1 256 6 view .LVU237
 820 002e 90B9     		cbnz	r0, .L44
 260:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 821              		.loc 1 260 3 is_stmt 1 view .LVU238
 260:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 822              		.loc 1 260 34 is_stmt 0 view .LVU239
 823 0030 4FF48053 		mov	r3, #4096
 824 0034 0293     		str	r3, [sp, #8]
 261:Core/Src/main.c ****   {
 825              		.loc 1 261 3 is_stmt 1 view .LVU240
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 30


 261:Core/Src/main.c ****   {
 826              		.loc 1 261 7 is_stmt 0 view .LVU241
 827 0036 02A9     		add	r1, sp, #8
 828 0038 0A48     		ldr	r0, .L47
 829 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 830              	.LVL40:
 261:Core/Src/main.c ****   {
 831              		.loc 1 261 6 view .LVU242
 832 003e 60B9     		cbnz	r0, .L45
 265:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 833              		.loc 1 265 3 is_stmt 1 view .LVU243
 265:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 834              		.loc 1 265 37 is_stmt 0 view .LVU244
 835 0040 0023     		movs	r3, #0
 836 0042 0093     		str	r3, [sp]
 266:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 837              		.loc 1 266 3 is_stmt 1 view .LVU245
 266:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 838              		.loc 1 266 33 is_stmt 0 view .LVU246
 839 0044 0193     		str	r3, [sp, #4]
 267:Core/Src/main.c ****   {
 840              		.loc 1 267 3 is_stmt 1 view .LVU247
 267:Core/Src/main.c ****   {
 841              		.loc 1 267 7 is_stmt 0 view .LVU248
 842 0046 6946     		mov	r1, sp
 843 0048 0648     		ldr	r0, .L47
 844 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 845              	.LVL41:
 267:Core/Src/main.c ****   {
 846              		.loc 1 267 6 view .LVU249
 847 004e 30B9     		cbnz	r0, .L46
 274:Core/Src/main.c **** 
 848              		.loc 1 274 1 view .LVU250
 849 0050 07B0     		add	sp, sp, #28
 850              	.LCFI14:
 851              		.cfi_remember_state
 852              		.cfi_def_cfa_offset 4
 853              		@ sp needed
 854 0052 5DF804FB 		ldr	pc, [sp], #4
 855              	.L44:
 856              	.LCFI15:
 857              		.cfi_restore_state
 258:Core/Src/main.c ****   }
 858              		.loc 1 258 5 is_stmt 1 view .LVU251
 859 0056 FFF7FEFF 		bl	Error_Handler
 860              	.LVL42:
 861              	.L45:
 263:Core/Src/main.c ****   }
 862              		.loc 1 263 5 view .LVU252
 863 005a FFF7FEFF 		bl	Error_Handler
 864              	.LVL43:
 865              	.L46:
 269:Core/Src/main.c ****   }
 866              		.loc 1 269 5 view .LVU253
 867 005e FFF7FEFF 		bl	Error_Handler
 868              	.LVL44:
 869              	.L48:
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 31


 870 0062 00BF     		.align	2
 871              	.L47:
 872 0064 00000000 		.word	.LANCHOR4
 873 0068 00000140 		.word	1073807360
 874              		.cfi_endproc
 875              	.LFE133:
 877              		.section	.text.SystemClock_Config,"ax",%progbits
 878              		.align	1
 879              		.global	SystemClock_Config
 880              		.syntax unified
 881              		.thumb
 882              		.thumb_func
 884              	SystemClock_Config:
 885              	.LFB131:
 153:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 886              		.loc 1 153 1 view -0
 887              		.cfi_startproc
 888              		@ args = 0, pretend = 0, frame = 80
 889              		@ frame_needed = 0, uses_anonymous_args = 0
 890 0000 00B5     		push	{lr}
 891              	.LCFI16:
 892              		.cfi_def_cfa_offset 4
 893              		.cfi_offset 14, -4
 894 0002 95B0     		sub	sp, sp, #84
 895              	.LCFI17:
 896              		.cfi_def_cfa_offset 88
 154:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 897              		.loc 1 154 3 view .LVU255
 154:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 898              		.loc 1 154 22 is_stmt 0 view .LVU256
 899 0004 3422     		movs	r2, #52
 900 0006 0021     		movs	r1, #0
 901 0008 07A8     		add	r0, sp, #28
 902 000a FFF7FEFF 		bl	memset
 903              	.LVL45:
 155:Core/Src/main.c **** 
 904              		.loc 1 155 3 is_stmt 1 view .LVU257
 155:Core/Src/main.c **** 
 905              		.loc 1 155 22 is_stmt 0 view .LVU258
 906 000e 0023     		movs	r3, #0
 907 0010 0293     		str	r3, [sp, #8]
 908 0012 0393     		str	r3, [sp, #12]
 909 0014 0493     		str	r3, [sp, #16]
 910 0016 0593     		str	r3, [sp, #20]
 911 0018 0693     		str	r3, [sp, #24]
 159:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 912              		.loc 1 159 3 is_stmt 1 view .LVU259
 913              	.LBB11:
 159:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 914              		.loc 1 159 3 view .LVU260
 915 001a 0093     		str	r3, [sp]
 159:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 916              		.loc 1 159 3 view .LVU261
 917 001c 1F4A     		ldr	r2, .L55
 918 001e 116C     		ldr	r1, [r2, #64]
 919 0020 41F08051 		orr	r1, r1, #268435456
 920 0024 1164     		str	r1, [r2, #64]
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 32


 159:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 921              		.loc 1 159 3 view .LVU262
 922 0026 126C     		ldr	r2, [r2, #64]
 923 0028 02F08052 		and	r2, r2, #268435456
 924 002c 0092     		str	r2, [sp]
 159:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 925              		.loc 1 159 3 view .LVU263
 926 002e 009A     		ldr	r2, [sp]
 927              	.LBE11:
 159:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 928              		.loc 1 159 3 view .LVU264
 160:Core/Src/main.c **** 
 929              		.loc 1 160 3 view .LVU265
 930              	.LBB12:
 160:Core/Src/main.c **** 
 931              		.loc 1 160 3 view .LVU266
 932 0030 0193     		str	r3, [sp, #4]
 160:Core/Src/main.c **** 
 933              		.loc 1 160 3 view .LVU267
 934 0032 1B49     		ldr	r1, .L55+4
 935 0034 0A68     		ldr	r2, [r1]
 936 0036 22F44042 		bic	r2, r2, #49152
 937 003a 42F48042 		orr	r2, r2, #16384
 938 003e 0A60     		str	r2, [r1]
 160:Core/Src/main.c **** 
 939              		.loc 1 160 3 view .LVU268
 940 0040 0A68     		ldr	r2, [r1]
 941 0042 02F44042 		and	r2, r2, #49152
 942 0046 0192     		str	r2, [sp, #4]
 160:Core/Src/main.c **** 
 943              		.loc 1 160 3 view .LVU269
 944 0048 019A     		ldr	r2, [sp, #4]
 945              	.LBE12:
 160:Core/Src/main.c **** 
 946              		.loc 1 160 3 view .LVU270
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 947              		.loc 1 165 3 view .LVU271
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 948              		.loc 1 165 36 is_stmt 0 view .LVU272
 949 004a 0222     		movs	r2, #2
 950 004c 0792     		str	r2, [sp, #28]
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 951              		.loc 1 166 3 is_stmt 1 view .LVU273
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 952              		.loc 1 166 30 is_stmt 0 view .LVU274
 953 004e 0121     		movs	r1, #1
 954 0050 0A91     		str	r1, [sp, #40]
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 955              		.loc 1 167 3 is_stmt 1 view .LVU275
 167:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 956              		.loc 1 167 41 is_stmt 0 view .LVU276
 957 0052 1021     		movs	r1, #16
 958 0054 0B91     		str	r1, [sp, #44]
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 959              		.loc 1 168 3 is_stmt 1 view .LVU277
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 960              		.loc 1 168 34 is_stmt 0 view .LVU278
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 33


 961 0056 0D92     		str	r2, [sp, #52]
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 962              		.loc 1 169 3 is_stmt 1 view .LVU279
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 963              		.loc 1 169 35 is_stmt 0 view .LVU280
 964 0058 0E93     		str	r3, [sp, #56]
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 128;
 965              		.loc 1 170 3 is_stmt 1 view .LVU281
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 128;
 966              		.loc 1 170 30 is_stmt 0 view .LVU282
 967 005a 0823     		movs	r3, #8
 968 005c 0F93     		str	r3, [sp, #60]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 969              		.loc 1 171 3 is_stmt 1 view .LVU283
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 970              		.loc 1 171 30 is_stmt 0 view .LVU284
 971 005e 8023     		movs	r3, #128
 972 0060 1093     		str	r3, [sp, #64]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 973              		.loc 1 172 3 is_stmt 1 view .LVU285
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 974              		.loc 1 172 30 is_stmt 0 view .LVU286
 975 0062 0423     		movs	r3, #4
 976 0064 1193     		str	r3, [sp, #68]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 977              		.loc 1 173 3 is_stmt 1 view .LVU287
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 978              		.loc 1 173 30 is_stmt 0 view .LVU288
 979 0066 1292     		str	r2, [sp, #72]
 174:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 980              		.loc 1 174 3 is_stmt 1 view .LVU289
 174:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 981              		.loc 1 174 30 is_stmt 0 view .LVU290
 982 0068 1392     		str	r2, [sp, #76]
 175:Core/Src/main.c ****   {
 983              		.loc 1 175 3 is_stmt 1 view .LVU291
 175:Core/Src/main.c ****   {
 984              		.loc 1 175 7 is_stmt 0 view .LVU292
 985 006a 07A8     		add	r0, sp, #28
 986 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 987              	.LVL46:
 175:Core/Src/main.c ****   {
 988              		.loc 1 175 6 view .LVU293
 989 0070 80B9     		cbnz	r0, .L53
 182:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 990              		.loc 1 182 3 is_stmt 1 view .LVU294
 182:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 991              		.loc 1 182 31 is_stmt 0 view .LVU295
 992 0072 0F23     		movs	r3, #15
 993 0074 0293     		str	r3, [sp, #8]
 183:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 994              		.loc 1 183 3 is_stmt 1 view .LVU296
 183:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 995              		.loc 1 183 34 is_stmt 0 view .LVU297
 996 0076 0221     		movs	r1, #2
 997 0078 0391     		str	r1, [sp, #12]
 184:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 34


 998              		.loc 1 184 3 is_stmt 1 view .LVU298
 184:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 999              		.loc 1 184 35 is_stmt 0 view .LVU299
 1000 007a 0023     		movs	r3, #0
 1001 007c 0493     		str	r3, [sp, #16]
 185:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1002              		.loc 1 185 3 is_stmt 1 view .LVU300
 185:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1003              		.loc 1 185 36 is_stmt 0 view .LVU301
 1004 007e 4FF48052 		mov	r2, #4096
 1005 0082 0592     		str	r2, [sp, #20]
 186:Core/Src/main.c **** 
 1006              		.loc 1 186 3 is_stmt 1 view .LVU302
 186:Core/Src/main.c **** 
 1007              		.loc 1 186 36 is_stmt 0 view .LVU303
 1008 0084 0693     		str	r3, [sp, #24]
 188:Core/Src/main.c ****   {
 1009              		.loc 1 188 3 is_stmt 1 view .LVU304
 188:Core/Src/main.c ****   {
 1010              		.loc 1 188 7 is_stmt 0 view .LVU305
 1011 0086 02A8     		add	r0, sp, #8
 1012 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1013              	.LVL47:
 188:Core/Src/main.c ****   {
 1014              		.loc 1 188 6 view .LVU306
 1015 008c 20B9     		cbnz	r0, .L54
 192:Core/Src/main.c **** 
 1016              		.loc 1 192 1 view .LVU307
 1017 008e 15B0     		add	sp, sp, #84
 1018              	.LCFI18:
 1019              		.cfi_remember_state
 1020              		.cfi_def_cfa_offset 4
 1021              		@ sp needed
 1022 0090 5DF804FB 		ldr	pc, [sp], #4
 1023              	.L53:
 1024              	.LCFI19:
 1025              		.cfi_restore_state
 177:Core/Src/main.c ****   }
 1026              		.loc 1 177 5 is_stmt 1 view .LVU308
 1027 0094 FFF7FEFF 		bl	Error_Handler
 1028              	.LVL48:
 1029              	.L54:
 190:Core/Src/main.c ****   }
 1030              		.loc 1 190 5 view .LVU309
 1031 0098 FFF7FEFF 		bl	Error_Handler
 1032              	.LVL49:
 1033              	.L56:
 1034              		.align	2
 1035              	.L55:
 1036 009c 00380240 		.word	1073887232
 1037 00a0 00700040 		.word	1073770496
 1038              		.cfi_endproc
 1039              	.LFE131:
 1041              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1042              		.align	2
 1043              	.LC0:
 1044 0000 58206861 		.ascii	"X has been Pressed\015\012\000"
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 35


 1044      73206265 
 1044      656E2050 
 1044      72657373 
 1044      65640D0A 
 1045              		.section	.text.main,"ax",%progbits
 1046              		.align	1
 1047              		.global	main
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1052              	main:
 1053              	.LFB130:
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1054              		.loc 1 78 1 view -0
 1055              		.cfi_startproc
 1056              		@ args = 0, pretend = 0, frame = 0
 1057              		@ frame_needed = 0, uses_anonymous_args = 0
 1058 0000 38B5     		push	{r3, r4, r5, lr}
 1059              	.LCFI20:
 1060              		.cfi_def_cfa_offset 16
 1061              		.cfi_offset 3, -16
 1062              		.cfi_offset 4, -12
 1063              		.cfi_offset 5, -8
 1064              		.cfi_offset 14, -4
  86:Core/Src/main.c **** 
 1065              		.loc 1 86 3 view .LVU311
 1066 0002 FFF7FEFF 		bl	HAL_Init
 1067              	.LVL50:
  93:Core/Src/main.c **** 
 1068              		.loc 1 93 3 view .LVU312
 1069 0006 FFF7FEFF 		bl	SystemClock_Config
 1070              	.LVL51:
 100:Core/Src/main.c ****   MX_SPI2_Init();
 1071              		.loc 1 100 3 view .LVU313
 1072 000a FFF7FEFF 		bl	MX_GPIO_Init
 1073              	.LVL52:
 101:Core/Src/main.c ****   MX_TIM3_Init();
 1074              		.loc 1 101 3 view .LVU314
 1075 000e FFF7FEFF 		bl	MX_SPI2_Init
 1076              	.LVL53:
 102:Core/Src/main.c ****   MX_USART2_UART_Init();
 1077              		.loc 1 102 3 view .LVU315
 1078 0012 FFF7FEFF 		bl	MX_TIM3_Init
 1079              	.LVL54:
 103:Core/Src/main.c ****   MX_TIM1_Init();
 1080              		.loc 1 103 3 view .LVU316
 1081 0016 FFF7FEFF 		bl	MX_USART2_UART_Init
 1082              	.LVL55:
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1083              		.loc 1 104 3 view .LVU317
 1084 001a FFF7FEFF 		bl	MX_TIM1_Init
 1085              	.LVL56:
 107:Core/Src/main.c **** 
 1086              		.loc 1 107 3 view .LVU318
 109:Core/Src/main.c ****   // ---------- SWITCHING TO D8 TO RESOLVE CONFLICT ------------------------------
 1087              		.loc 1 109 3 view .LVU319
 1088 001e 274D     		ldr	r5, .L62
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 36


 1089 0020 0022     		movs	r2, #0
 1090 0022 4FF48071 		mov	r1, #256
 1091 0026 2846     		mov	r0, r5
 1092 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1093              	.LVL57:
 112:Core/Src/main.c ****   // -----------------------------------------------------------------------------
 1094              		.loc 1 112 3 view .LVU320
 1095 002c 0022     		movs	r2, #0
 1096 002e 4FF40071 		mov	r1, #512
 1097 0032 2846     		mov	r0, r5
 1098 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1099              	.LVL58:
 114:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);   // 4 - 5V   = PB_5
 1100              		.loc 1 114 3 view .LVU321
 1101 0038 214C     		ldr	r4, .L62+4
 1102 003a 0022     		movs	r2, #0
 1103 003c 1021     		movs	r1, #16
 1104 003e 2046     		mov	r0, r4
 1105 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1106              	.LVL59:
 115:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); // 3 - PWM  = PB_8
 1107              		.loc 1 115 3 view .LVU322
 1108 0044 0122     		movs	r2, #1
 1109 0046 2021     		movs	r1, #32
 1110 0048 2046     		mov	r0, r4
 1111 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1112              	.LVL60:
 116:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);  // 2 - 5V   = PA_10
 1113              		.loc 1 116 3 view .LVU323
 1114 004e 0022     		movs	r2, #0
 1115 0050 0821     		movs	r1, #8
 1116 0052 2046     		mov	r0, r4
 1117 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1118              	.LVL61:
 117:Core/Src/main.c **** 
 1119              		.loc 1 117 3 view .LVU324
 1120 0058 0122     		movs	r2, #1
 1121 005a 4FF48061 		mov	r1, #1024
 1122 005e 2846     		mov	r0, r5
 1123 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1124              	.LVL62:
 125:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 1125              		.loc 1 125 3 view .LVU325
 1126 0064 174D     		ldr	r5, .L62+8
 1127 0066 2846     		mov	r0, r5
 1128 0068 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1129              	.LVL63:
 126:Core/Src/main.c ****   __HAL_TIM_SET_COUNTER(&htim3, 0); // set the counter value a 0
 1130              		.loc 1 126 3 view .LVU326
 1131 006c 0122     		movs	r2, #1
 1132 006e 4FF48071 		mov	r1, #256
 1133 0072 2046     		mov	r0, r4
 1134 0074 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1135              	.LVL64:
 127:Core/Src/main.c ****   while (__HAL_TIM_GET_COUNTER(&htim3) < 40); // wait for the counter to reach the us input in the 
 1136              		.loc 1 127 3 view .LVU327
 1137 0078 2A68     		ldr	r2, [r5]
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 37


 1138 007a 0023     		movs	r3, #0
 1139 007c 5362     		str	r3, [r2, #36]
 128:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 1140              		.loc 1 128 3 view .LVU328
 1141              	.L58:
 128:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 1142              		.loc 1 128 45 discriminator 1 view .LVU329
 128:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 1143              		.loc 1 128 9 discriminator 1 view .LVU330
 128:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 1144              		.loc 1 128 10 is_stmt 0 discriminator 1 view .LVU331
 1145 007e 536A     		ldr	r3, [r2, #36]
 128:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 1146              		.loc 1 128 9 discriminator 1 view .LVU332
 1147 0080 272B     		cmp	r3, #39
 1148 0082 FCD9     		bls	.L58
 129:Core/Src/main.c ****   while (1)
 1149              		.loc 1 129 3 is_stmt 1 view .LVU333
 1150 0084 0022     		movs	r2, #0
 1151 0086 4FF48071 		mov	r1, #256
 1152 008a 0D48     		ldr	r0, .L62+4
 1153 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1154              	.LVL65:
 1155              	.L59:
 130:Core/Src/main.c ****   {
 1156              		.loc 1 130 3 view .LVU334
 132:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 1157              		.loc 1 132 5 view .LVU335
 1158 0090 0120     		movs	r0, #1
 1159 0092 FFF7FEFF 		bl	HAL_Delay
 1160              	.LVL66:
 133:Core/Src/main.c ****     PS2_TEST(&hspi2);
 1161              		.loc 1 133 5 view .LVU336
 1162 0096 2021     		movs	r1, #32
 1163 0098 0848     		ldr	r0, .L62
 1164 009a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1165              	.LVL67:
 134:Core/Src/main.c ****     // if the button is x
 1166              		.loc 1 134 5 view .LVU337
 1167 009e 0A48     		ldr	r0, .L62+12
 1168 00a0 FFF7FEFF 		bl	PS2_TEST
 1169              	.LVL68:
 136:Core/Src/main.c ****     {
 1170              		.loc 1 136 5 view .LVU338
 136:Core/Src/main.c ****     {
 1171              		.loc 1 136 18 is_stmt 0 view .LVU339
 1172 00a4 094B     		ldr	r3, .L62+16
 1173 00a6 5B69     		ldr	r3, [r3, #20]
 136:Core/Src/main.c ****     {
 1174              		.loc 1 136 8 view .LVU340
 1175 00a8 BF2B     		cmp	r3, #191
 1176 00aa F1D1     		bne	.L59
 138:Core/Src/main.c ****     }
 1177              		.loc 1 138 7 is_stmt 1 view .LVU341
 1178 00ac 6423     		movs	r3, #100
 1179 00ae 1422     		movs	r2, #20
 1180 00b0 0749     		ldr	r1, .L62+20
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 38


 1181 00b2 0848     		ldr	r0, .L62+24
 1182 00b4 FFF7FEFF 		bl	HAL_UART_Transmit
 1183              	.LVL69:
 1184 00b8 EAE7     		b	.L59
 1185              	.L63:
 1186 00ba 00BF     		.align	2
 1187              	.L62:
 1188 00bc 00000240 		.word	1073872896
 1189 00c0 00040240 		.word	1073873920
 1190 00c4 00000000 		.word	.LANCHOR2
 1191 00c8 00000000 		.word	.LANCHOR0
 1192 00cc 00000000 		.word	.LANCHOR1
 1193 00d0 00000000 		.word	.LC0
 1194 00d4 00000000 		.word	.LANCHOR3
 1195              		.cfi_endproc
 1196              	.LFE130:
 1198              		.global	PS2DataIn
 1199              		.global	huart2
 1200              		.global	htim3
 1201              		.global	htim1
 1202              		.global	hspi2
 1203              		.section	.bss.PS2DataIn,"aw",%nobits
 1204              		.align	2
 1205              		.set	.LANCHOR1,. + 0
 1208              	PS2DataIn:
 1209 0000 00000000 		.space	36
 1209      00000000 
 1209      00000000 
 1209      00000000 
 1209      00000000 
 1210              		.section	.bss.hspi2,"aw",%nobits
 1211              		.align	2
 1212              		.set	.LANCHOR0,. + 0
 1215              	hspi2:
 1216 0000 00000000 		.space	88
 1216      00000000 
 1216      00000000 
 1216      00000000 
 1216      00000000 
 1217              		.section	.bss.htim1,"aw",%nobits
 1218              		.align	2
 1219              		.set	.LANCHOR4,. + 0
 1222              	htim1:
 1223 0000 00000000 		.space	72
 1223      00000000 
 1223      00000000 
 1223      00000000 
 1223      00000000 
 1224              		.section	.bss.htim3,"aw",%nobits
 1225              		.align	2
 1226              		.set	.LANCHOR2,. + 0
 1229              	htim3:
 1230 0000 00000000 		.space	72
 1230      00000000 
 1230      00000000 
 1230      00000000 
 1230      00000000 
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 39


 1231              		.section	.bss.huart2,"aw",%nobits
 1232              		.align	2
 1233              		.set	.LANCHOR3,. + 0
 1236              	huart2:
 1237 0000 00000000 		.space	68
 1237      00000000 
 1237      00000000 
 1237      00000000 
 1237      00000000 
 1238              		.text
 1239              	.Letext0:
 1240              		.file 3 "c:\\boda_toolchain\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_def
 1241              		.file 4 "c:\\boda_toolchain\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.
 1242              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1243              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1244              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1245              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1246              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1247              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1248              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1249              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1250              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1251              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1252              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1253              		.file 16 "<built-in>"
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 40


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:20     .text.delay_2_25us:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:25     .text.delay_2_25us:00000000 delay_2_25us
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:65     .text.delay_2_25us:00000024 $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:70     .text.MX_GPIO_Init:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:75     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:267    .text.MX_GPIO_Init:000000ec $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:275    .text.PS2_TEST:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:280    .text.PS2_TEST:00000000 PS2_TEST
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:451    .text.PS2_TEST:000000e4 $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:460    .text.Error_Handler:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:466    .text.Error_Handler:00000000 Error_Handler
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:498    .text.MX_SPI2_Init:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:503    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:575    .text.MX_SPI2_Init:00000040 $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:581    .text.MX_TIM3_Init:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:586    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:689    .text.MX_TIM3_Init:00000060 $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:695    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:700    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:755    .text.MX_USART2_UART_Init:0000002c $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:761    .text.MX_TIM1_Init:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:766    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:872    .text.MX_TIM1_Init:00000064 $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:878    .text.SystemClock_Config:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:884    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1036   .text.SystemClock_Config:0000009c $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1042   .rodata.main.str1.4:00000000 $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1046   .text.main:00000000 $t
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1052   .text.main:00000000 main
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1188   .text.main:000000bc $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1208   .bss.PS2DataIn:00000000 PS2DataIn
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1236   .bss.huart2:00000000 huart2
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1229   .bss.htim3:00000000 htim3
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1222   .bss.htim1:00000000 htim1
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1215   .bss.hspi2:00000000 hspi2
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1204   .bss.PS2DataIn:00000000 $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1211   .bss.hspi2:00000000 $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1218   .bss.htim1:00000000 $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1225   .bss.htim3:00000000 $d
C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s:1232   .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Transmit
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start
ARM GAS  C:\Users\kdt91\AppData\Local\Temp\ccdxYnvH.s 			page 41


HAL_Delay
HAL_GPIO_TogglePin
HAL_UART_Transmit
