<!doctype html>
<html>
  <head>
    <title>VLSI Final</title>
    <link rel="stylesheet" href="default.css"></link>
  </head>
  <body>
    <div class="top-nav">
      <h1>High-Speed 8-bit Carry Look-Ahead Adder with Zero and Overflow</h1>
    </div>
    <div class="sidebar">
      <h2>Navigation</h2>
      <ul>
	<li><a href="index.html">Home</a></li>
	<li><a href="abstract.html">Abstract</a></li>
	<li><a href="blockdiagram.html">Top-Level Block Diagram</a></li>
	<li><a href="subcells.html">Sub-Cells</a></li>
	<li><a href="designstrategy.html">Design Strategy</a></li>
	<li><a href="completiontable.html">Table of Completion</a></li>
	<li><a href="performanceresults.html">Quantitative Performance Results</a></li>
	<li><a href="conclusions.html">Conclusions</a></li>
	<li><a href="lab3.html">Lab #3: Part II</a></li>
      </ul>
    </div>
    <div class="main-content">

      <h2>Abstract</h2>
<p>For the final project for Tufts University EE103 (Intro to VLSI Design) we will be designing an 8-bit carry look-ahead adder.  It will be optimized for highest speed, and will include the additional functionality of zero and overflow flags.  It will be designed and implemented using the Cadence software suite.  Techniques to be used include transistor sizing, custom logic design, and parasitic capacitance reduction.  Power consumption is not a primary focus of this design.  Upon completion, performance (speed and power) will be compared with that of a static CMOS implementation with no optimization.</p>


    </div>
    <div class="footer">
      <p>Jacob Rosenberg and Michael Nuzzolo</p>
      <p>Tufts University EE103 (VLSI Design)</p>
      <p>Fall term 2014</p>
    </div>
  </body>
</html>
