{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 07:27:42 2017 " "Info: Processing started: Sat May 20 07:27:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc -c uc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uc -c uc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft26to28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft26to28.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft26to28 " "Info: Found entity 1: ShiftLeft26to28" {  } { { "ShiftLeft26to28.v" "" { Text "Y:/git/ucHardware/ShiftLeft26to28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadsize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadsize.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadSize " "Info: Found entity 1: LoadSize" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "Y:/git/ucHardware/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "Y:/git/ucHardware/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "Y:/git/ucHardware/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "Y:/git/ucHardware/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "Y:/git/ucHardware/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "Y:/git/ucHardware/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "Y:/git/ucHardware/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "Y:/git/ucHardware/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "Y:/git/ucHardware/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "Y:/git/ucHardware/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "Y:/git/ucHardware/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "Y:/git/ucHardware/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "Y:/git/ucHardware/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVMULT " "Info: Found entity 1: DIVMULT" {  } { { "DIVMULT.v" "" { Text "Y:/git/ucHardware/DIVMULT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend16to32 " "Info: Found entity 1: SignExtend16to32" {  } { { "SignExtend16to32.v" "" { Text "Y:/git/ucHardware/SignExtend16to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Div.v(29) " "Warning (10268): Verilog HDL information at Div.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "Div.v" "" { Text "Y:/git/ucHardware/Div.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Info: Found entity 1: Div" {  } { { "Div.v" "" { Text "Y:/git/ucHardware/Div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storesize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storesize.v" { { "Info" "ISGN_ENTITY_NAME" "1 StoreSize " "Info: Found entity 1: StoreSize" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux9to1 " "Info: Found entity 1: Mux9to1" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5to1 " "Info: Found entity 1: Mux5to1" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3to1 " "Info: Found entity 1: Mux3to1" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Info: Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "Y:/git/ucHardware/Mux2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "multiplication.v " "Warning: Can't analyze file -- file multiplication.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Info: Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "Y:/git/ucHardware/mux4to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Info: Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.v" "" { Text "Y:/git/ucHardware/ShiftLeft16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Info: Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "Y:/git/ucHardware/ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend1to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend1to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend1to32 " "Info: Found entity 1: SignExtend1to32" {  } { { "SignExtend1to32.v" "" { Text "Y:/git/ucHardware/SignExtend1to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Info: Found entity 1: uControl" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "Y:/git/ucHardware/mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Info: Found entity 1: teste" {  } { { "teste.v" "" { Text "Y:/git/ucHardware/teste.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "Y:/git/ucHardware/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Info: Found entity 1: Main" {  } { { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exc1 CPU.v(57) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(57): created implicit net for \"exc1\"" {  } { { "CPU.v" "" { Text "Y:/git/ucHardware/CPU.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exc2 CPU.v(58) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(58): created implicit net for \"exc2\"" {  } { { "CPU.v" "" { Text "Y:/git/ucHardware/CPU.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exc3 CPU.v(59) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(59): created implicit net for \"exc3\"" {  } { { "CPU.v" "" { Text "Y:/git/ucHardware/CPU.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(173) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(173): instance has no name" {  } { { "CPU.v" "" { Text "Y:/git/ucHardware/CPU.v" 173 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(184) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(184): instance has no name" {  } { { "CPU.v" "" { Text "Y:/git/ucHardware/CPU.v" 184 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Info: Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Info: Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "Main.v" "cpu" { Text "Y:/git/ucHardware/Main.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(57) " "Warning (10230): Verilog HDL assignment warning at CPU.v(57): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "Y:/git/ucHardware/CPU.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(58) " "Warning (10230): Verilog HDL assignment warning at CPU.v(58): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "Y:/git/ucHardware/CPU.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(59) " "Warning (10230): Verilog HDL assignment warning at CPU.v(59): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "Y:/git/ucHardware/CPU.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador CPU:cpu\|Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"CPU:cpu\|Registrador:PC\"" {  } { { "CPU.v" "PC" { Text "Y:/git/ucHardware/CPU.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 CPU:cpu\|mux4to1:IorDMux " "Info: Elaborating entity \"mux4to1\" for hierarchy \"CPU:cpu\|mux4to1:IorDMux\"" {  } { { "CPU.v" "IorDMux" { Text "Y:/git/ucHardware/CPU.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria CPU:cpu\|Memoria:MEM " "Info: Elaborating entity \"Memoria\" for hierarchy \"CPU:cpu\|Memoria:MEM\"" {  } { { "CPU.v" "MEM" { Text "Y:/git/ucHardware/CPU.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "Y:/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "Y:/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "Y:/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/new folder/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix III devices " "Warning: Assertion warning: altram does not support Stratix III device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix III devices" {  } { { "altram.tdf" "" { Text "c:/new folder/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/new folder/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "Y:/git/ucHardware/Memoria.vhd" 144 0 0 } } { "CPU.v" "" { Text "Y:/git/ucHardware/CPU.v" 49 0 0 } } { "Main.v" "" { Text "Y:/git/ucHardware/Main.v" 38 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/new folder/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "Y:/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/new folder/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/new folder/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "Y:/git/ucHardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_njg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_njg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_njg1 " "Info: Found entity 1: altsyncram_njg1" {  } { { "db/altsyncram_njg1.tdf" "" { Text "Y:/git/ucHardware/db/altsyncram_njg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_njg1 CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_njg1:auto_generated " "Info: Elaborating entity \"altsyncram_njg1\" for hierarchy \"CPU:cpu\|Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_njg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/new folder/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to1 CPU:cpu\|Mux3to1:ExcptCtrlMux " "Info: Elaborating entity \"Mux3to1\" for hierarchy \"CPU:cpu\|Mux3to1:ExcptCtrlMux\"" {  } { { "CPU.v" "ExcptCtrlMux" { Text "Y:/git/ucHardware/CPU.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux3to1.v(10) " "Warning (10240): Verilog HDL Always Construct warning at Mux3to1.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[0\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[1\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[2\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[3\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[4\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[5\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[6\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[7\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[8\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[9\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[10\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[11\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[12\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[13\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[14\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[15\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[16\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[17\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[18\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[19\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[20\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[21\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[22\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[23\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[24\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[25\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[26\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[27\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[28\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[29\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[30\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] Mux3to1.v(10) " "Info (10041): Inferred latch for \"out\[31\]\" at Mux3to1.v(10)" {  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg CPU:cpu\|Instr_Reg:IR " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"CPU:cpu\|Instr_Reg:IR\"" {  } { { "CPU.v" "IR" { Text "Y:/git/ucHardware/CPU.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux9to1 CPU:cpu\|Mux9to1:DataSrcMux " "Info: Elaborating entity \"Mux9to1\" for hierarchy \"CPU:cpu\|Mux9to1:DataSrcMux\"" {  } { { "CPU.v" "DataSrcMux" { Text "Y:/git/ucHardware/CPU.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux9to1.v(16) " "Warning (10240): Verilog HDL Always Construct warning at Mux9to1.v(16): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[0\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[1\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[2\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[3\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[4\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[5\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[6\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[7\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[8\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[9\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[10\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[11\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[12\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[13\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[14\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[15\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[16\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[17\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[18\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[19\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[20\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[21\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[22\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[23\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[24\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[25\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[26\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[27\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[28\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[29\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[30\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] Mux9to1.v(16) " "Info (10041): Inferred latch for \"out\[31\]\" at Mux9to1.v(16)" {  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg CPU:cpu\|Banco_reg:BR " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"CPU:cpu\|Banco_reg:BR\"" {  } { { "CPU.v" "BR" { Text "Y:/git/ucHardware/CPU.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 CPU:cpu\|Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"CPU:cpu\|Ula32:ULA\"" {  } { { "CPU.v" "ULA" { Text "Y:/git/ucHardware/CPU.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5to1 CPU:cpu\|Mux5to1:PCSrcMux " "Info: Elaborating entity \"Mux5to1\" for hierarchy \"CPU:cpu\|Mux5to1:PCSrcMux\"" {  } { { "CPU.v" "PCSrcMux" { Text "Y:/git/ucHardware/CPU.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Mux5to1.v(12) " "Warning (10240): Verilog HDL Always Construct warning at Mux5to1.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[0\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[1\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[2\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[3\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[4\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[5\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[6\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[7\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[8\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[9\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[10\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[11\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[12\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[13\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[14\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[15\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[16\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[17\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[18\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[19\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[20\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[21\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[22\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[23\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[24\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[25\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[26\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[27\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[28\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[29\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[30\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] Mux5to1.v(12) " "Info (10041): Inferred latch for \"out\[31\]\" at Mux5to1.v(12)" {  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft26to28 CPU:cpu\|ShiftLeft26to28:SL26 " "Info: Elaborating entity \"ShiftLeft26to28\" for hierarchy \"CPU:cpu\|ShiftLeft26to28:SL26\"" {  } { { "CPU.v" "SL26" { Text "Y:/git/ucHardware/CPU.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 CPU:cpu\|ShiftLeft2:SL2 " "Info: Elaborating entity \"ShiftLeft2\" for hierarchy \"CPU:cpu\|ShiftLeft2:SL2\"" {  } { { "CPU.v" "SL2" { Text "Y:/git/ucHardware/CPU.v" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoreSize CPU:cpu\|StoreSize:SS " "Info: Elaborating entity \"StoreSize\" for hierarchy \"CPU:cpu\|StoreSize:SS\"" {  } { { "CPU.v" "SS" { Text "Y:/git/ucHardware/CPU.v" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "StoreSize.v(11) " "Warning (10270): Verilog HDL Case Statement warning at StoreSize.v(11): incomplete case statement has no default case item" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out StoreSize.v(11) " "Warning (10240): Verilog HDL Always Construct warning at StoreSize.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[0\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[1\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[2\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[3\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[4\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[5\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[6\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[7\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[8\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[9\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[10\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[11\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[12\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[13\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[14\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[15\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[16\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[17\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[18\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[19\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[20\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[21\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[22\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[23\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[24\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[25\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[26\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[27\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[28\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[29\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[30\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] StoreSize.v(11) " "Info (10041): Inferred latch for \"out\[31\]\" at StoreSize.v(11)" {  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadSize CPU:cpu\|LoadSize:LS " "Info: Elaborating entity \"LoadSize\" for hierarchy \"CPU:cpu\|LoadSize:LS\"" {  } { { "CPU.v" "LS" { Text "Y:/git/ucHardware/CPU.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LoadSize.v(9) " "Warning (10270): Verilog HDL Case Statement warning at LoadSize.v(9): incomplete case statement has no default case item" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out LoadSize.v(9) " "Warning (10240): Verilog HDL Always Construct warning at LoadSize.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[0\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[1\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[2\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[3\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[4\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[5\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[6\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[7\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[8\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[9\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[10\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[11\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[12\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[13\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[14\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[15\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[16\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[17\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[18\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[19\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[20\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[21\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[22\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[23\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[24\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[25\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[26\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[27\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[28\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[29\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[30\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] LoadSize.v(9) " "Info (10041): Inferred latch for \"out\[31\]\" at LoadSize.v(9)" {  } { { "LoadSize.v" "" { Text "Y:/git/ucHardware/LoadSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVMULT CPU:cpu\|DIVMULT:DM " "Info: Elaborating entity \"DIVMULT\" for hierarchy \"CPU:cpu\|DIVMULT:DM\"" {  } { { "CPU.v" "DM" { Text "Y:/git/ucHardware/CPU.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult CPU:cpu\|DIVMULT:DM\|mult:m " "Info: Elaborating entity \"mult\" for hierarchy \"CPU:cpu\|DIVMULT:DM\|mult:m\"" {  } { { "DIVMULT.v" "m" { Text "Y:/git/ucHardware/DIVMULT.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mult.v(95) " "Warning (10230): Verilog HDL assignment warning at mult.v(95): truncated value with size 32 to match size of target (7)" {  } { { "mult.v" "" { Text "Y:/git/ucHardware/mult.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div CPU:cpu\|DIVMULT:DM\|Div:d " "Info: Elaborating entity \"Div\" for hierarchy \"CPU:cpu\|DIVMULT:DM\|Div:d\"" {  } { { "DIVMULT.v" "d" { Text "Y:/git/ucHardware/DIVMULT.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Div.v(104) " "Warning (10230): Verilog HDL assignment warning at Div.v(104): truncated value with size 32 to match size of target (8)" {  } { { "Div.v" "" { Text "Y:/git/ucHardware/Div.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend1to32 CPU:cpu\|SignExtend1to32:SE1 " "Info: Elaborating entity \"SignExtend1to32\" for hierarchy \"CPU:cpu\|SignExtend1to32:SE1\"" {  } { { "CPU.v" "SE1" { Text "Y:/git/ucHardware/CPU.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend16to32 CPU:cpu\|SignExtend16to32:SE16 " "Info: Elaborating entity \"SignExtend16to32\" for hierarchy \"CPU:cpu\|SignExtend16to32:SE16\"" {  } { { "CPU.v" "SE16" { Text "Y:/git/ucHardware/CPU.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft16 CPU:cpu\|ShiftLeft16:comb_115 " "Info: Elaborating entity \"ShiftLeft16\" for hierarchy \"CPU:cpu\|ShiftLeft16:comb_115\"" {  } { { "CPU.v" "comb_115" { Text "Y:/git/ucHardware/CPU.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 CPU:cpu\|Mux2to1:ShiftSrcMux " "Info: Elaborating entity \"Mux2to1\" for hierarchy \"CPU:cpu\|Mux2to1:ShiftSrcMux\"" {  } { { "CPU.v" "ShiftSrcMux" { Text "Y:/git/ucHardware/CPU.v" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc CPU:cpu\|RegDesloc:comb_116 " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"CPU:cpu\|RegDesloc:comb_116\"" {  } { { "CPU.v" "comb_116" { Text "Y:/git/ucHardware/CPU.v" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "Y:/git/ucHardware/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uControl uControl:uc " "Info: Elaborating entity \"uControl\" for hierarchy \"uControl:uc\"" {  } { { "Main.v" "uc" { Text "Y:/git/ucHardware/Main.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uControl.v(399) " "Warning (10230): Verilog HDL assignment warning at uControl.v(399): truncated value with size 32 to match size of target (8)" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset uControl.v(150) " "Warning (10240): Verilog HDL Always Construct warning at uControl.v(150): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset uControl.v(177) " "Info (10041): Inferred latch for \"reset\" at uControl.v(177)" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[0\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[1\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[2\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[3\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[4\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[5\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[6\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[7\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[8\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[9\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[10\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[11\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[12\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[13\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[14\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[15\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[16\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[17\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[18\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[19\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[20\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[21\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[22\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[23\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[24\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[25\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[26\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[27\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[28\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[29\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[30\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[31\] " "Warning: Latch CPU:cpu\|Mux3to1:ALUSrcAMux\|out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ALUSrcA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ALUSrcA\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[0\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[2\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[1\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[2\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[3\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[4\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[5\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[6\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[7\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[8\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[9\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[10\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[11\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[12\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[13\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[14\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[15\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[16\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[17\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[18\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[19\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[20\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[21\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[22\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[23\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[24\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[25\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[26\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[27\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[28\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[29\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[30\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux5to1:PCSrcMux\|out\[31\] " "Warning: Latch CPU:cpu\|Mux5to1:PCSrcMux\|out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|PCSrc\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|PCSrc\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux5to1.v" "" { Text "Y:/git/ucHardware/Mux5to1.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[0\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[3\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux3to1:ExcptCtrlMux\|out\[0\] " "Warning: Latch CPU:cpu\|Mux3to1:ExcptCtrlMux\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|ExcptCtrl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|ExcptCtrl\[0\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux3to1.v" "" { Text "Y:/git/ucHardware/Mux3to1.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[1\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[2\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[2\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[2\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[3\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[2\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[4\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[2\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[5\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[2\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[6\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[2\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[7\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[2\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[8\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[8\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[9\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[9\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[10\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[10\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[11\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[11\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[12\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[12\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[13\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[13\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[14\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[14\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[15\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[15\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[16\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[17\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[18\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[19\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[20\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[21\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[22\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[23\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[24\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[25\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[26\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[27\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[28\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[29\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[30\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|Mux9to1:DataSrcMux\|out\[31\] " "Warning: Latch CPU:cpu\|Mux9to1:DataSrcMux\|out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|DataSrc\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|DataSrc\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Mux9to1.v" "" { Text "Y:/git/ucHardware/Mux9to1.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[27\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[31\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[30\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[29\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[28\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[26\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[18\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[17\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[20\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[19\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[16\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[21\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[22\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[23\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[24\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|StoreSize:SS\|out\[25\] " "Warning: Latch CPU:cpu\|StoreSize:SS\|out\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uControl:uc\|SSCtrl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal uControl:uc\|SSCtrl\[1\]" {  } { { "uControl.v" "" { Text "Y:/git/ucHardware/uControl.v" 177 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "Y:/git/ucHardware/StoreSize.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uControl:uc\|currentState~29 " "Info: Register \"uControl:uc\|currentState~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uControl:uc\|currentState~30 " "Info: Register \"uControl:uc\|currentState~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uControl:uc\|currentState~31 " "Info: Register \"uControl:uc\|currentState~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uControl:uc\|currentState~32 " "Info: Register \"uControl:uc\|currentState~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uControl:uc\|currentState~33 " "Info: Register \"uControl:uc\|currentState~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:cpu\|DIVMULT:DM\|Div:d\|state~8 " "Info: Register \"CPU:cpu\|DIVMULT:DM\|Div:d\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:cpu\|DIVMULT:DM\|Div:d\|state~9 " "Info: Register \"CPU:cpu\|DIVMULT:DM\|Div:d\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:cpu\|DIVMULT:DM\|mult:m\|state~8 " "Info: Register \"CPU:cpu\|DIVMULT:DM\|mult:m\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:cpu\|DIVMULT:DM\|mult:m\|state~9 " "Info: Register \"CPU:cpu\|DIVMULT:DM\|mult:m\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4232 " "Info: Implemented 4232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Info: Implemented 96 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4103 " "Info: Implemented 4103 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/git/ucHardware/output_files/uc.map.smsg " "Info: Generated suppressed messages file Y:/git/ucHardware/output_files/uc.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 265 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 265 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 07:28:05 2017 " "Info: Processing ended: Sat May 20 07:28:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Info: Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
