// Seed: 3444331994
module module_0 #(
    parameter id_10 = 32'd95,
    parameter id_11 = 32'd70,
    parameter id_12 = 32'd34,
    parameter id_14 = 32'd78,
    parameter id_15 = 32'd67,
    parameter id_17 = 32'd1,
    parameter id_24 = 32'd97,
    parameter id_4  = 32'd2,
    parameter id_9  = 32'd17
) (
    input id_1,
    input string id_2,
    output id_3,
    output _id_4,
    input logic id_5,
    output id_6,
    input id_7,
    output id_8,
    input logic _id_9
);
  logic _id_10;
  assign id_5 = id_7;
  logic _id_11;
  assign id_7 = 1;
  logic _id_12;
  type_0 id_13 (
      .id_0 (id_6),
      .id_1 (id_11),
      .id_2 (),
      .id_3 (1),
      .id_4 (1),
      .id_5 (id_10),
      .id_6 (1),
      .id_7 (id_9[1'h0]),
      .id_8 ({id_1{""}}),
      .id_9 (1),
      .id_10(1),
      .id_11(id_12),
      .id_12(id_4),
      .id_13(1),
      .id_14(1'h0),
      .id_15(id_3),
      .id_16(id_3),
      .id_17(1),
      .id_18(id_2),
      .id_19(1)
  );
  assign id_6  = 1;
  assign id_5  = id_10;
  assign id_10 = 1;
  assign id_10 = id_8;
  logic _id_14;
  reg _id_15, id_16 = id_13;
  type_36(
      1, (id_1[1]), id_7[1'b0]
  );
  assign id_6 = id_10[id_14];
  type_37(
      id_3, "", id_9
  );
  type_38 _id_17 (
      .id_0 (id_13),
      .id_1 (1),
      .id_2 (id_3),
      .id_3 (1),
      .id_4 (1'b0),
      .id_5 (1),
      .id_6 (1),
      .id_7 (1),
      .id_8 (id_14),
      .id_9 (1),
      .id_10(id_8[id_15 : id_11]),
      .id_11(id_15),
      .id_12(),
      .id_13(id_11),
      .id_14(id_14),
      .id_15(id_4),
      .id_16(1),
      .id_17(1'b0),
      .id_18(1),
      .id_19(1),
      .id_20(id_7)
  );
  logic id_18;
  assign id_6 = 1 ? 1 : id_7;
  assign id_8 = id_17 ? id_10 : id_10[1==id_9[id_4==?1-1]+:id_4] & 1;
  type_40(
      id_14, id_5, 1
  );
  assign id_3 = 1;
  assign id_9 = 1;
  always @(negedge 1)
    if (id_4) begin
      id_3 <= id_16;
    end else begin
      id_1[1] = id_2;
      if (1 && 1 && id_15) id_5 = 1;
    end
  integer id_19;
  string  id_20;
  logic   id_21;
  logic   id_22;
  assign id_21 = id_22[1] && 1 ? id_1 : {1} - id_2;
  assign id_7  = 1;
  logic id_23;
  logic _id_24;
  always begin
    id_10[id_17 : 1<{id_24}] = id_12;
  end
  logic id_25;
  logic id_26;
  logic id_27;
  initial begin
    id_10[id_4&1] = id_15;
    id_21 <= 1;
    SystemTFIdentifier();
    SystemTFIdentifier(1, ({1, 1, 1}), 1, id_7, 1, id_19);
  end
  type_49(
      (id_26[id_12[id_12]]), id_10, id_9[1]
  );
  logic id_28;
  type_51(
      1, 1, 1
  );
  assign id_21 = 1;
  assign id_20[1==1] = id_10;
  assign id_22[id_10] = ~{1 != 1, id_21};
endmodule
module module_1 (
    input logic id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output id_6,
    input logic id_7,
    output id_8,
    input id_9,
    output id_10,
    output id_11
);
  logic id_12;
endmodule
