Warning (10268): Verilog HDL information at register.sv(11): always construct contains both blocking and non-blocking assignments File: /home/tedi2/playground/cirno-processing-unit/src/cirno/register.sv Line: 11
Warning (10273): Verilog HDL warning at dm.sv(32): extended using "x" or "z" File: /home/tedi2/playground/cirno-processing-unit/src/cirno/dm.sv Line: 32
