

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/lrr/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
b359dd4a17aa4427ee9b529ab104cefc  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=Reduction.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Reduction "
Parsing file _cuobjdump_complete_output_3TwqKE
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: Reduction.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: Reduction.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: Reduction.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: Reduction.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIdLi256EEvPKT_PS0_j : hostFun 0x0x4062c0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "s_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIfLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (_1.ptx:79) @%p1 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (_1.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x110 (_1.ptx:101) @%p2 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118 (_1.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:107) @%p3 bra $Lt_0_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (_1.ptx:115) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:118) @%p4 bra $Lt_0_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:125) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b0 (_1.ptx:128) @%p5 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278 (_1.ptx:160) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x288 (_1.ptx:162) @%p6 bra $Lt_0_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:172) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: allocating shared region for "s_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIdLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:204) @%p1 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3d8 (_1.ptx:226) @%p2 bra $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (_1.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3f8 (_1.ptx:232) @%p3 bra $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x420 (_1.ptx:240) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x438 (_1.ptx:243) @%p4 bra $Lt_1_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (_1.ptx:250) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x478 (_1.ptx:253) @%p5 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (_1.ptx:285) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x550 (_1.ptx:287) @%p6 bra $Lt_1_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:297) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_szjSYV"
Running: cat _ptx_szjSYV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_jH7Aff
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_jH7Aff --output-file  /dev/null 2> _ptx_szjSYVinfo"
GPGPU-Sim PTX: Kernel '_Z6reduceIdLi256EEvPKT_PS0_j' : regs=14, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z6reduceIfLi256EEvPKT_PS0_j' : regs=11, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_szjSYV _ptx2_jH7Aff _ptx_szjSYVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIfLi256EEvPKT_PS0_j : hostFun 0x0x406240, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test
Initializing host memory.
Running benchmark.
event update
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel '_Z6reduceIfLi256EEvPKT_PS0_j' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(44,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 152224 (ipc=304.4) sim_rate=13838 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:38:46 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(6,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(61,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 388288 (ipc=258.9) sim_rate=27734 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:38:49 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 472672 (ipc=236.3) sim_rate=31511 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:38:50 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(40,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(40,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(39,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 803712 (ipc=229.6) sim_rate=50232 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:38:51 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(56,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 925888 (ipc=231.5) sim_rate=54464 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:38:52 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(14,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(8,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1148672 (ipc=229.7) sim_rate=63815 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:38:53 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(31,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(10,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(53,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(44,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1508352 (ipc=232.1) sim_rate=79386 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:38:54 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(24,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(56,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(19,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(23,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1948128 (ipc=243.5) sim_rate=97406 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:38:55 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(16,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(46,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8611,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8628,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8630,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8632,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8647,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8649,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8651,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8653,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8655,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8657,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8659,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8661,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8663,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8665,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8667,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8669,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8671,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8673,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8675,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8677,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8679,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8681,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8683,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8685,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8687,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8689,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8691,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8693,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8695,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8697,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8699,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8701,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8703,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8705,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8707,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8709,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8713,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8715,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8717,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8719,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8723,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8735,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9089,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9093,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9098,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9102,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9152,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9206,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9209,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9214,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9250,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9253,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9256,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9270,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9283,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9307,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9346,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9349,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9355,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9365,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_j' finished on shader 3.

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 9366
gpu_sim_insn = 2148672
gpu_ipc =     229.4119
gpu_tot_sim_cycle = 9366
gpu_tot_sim_insn = 2148672
gpu_tot_ipc =     229.4119
gpu_tot_issued_cta = 64
gpu_stall_dramfull = 7327
gpu_stall_icnt2sh    = 42525
gpu_total_sim_rate=97666

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37632
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0642
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2228
L1D_cache:
	L1D_cache_core[0]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3979
	L1D_cache_core[1]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4850
	L1D_cache_core[2]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4783
	L1D_cache_core[3]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4876
	L1D_cache_core[4]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4787
	L1D_cache_core[5]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3841
	L1D_cache_core[6]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3794
	L1D_cache_core[7]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3893
	L1D_cache_core[8]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4024
	L1D_cache_core[9]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3890
	L1D_cache_core[10]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4009
	L1D_cache_core[11]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4160
	L1D_cache_core[12]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4014
	L1D_cache_core[13]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4152
	L1D_cache_core[14]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4095
	L1D_total_cache_accesses = 8256
	L1D_total_cache_misses = 8256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 63147
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 1088
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.4412
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 537
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 63147
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 35216
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 166, 136, 132, 132, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 2207744
gpgpu_n_tot_w_icount = 68992
gpgpu_n_stall_shd_mem = 63684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 64
gpgpu_n_shmem_insn = 352320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 537
gpgpu_stall_shd_mem[c_mem][bk_conf] = 537
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 63147
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100204	W0_Idle:54571	W0_Scoreboard:42105	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:68608
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 330 
maxdqlatency = 0 
maxmflatency = 774 
averagemflatency = 359 
max_icnt2mem_latency = 218 
max_icnt2sh_latency = 9365 
mrq_lat_table:4761 	315 	375 	506 	770 	757 	533 	185 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	7695 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7240 	425 	248 	320 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	915 	4978 	2293 	21 	0 	0 	0 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        27        27        26        24        32        32        32        32        32        28        29        28        31        32 
dram[1]:        25        26        27        27        25        24        32        32        32        32        31        30        29        30        31        30 
dram[2]:        25        30        27        28        25        27        32        32        32        32        30        29        28        27        29        32 
dram[3]:        26        28        26        28        24        26        32        32        32        32        31        30        28        27        29        32 
dram[4]:        26        28        27        28        26        26        32        32        32        32        29        29        28        27        32        32 
dram[5]:        26        28        27        28        25        26        32        32        32        32        29        28        29        29        32        29 
maximum service time to same row:
dram[0]:      2118      2651      2666      2751      1811      1660      1869      1699      2032      2114      2222      1800      2125      2222      2378      2329 
dram[1]:      1741      2716      2887      2818      1692      1568      1692      1859      1919      1874      2200      1981      2191      2179      2215      2269 
dram[2]:      2632      2741      2972      2693      1771      1967      1672      1718      2113      1919      1775      2240      2223      2109      2228      2147 
dram[3]:      2669      2612      2935      2763      1691      1776      1814      1874      2041      1947      1979      2020      2304      2129      2304      2196 
dram[4]:      2623      2651      2661      2869      1716      1671      1833      1914      1934      2196      2227      2103      2130      2119      2279      2154 
dram[5]:      2622      2732      2769      2856      1691      1709      1713      1952      1922      1940      2207      2068      2132      2154      2279      2237 
average row accesses per activate:
dram[0]:  4.812500  8.000000 10.666667  6.400000  6.727273  5.692307  7.384615  8.727273  7.384615 10.666667  8.727273  3.840000  6.400000  5.052631  6.400000  6.400000 
dram[1]:  3.473684  6.400000  6.400000  6.400000  5.692307  5.692307  6.400000  6.400000  6.400000  8.727273  5.052631  4.571429  3.555556  5.052631  5.052631  5.052631 
dram[2]:  6.000000 10.666667  8.000000  8.000000  5.692307  6.909091  8.727273  6.400000  7.384615  8.727273  4.571429  5.052631  4.571429  4.173913  3.555556  6.400000 
dram[3]:  5.333333  8.000000  6.400000  8.000000  6.727273  5.846154  7.384615 10.666667  7.384615  6.400000  5.647059  5.052631  4.571429  3.428571  5.052631  5.647059 
dram[4]:  5.333333 10.666667  5.333333  8.000000  6.727273  5.066667 10.666667  7.384615  6.400000  5.647059  5.052631  5.052631  4.571429  5.647059  8.727273  6.400000 
dram[5]:  6.400000  6.400000  5.333333  6.400000  4.933333  5.846154  7.384615  8.727273  7.384615  8.727273  5.052631  4.173913  4.571429  5.647059  4.571429  4.571429 
average row locality = 8209/1391 = 5.901510
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        66        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8201
bank skew: 96/64 = 1.50
chip skew: 1369/1366 = 1.00
number of total write accesses:
dram[0]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        610       372       444       412       430       393       439       436       399       400       403       378       446       358       461       394
dram[1]:        290       300       293       298       291       312       311       352       309       335       318       315       306       303       310       313
dram[2]:        303       284       305       295       324       302       346       329       344       325       324       313       309       312       320       307
dram[3]:        318       384       325       407       329       423       370       442       367       401       364       415       355       421       377       435
dram[4]:        310       349       310       358       316       358       344       389       325       378       315       380       314       357       334       420
dram[5]:        327       385       332       399       338       408       391       446       368       409       350       403       345       393       353       436
maximum mf latency per bank:
dram[0]:        650       470       608       632       636       587       671       729       534       623       605       609       634       561       640       605
dram[1]:        359       428       365       386       348       423       410       570       424       560       467       578       459       398       413       431
dram[2]:        449       331       450       371       519       397       463       443       495       504       508       550       419       438       444       394
dram[3]:        521       520       458       555       492       591       502       692       536       605       553       693       533       655       554       700
dram[4]:        380       492       374       498       466       519       535       630       492       595       566       650       400       519       461       683
dram[5]:        430       558       472       543       523       654       572       680       567       643       607       639       657       567       515       774

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12362 n_nop=9212 n_act=210 n_pre=194 n_req=1377 n_rd=2738 n_write=8 bw_util=0.4443
n_activity=8390 dram_eff=0.6546
bk0: 138a 11198i bk1: 128a 11407i bk2: 128a 11151i bk3: 128a 10919i bk4: 148a 10587i bk5: 148a 10525i bk6: 192a 10273i bk7: 192a 10182i bk8: 192a 11274i bk9: 192a 11087i bk10: 192a 10879i bk11: 192a 10375i bk12: 192a 10566i bk13: 192a 10461i bk14: 192a 10076i bk15: 192a 9932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.88052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12362 n_nop=9136 n_act=255 n_pre=239 n_req=1366 n_rd=2732 n_write=0 bw_util=0.442
n_activity=8617 dram_eff=0.6341
bk0: 132a 11362i bk1: 128a 11609i bk2: 128a 11560i bk3: 128a 11565i bk4: 148a 11366i bk5: 148a 11166i bk6: 192a 11024i bk7: 192a 10647i bk8: 192a 11257i bk9: 192a 11135i bk10: 192a 10672i bk11: 192a 10458i bk12: 192a 10716i bk13: 192a 10803i bk14: 192a 10687i bk15: 192a 10399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.959473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12362 n_nop=9176 n_act=233 n_pre=217 n_req=1368 n_rd=2736 n_write=0 bw_util=0.4426
n_activity=8735 dram_eff=0.6264
bk0: 132a 11515i bk1: 128a 11618i bk2: 128a 11641i bk3: 128a 11433i bk4: 148a 11260i bk5: 152a 11149i bk6: 192a 10882i bk7: 192a 10579i bk8: 192a 11224i bk9: 192a 11073i bk10: 192a 10601i bk11: 192a 10461i bk12: 192a 10847i bk13: 192a 10589i bk14: 192a 10244i bk15: 192a 10371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.20676
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12362 n_nop=9180 n_act=233 n_pre=217 n_req=1366 n_rd=2732 n_write=0 bw_util=0.442
n_activity=8382 dram_eff=0.6519
bk0: 128a 11566i bk1: 128a 11581i bk2: 128a 11511i bk3: 128a 11380i bk4: 148a 11225i bk5: 152a 10715i bk6: 192a 10382i bk7: 192a 10152i bk8: 192a 11154i bk9: 192a 10755i bk10: 192a 10612i bk11: 192a 10383i bk12: 192a 10535i bk13: 192a 9962i bk14: 192a 9954i bk15: 192a 10028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.23952
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12362 n_nop=9206 n_act=220 n_pre=204 n_req=1366 n_rd=2732 n_write=0 bw_util=0.442
n_activity=8302 dram_eff=0.6582
bk0: 128a 11494i bk1: 128a 11589i bk2: 128a 11422i bk3: 128a 11276i bk4: 148a 11224i bk5: 152a 10853i bk6: 192a 10981i bk7: 192a 10576i bk8: 192a 11254i bk9: 192a 10798i bk10: 192a 10502i bk11: 192a 10578i bk12: 192a 10485i bk13: 192a 10789i bk14: 192a 10398i bk15: 192a 9880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.30828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12362 n_nop=9166 n_act=240 n_pre=224 n_req=1366 n_rd=2732 n_write=0 bw_util=0.442
n_activity=8219 dram_eff=0.6648
bk0: 128a 11447i bk1: 128a 11314i bk2: 128a 11173i bk3: 128a 11176i bk4: 148a 10937i bk5: 152a 10486i bk6: 192a 10320i bk7: 192a 10203i bk8: 192a 11257i bk9: 192a 10947i bk10: 192a 10521i bk11: 192a 10313i bk12: 192a 10225i bk13: 192a 10075i bk14: 192a 10223i bk15: 192a 9817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 791, Miss = 687, Miss_rate = 0.869, Pending_hits = 15, Reservation_fails = 696
L2_cache_bank[1]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 253
L2_cache_bank[2]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 230
L2_cache_bank[3]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 91
L2_cache_bank[4]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[5]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 80
L2_cache_bank[6]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
L2_cache_bank[7]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 236
L2_cache_bank[8]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
L2_cache_bank[9]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 230
L2_cache_bank[10]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57
L2_cache_bank[11]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
L2_total_cache_accesses = 8361
L2_total_cache_misses = 8201
L2_total_cache_miss_rate = 0.9809
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 2486
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1691
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 133
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 573
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.292

icnt_total_pkts_mem_to_simt=41519
icnt_total_pkts_simt_to_mem=8425
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.214
	minimum = 6
	maximum = 86
Network latency average = 13.2543
	minimum = 6
	maximum = 78
Slowest packet = 610
Flit latency average = 12.9111
	minimum = 6
	maximum = 78
Slowest flit = 19081
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0661257
	minimum = 0.0558403 (at node 0)
	maximum = 0.0844544 (at node 15)
Accepted packet rate average = 0.0661257
	minimum = 0.0558403 (at node 0)
	maximum = 0.0844544 (at node 15)
Injected flit rate average = 0.197499
	minimum = 0.0562673 (at node 0)
	maximum = 0.391736 (at node 15)
Accepted flit rate average= 0.197499
	minimum = 0.0728166 (at node 16)
	maximum = 0.345719 (at node 1)
Injected packet length average = 2.98672
Accepted packet length average = 2.98672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.214 (1 samples)
	minimum = 6 (1 samples)
	maximum = 86 (1 samples)
Network latency average = 13.2543 (1 samples)
	minimum = 6 (1 samples)
	maximum = 78 (1 samples)
Flit latency average = 12.9111 (1 samples)
	minimum = 6 (1 samples)
	maximum = 78 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0661257 (1 samples)
	minimum = 0.0558403 (1 samples)
	maximum = 0.0844544 (1 samples)
Accepted packet rate average = 0.0661257 (1 samples)
	minimum = 0.0558403 (1 samples)
	maximum = 0.0844544 (1 samples)
Injected flit rate average = 0.197499 (1 samples)
	minimum = 0.0562673 (1 samples)
	maximum = 0.391736 (1 samples)
Accepted flit rate average = 0.197499 (1 samples)
	minimum = 0.0728166 (1 samples)
	maximum = 0.345719 (1 samples)
Injected packet size average = 2.98672 (1 samples)
Accepted packet size average = 2.98672 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 97666 (inst/sec)
gpgpu_simulation_rate = 425 (cycle/sec)
kernel '_Z6reduceIfLi256EEvPKT_PS0_j' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9366)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9366)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9366)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,9366)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,9366)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,9366)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,9366)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,9366)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(32,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(18,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 9866  inst.: 2510464 (ipc=723.6) sim_rate=114112 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:38:57 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(61,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 10366  inst.: 2588864 (ipc=440.2) sim_rate=112559 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:38:58 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(60,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(33,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 11366  inst.: 2807872 (ipc=329.6) sim_rate=116994 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:38:59 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(61,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(23,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(54,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(23,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 12866  inst.: 3158848 (ipc=288.6) sim_rate=126353 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:39:00 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(5,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(49,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(40,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(18,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 14366  inst.: 3516256 (ipc=273.5) sim_rate=135240 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:39:01 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(46,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(63,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(62,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 15866  inst.: 3869024 (ipc=264.7) sim_rate=143297 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:39:02 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(47,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(38,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6812,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6839,9366), 3 CTAs running
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(33,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6950,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6975,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7021,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7025,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7079,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7081,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7083,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7126,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7135,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7138,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7143,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7152,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7155,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7168,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7176,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7211,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7213,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7226,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7243,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7245,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7247,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7249,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7251,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7253,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7255,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7257,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7259,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7261,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7263,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7265,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7267,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7270,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7273,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7275,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7277,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7279,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7282,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7285,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7288,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7310,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7316,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7320,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(46,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7788,9366), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7902,9366), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7996,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7997,9366), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8039,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8046,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8049,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8074,9366), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8083,9366), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8138,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8150,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8166,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8176,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8180,9366), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8198,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8225,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8242,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8252,9366), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8298,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8316,9366), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6reduceIfLi256EEvPKT_PS0_j').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_j' finished on shader 7.

GPGPU-Sim PTX: cudaLaunch for 0x0x406240 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_j' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 8317
gpu_sim_insn = 2148672
gpu_ipc =     258.3470
gpu_tot_sim_cycle = 17683
gpu_tot_sim_insn = 4297344
gpu_tot_ipc =     243.0212
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 12706
gpu_stall_icnt2sh    = 86371
gpu_total_sim_rate=153476

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 75264
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2228
L1D_cache:
	L1D_cache_core[0]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7831
	L1D_cache_core[1]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8713
	L1D_cache_core[2]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8759
	L1D_cache_core[3]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8663
	L1D_cache_core[4]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8634
	L1D_cache_core[5]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8507
	L1D_cache_core[6]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8435
	L1D_cache_core[7]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8440
	L1D_cache_core[8]: Access = 1161, Miss = 1161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8657
	L1D_cache_core[9]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7615
	L1D_cache_core[10]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7777
	L1D_cache_core[11]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7959
	L1D_cache_core[12]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7830
	L1D_cache_core[13]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7937
	L1D_cache_core[14]: Access = 1032, Miss = 1032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7905
	L1D_total_cache_accesses = 16512
	L1D_total_cache_misses = 16512
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 123662
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.067
L1C_cache:
	L1C_total_cache_accesses = 2176
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2206
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 537
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 123662
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1696
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 72848
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 332, 272, 264, 264, 256, 256, 256, 256, 
gpgpu_n_tot_thrd_icount = 4415488
gpgpu_n_tot_w_icount = 137984
gpgpu_n_stall_shd_mem = 124199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 524288
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 704640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 65664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 537
gpgpu_stall_shd_mem[c_mem][bk_conf] = 537
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123662
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:199123	W0_Idle:81345	W0_Scoreboard:73840	W1:768	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:137216
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120 {40:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2228224 {136:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 330 
maxdqlatency = 0 
maxmflatency = 774 
averagemflatency = 355 
max_icnt2mem_latency = 238 
max_icnt2sh_latency = 17682 
mrq_lat_table:9219 	635 	739 	1093 	1687 	1558 	1061 	371 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	122 	15504 	901 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14682 	705 	468 	564 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1656 	10115 	4572 	56 	0 	0 	0 	0 	0 	0 	68 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        27        27        26        24        32        32        32        32        32        28        29        28        31        32 
dram[1]:        26        26        27        27        25        24        32        32        32        32        31        30        29        30        31        30 
dram[2]:        25        30        27        28        25        27        32        32        32        32        31        29        29        30        29        32 
dram[3]:        26        28        26        28        24        26        32        32        32        32        31        30        28        28        29        32 
dram[4]:        26        28        27        28        26        26        32        32        32        32        29        29        28        28        32        32 
dram[5]:        26        28        27        28        25        26        32        32        32        32        29        28        29        29        32        29 
maximum service time to same row:
dram[0]:      2118      2651      2666      2751      1811      1660      1869      1699      2032      2114      2222      1872      2125      2222      2378      2329 
dram[1]:      1741      2716      2887      2818      1692      1638      1692      1859      1919      1874      2200      1981      2191      2179      2215      2269 
dram[2]:      2632      2741      2972      2693      1771      1967      1688      1718      2113      1919      1843      2240      2223      2109      2228      2147 
dram[3]:      2669      2612      2935      2763      1741      1776      1814      1874      2041      1947      1979      2020      2304      2129      2304      2196 
dram[4]:      2623      2651      2661      2869      1716      1817      1833      1930      1934      2196      2227      2103      2130      2119      2279      2154 
dram[5]:      2622      2732      2769      2856      1691      1761      1713      1952      1922      1940      2207      2068      2132      2154      2279      2237 
average row accesses per activate:
dram[0]:  5.000000  8.000000  5.818182  7.111111  5.692307  5.692307  6.000000  6.857143  5.968750  8.000000  6.000000  4.244444  5.485714  5.818182  4.571429  5.485714 
dram[1]:  4.814815  6.250000  5.333333  4.571429  4.933333  4.933333  6.000000  6.366667  6.400000  8.000000  5.052631  4.266667  4.682927  6.129032  5.052631  4.571429 
dram[2]:  5.608696  8.000000  5.818182  5.818182  5.692307  6.333333  6.857143  6.400000  7.346154  7.346154  5.305555  4.571429  5.818182  5.189189  4.465117  5.333333 
dram[3]:  5.681818  7.111111  6.400000  7.111111  5.285714  5.846154  6.366667  8.000000  8.000000  6.400000  5.787879  4.923077  4.820513  3.979167  5.333333  6.000000 
dram[4]:  6.400000  7.055555  4.923077  7.111111  6.166667  6.333333  8.727273  6.857143  5.588235  7.958333  4.800000  4.923077  4.547619  5.818182  5.647059  4.923077 
dram[5]:  7.937500  7.000000  5.333333  5.818182  4.625000  5.428571  7.384615  8.727273  6.400000  9.600000  4.923077  3.745098  4.547619  5.371428  5.647059  4.173913 
average row locality = 16374/2873 = 5.699269
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       135       128       128       128       148       148       192       192       191       192       192       191       192       192       192       192 
dram[1]:       130       125       128       128       148       148       192       191       192       192       192       192       192       190       192       192 
dram[2]:       129       128       128       128       148       152       192       192       191       191       191       192       192       192       192       192 
dram[3]:       125       128       128       128       148       152       191       192       192       192       191       192       188       191       192       192 
dram[4]:       128       127       128       128       148       152       192       192       190       191       192       192       191       192       192       192 
dram[5]:       127       126       128       128       148       152       192       192       192       192       192       191       191       188       192       192 
total reads: 16359
bank skew: 192/125 = 1.54
chip skew: 2733/2722 = 1.00
number of total write accesses:
dram[0]:        15         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 15
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        512       349       375       367       373       363       390       402       367       366       371       364       388       355       403       379
dram[1]:        315       313       330       312       325       316       351       350       341       325       357       319       341       321       344       324
dram[2]:        309       322       312       348       321       339       342       364       332       329       317       340       308       342       320       338
dram[3]:        345       341       339       357       341       377       365       413       353       368       362       378       362       388       383       387
dram[4]:        308       374       312       382       317       388       350       416       325       381       318       395       317       387       339       415
dram[5]:        326       385       324       401       335       398       382       426       362       385       354       400       350       398       359       418
maximum mf latency per bank:
dram[0]:        650       595       608       632       636       587       671       729       534       623       605       609       634       561       640       672
dram[1]:        460       450       509       434       566       423       597       570       574       560       690       578       533       402       623       470
dram[2]:        449       484       450       613       519       565       498       538       495       504       508       575       437       523       450       582
dram[3]:        521       520       458       555       492       591       588       692       536       605       553       693       533       675       651       700
dram[4]:        380       539       400       635       466       659       622       674       492       595       566       650       415       642       472       683
dram[5]:        436       558       472       629       536       654       577       680       567       643       607       639       657       567       546       774

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23340 n_nop=16921 n_act=476 n_pre=460 n_req=2748 n_rd=5466 n_write=17 bw_util=0.4698
n_activity=17162 dram_eff=0.639
bk0: 270a 21010i bk1: 256a 21571i bk2: 256a 21019i bk3: 256a 21049i bk4: 296a 20333i bk5: 296a 20157i bk6: 384a 19305i bk7: 384a 19449i bk8: 382a 20998i bk9: 384a 20776i bk10: 384a 20144i bk11: 382a 19664i bk12: 384a 19643i bk13: 384a 19766i bk14: 384a 18520i bk15: 384a 18555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.14456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23340 n_nop=16888 n_act=510 n_pre=494 n_req=2724 n_rd=5448 n_write=0 bw_util=0.4668
n_activity=17185 dram_eff=0.634
bk0: 260a 21517i bk1: 250a 21776i bk2: 256a 21354i bk3: 256a 21262i bk4: 296a 20888i bk5: 296a 20537i bk6: 384a 20065i bk7: 382a 19692i bk8: 384a 20973i bk9: 384a 20759i bk10: 384a 19784i bk11: 384a 19395i bk12: 384a 19778i bk13: 380a 19883i bk14: 384a 19191i bk15: 384a 18897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.79473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23340 n_nop=16956 n_act=470 n_pre=454 n_req=2730 n_rd=5460 n_write=0 bw_util=0.4679
n_activity=17229 dram_eff=0.6338
bk0: 258a 21601i bk1: 256a 21718i bk2: 256a 21604i bk3: 256a 21078i bk4: 296a 21042i bk5: 304a 20430i bk6: 384a 20329i bk7: 384a 19451i bk8: 382a 21118i bk9: 382a 20624i bk10: 382a 20173i bk11: 384a 19499i bk12: 384a 20434i bk13: 384a 19497i bk14: 384a 19191i bk15: 384a 18761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.91118
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23340 n_nop=16978 n_act=467 n_pre=451 n_req=2722 n_rd=5444 n_write=0 bw_util=0.4665
n_activity=16859 dram_eff=0.6458
bk0: 250a 21639i bk1: 256a 21728i bk2: 256a 21336i bk3: 256a 21188i bk4: 296a 20724i bk5: 304a 20166i bk6: 382a 19616i bk7: 384a 19059i bk8: 384a 21019i bk9: 384a 20459i bk10: 382a 20022i bk11: 384a 19490i bk12: 376a 19570i bk13: 382a 18641i bk14: 384a 18371i bk15: 384a 18667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.01405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23340 n_nop=16972 n_act=465 n_pre=449 n_req=2727 n_rd=5454 n_write=0 bw_util=0.4674
n_activity=16822 dram_eff=0.6484
bk0: 256a 21674i bk1: 254a 21635i bk2: 256a 21363i bk3: 256a 21026i bk4: 296a 20897i bk5: 304a 20437i bk6: 384a 20100i bk7: 384a 19438i bk8: 380a 20998i bk9: 382a 20551i bk10: 384a 19679i bk11: 384a 19522i bk12: 382a 19430i bk13: 384a 19733i bk14: 384a 18853i bk15: 384a 18186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.79991
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23340 n_nop=16940 n_act=485 n_pre=469 n_req=2723 n_rd=5446 n_write=0 bw_util=0.4667
n_activity=16497 dram_eff=0.6602
bk0: 254a 21641i bk1: 252a 21483i bk2: 256a 21061i bk3: 256a 20956i bk4: 296a 20667i bk5: 304a 20095i bk6: 384a 19588i bk7: 384a 19339i bk8: 384a 21041i bk9: 384a 20665i bk10: 384a 19709i bk11: 382a 18885i bk12: 382a 19041i bk13: 376a 18785i bk14: 384a 18756i bk15: 384a 17871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.34747

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1537, Miss = 1370, Miss_rate = 0.891, Pending_hits = 18, Reservation_fails = 805
L2_cache_bank[1]: Access = 1364, Miss = 1363, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 392
L2_cache_bank[2]: Access = 1394, Miss = 1366, Miss_rate = 0.980, Pending_hits = 6, Reservation_fails = 331
L2_cache_bank[3]: Access = 1364, Miss = 1358, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 91
L2_cache_bank[4]: Access = 1394, Miss = 1363, Miss_rate = 0.978, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[5]: Access = 1368, Miss = 1367, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 151
L2_cache_bank[6]: Access = 1364, Miss = 1355, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 46
L2_cache_bank[7]: Access = 1368, Miss = 1367, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 353
L2_cache_bank[8]: Access = 1364, Miss = 1361, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 102
L2_cache_bank[9]: Access = 1368, Miss = 1366, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 455
L2_cache_bank[10]: Access = 1364, Miss = 1362, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 152
L2_cache_bank[11]: Access = 1368, Miss = 1361, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 370
L2_total_cache_accesses = 16617
L2_total_cache_misses = 16359
L2_total_cache_miss_rate = 0.9845
L2_total_cache_pending_hits = 30
L2_total_cache_reservation_fails = 3439
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2614
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 573
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.308

icnt_total_pkts_mem_to_simt=82543
icnt_total_pkts_simt_to_mem=16745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.2218
	minimum = 6
	maximum = 91
Network latency average = 13.1979
	minimum = 6
	maximum = 91
Slowest packet = 20280
Flit latency average = 12.964
	minimum = 6
	maximum = 91
Slowest flit = 59758
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0735308
	minimum = 0.0620416 (at node 0)
	maximum = 0.0896958 (at node 15)
Accepted packet rate average = 0.0735308
	minimum = 0.0620416 (at node 0)
	maximum = 0.0896958 (at node 15)
Injected flit rate average = 0.219737
	minimum = 0.0625225 (at node 0)
	maximum = 0.417699 (at node 15)
Accepted flit rate average= 0.219737
	minimum = 0.0820007 (at node 16)
	maximum = 0.385355 (at node 5)
Injected packet length average = 2.98837
Accepted packet length average = 2.98837
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2179 (2 samples)
	minimum = 6 (2 samples)
	maximum = 88.5 (2 samples)
Network latency average = 13.2261 (2 samples)
	minimum = 6 (2 samples)
	maximum = 84.5 (2 samples)
Flit latency average = 12.9376 (2 samples)
	minimum = 6 (2 samples)
	maximum = 84.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0698282 (2 samples)
	minimum = 0.0589409 (2 samples)
	maximum = 0.0870751 (2 samples)
Accepted packet rate average = 0.0698282 (2 samples)
	minimum = 0.0589409 (2 samples)
	maximum = 0.0870751 (2 samples)
Injected flit rate average = 0.208618 (2 samples)
	minimum = 0.0593949 (2 samples)
	maximum = 0.404717 (2 samples)
Accepted flit rate average = 0.208618 (2 samples)
	minimum = 0.0774086 (2 samples)
	maximum = 0.365537 (2 samples)
Injected packet size average = 2.98759 (2 samples)
Accepted packet size average = 2.98759 (2 samples)
Hops average = 1 (2 samples)
