; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -march=amdgcn -mcpu=gfx1300 -verify-machineinstrs -o - %s | FileCheck -check-prefixes=GCN %s

; This test shows that alias analysis works during bundling of indexed load/stores. It contains two
; loads, one of which is contrived to alias with a store operation, and the other which is not. It
; also demonstrates the CycleInfo analysis determining not to sink a CoreMI to a block which has
; a larger cycle depth.

@weights = external local_unnamed_addr addrspace(10) global [256 x i32], align 4
@out = external local_unnamed_addr addrspace(10) global [32 x i32], align 4

define dso_local amdgpu_kernel void @_Z26test_amdgcn_alias_analysisv() local_unnamed_addr #0 {
; GCN-LABEL: _Z26test_amdgcn_alias_analysisv:
; GCN:       _Z26test_amdgcn_alias_analysisv$local:
; GCN-NEXT:    .type _Z26test_amdgcn_alias_analysisv$local,@function
; GCN-NEXT:  ; %bb.0: ; %entry
; GCN-NEXT:    v_lshlrev_b32_e32 v0, 2, v0
; GCN-NEXT:    s_mov_b32 s0, exec_lo
; GCN-NEXT:  .LBB0_1: ; =>This Inner Loop Header: Depth=1
; GCN-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GCN-NEXT:    v_readfirstlane_b32 s1, v0
; GCN-NEXT:    v_cmp_eq_u32_e32 vcc_lo, s1, v0
; GCN-NEXT:    s_and_saveexec_b32 vcc_lo, vcc_lo
; GCN-NEXT:    s_lshr_b32 s1, s1, 2
; GCN-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; GCN-NEXT:    s_set_gpr_idx_u32 idx1, s1
; GCN-NEXT:    s_set_vgpr_frames 1 ; vsrc0_idx=1 vsrc1_idx=0 vsrc2_idx=0 vdst_idx=0 vsrc0_msb=0 vsrc1_msb=0 vsrc2_msb=0 vdst_msb=0
; GCN-NEXT:    v_mov_b32_e32 v1, v82
; GCN-NEXT:    s_xor_b32 exec_lo, exec_lo, vcc_lo
; GCN-NEXT:    s_set_vgpr_frames 0 ; vsrc0_idx=0 vsrc1_idx=0 vsrc2_idx=0 vdst_idx=0 vsrc0_msb=0 vsrc1_msb=0 vsrc2_msb=0 vdst_msb=0
; GCN-NEXT:    s_cbranch_execnz .LBB0_1
; GCN-NEXT:  ; %bb.2:
; GCN-NEXT:    s_mov_b32 exec_lo, s0
; GCN-NEXT:    v_mov_b32_e32 v2, 7
; GCN-NEXT:    v_mov_b32_e32 v3, 5
; GCN-NEXT:    s_set_gpr_idx_u32 idx1, 0
; GCN-NEXT:    s_mov_b32 s0, exec_lo
; GCN-NEXT:    s_set_vgpr_frames 64 ; vsrc0_idx=0 vsrc1_idx=0 vsrc2_idx=0 vdst_idx=1 vsrc0_msb=0 vsrc1_msb=0 vsrc2_msb=0 vdst_msb=0
; GCN-NEXT:    v_mov_b32_e32 v81, v2
; GCN-NEXT:    v_mov_b32_e32 v82, v3
; GCN-NEXT:  .LBB0_3: ; =>This Inner Loop Header: Depth=1
; GCN-NEXT:    s_set_vgpr_frames 0 ; vsrc0_idx=0 vsrc1_idx=0 vsrc2_idx=0 vdst_idx=0 vsrc0_msb=0 vsrc1_msb=0 vsrc2_msb=0 vdst_msb=0
; GCN-NEXT:    v_readfirstlane_b32 s1, v0
; GCN-NEXT:    s_delay_alu instid0(VALU_DEP_1)
; GCN-NEXT:    v_cmp_eq_u32_e32 vcc_lo, s1, v0
; GCN-NEXT:    s_and_saveexec_b32 vcc_lo, vcc_lo
; GCN-NEXT:    s_lshr_b32 s1, s1, 2
; GCN-NEXT:    s_xor_b32 exec_lo, exec_lo, vcc_lo
; GCN-NEXT:    s_cbranch_execnz .LBB0_3
; GCN-NEXT:  ; %bb.4:
; GCN-NEXT:    s_mov_b32 exec_lo, s0
; GCN-NEXT:    s_set_gpr_idx_u32 idx1, s1
; GCN-NEXT:    s_mov_b32 s0, exec_lo
; GCN-NEXT:    s_set_vgpr_frames 1 ; vsrc0_idx=1 vsrc1_idx=0 vsrc2_idx=0 vdst_idx=0 vsrc0_msb=0 vsrc1_msb=0 vsrc2_msb=0 vdst_msb=0
; GCN-NEXT:    v_add_nc_u32_e64 v1, v82, v1
; GCN-NEXT:  .LBB0_5: ; =>This Inner Loop Header: Depth=1
; GCN-NEXT:    s_set_vgpr_frames 64 ; vsrc0_idx=0 vsrc1_idx=0 vsrc2_idx=0 vdst_idx=1 vsrc0_msb=0 vsrc1_msb=0 vsrc2_msb=0 vdst_msb=0
; GCN-NEXT:    v_readfirstlane_b32 s0, v0
; GCN-NEXT:    s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1)
; GCN-NEXT:    v_cmp_eq_u32_e32 vcc_lo, s0, v0
; GCN-NEXT:    s_and_saveexec_b32 vcc_lo, vcc_lo
; GCN-NEXT:    s_lshr_b32 s0, s0, 2
; GCN-NEXT:    s_set_gpr_idx_u32 idx1, s0
; GCN-NEXT:    v_mov_b32_e32 v0, v1
; GCN-NEXT:    s_xor_b32 exec_lo, exec_lo, vcc_lo
; GCN-NEXT:    s_set_vgpr_frames 0 ; vsrc0_idx=0 vsrc1_idx=0 vsrc2_idx=0 vdst_idx=0 vsrc0_msb=0 vsrc1_msb=0 vsrc2_msb=0 vdst_msb=0
; GCN-NEXT:    s_cbranch_execnz .LBB0_5
; GCN-NEXT:  ; %bb.6:
; GCN-NEXT:    s_endpgm
entry:
  %0 = tail call noundef range(i32 0, 1024) i32 @llvm.amdgcn.workitem.id.x()
  %add = add nuw nsw i32 %0, 50
  %arrayidx = getelementptr inbounds nuw [256 x i32], ptr addrspace(10) @weights, i32 0, i32 %add
  %1 = load i32, ptr addrspace(10) %arrayidx, align 4, !tbaa !4
  store i32 5, ptr addrspace(10) getelementptr inbounds nuw (i8, ptr addrspace(10) @weights, i32 200), align 4, !tbaa !4
  %2 = load i32, ptr addrspace(10) %arrayidx, align 4, !tbaa !4
  store i32 7, ptr addrspace(10) getelementptr inbounds nuw (i8, ptr addrspace(10) @weights, i32 196), align 4, !tbaa !4
  %add4 = add nsw i32 %2, %1
  %arrayidx6 = getelementptr inbounds nuw [32 x i32], ptr addrspace(10) @out, i32 0, i32 %0
  store i32 %add4, ptr addrspace(10) %arrayidx6, align 4, !tbaa !4
  ret void
}

attributes #0 = { mustprogress nofree norecurse nosync nounwind willreturn memory(readwrite, argmem: none, inaccessiblemem: none) "amdgpu-agpr-alloc"="0" "amdgpu-flat-work-group-size"="1,1024" "amdgpu-no-completion-action" "amdgpu-no-default-queue" "amdgpu-no-dispatch-id" "amdgpu-no-dispatch-ptr" "amdgpu-no-flat-scratch-init" "amdgpu-no-heap-ptr" "amdgpu-no-hostcall-ptr" "amdgpu-no-implicitarg-ptr" "amdgpu-no-lds-kernel-id" "amdgpu-no-multigrid-sync-arg" "amdgpu-no-queue-ptr" "amdgpu-no-workgroup-id-x" "amdgpu-no-workgroup-id-y" "amdgpu-no-workgroup-id-z" "amdgpu-no-workitem-id-x" "amdgpu-no-workitem-id-y" "amdgpu-no-workitem-id-z" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="gfx1300" "target-features"="+16-bit-insts,+ashr-pk-insts,+atomic-buffer-global-pk-add-f16-insts,+atomic-buffer-pk-add-bf16-inst,+atomic-ds-pk-add-16-insts,+atomic-fadd-rtn-insts,+atomic-flat-pk-add-16-insts,+atomic-global-pk-add-bf16-inst,+bf16-cvt-insts,+bf16-pk-insts,+bf16-trans-insts,+bitop3-insts,+ci-insts,+dl-insts,+dot7-insts,+dot8-insts,+dpp,+f16bf16-to-fp6bf6-cvt-scale-insts,+f32-to-f16bf16-cvt-sr-insts,+fp8-conversion-insts,+gfx10-3-insts,+gfx10-insts,+gfx11-insts,+gfx12-insts,+gfx1250-insts,+gfx1251-gemm-insts,+gfx13-insts,+gfx8-insts,+gfx9-insts,+parallel-bit-insts,+permlane16-swap,+prng-inst,+tanh-insts,+tensor-cvt-lut-insts,+transpose-load-f4f6-insts,+vmem-pref-insts,+wavefrontsize32" "uniform-work-group-size"="true" }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }

!4 = !{!5, !5, i64 0}
!5 = !{!"int", !6, i64 0}
!6 = !{!"omnipotent char", !7, i64 0}
!7 = !{!"Simple C++ TBAA"}
