<html><body><samp><pre>
<!@TC:1585518755>
#Build: Synplify Pro (R) P-2019.03G, Build 307R, Sep 25 2019
#install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
#OS: Linux 
#Hostname: rochor-Swift-SF315-51G

# Mon Mar 30 05:52:35 2020

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585518773> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585518773> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1585518773> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1585518773> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/generic/gw1n.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG289:@XP_HELP">CG289</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:29:19:29:31:@W:CG289:@XP_MSG">top.v(29)</a><!@TM:1585518773> | Specified digits overflow the number's size</font>
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v" (library work)
@I:"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/ArchDef.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v" (library work)
Verilog syntax check successful!
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v changed - recompiling
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:6:7:6:14:@N:CG364:@XP_MSG">instRom.v(6)</a><!@TM:1585518773> | Synthesizing module instRom in library work.
Running optimization stage 1 on instRom .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:6:7:6:10:@N:CG364:@XP_MSG">cpu.v(6)</a><!@TM:1585518773> | Synthesizing module cpu in library work.
Running optimization stage 1 on cpu .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:1:7:1:10:@N:CG364:@XP_MSG">top.v(1)</a><!@TM:1585518773> | Synthesizing module top in library work.
Running optimization stage 1 on top .......
Running optimization stage 2 on top .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@W:CL279:@XP_MSG">top.v(21)</a><!@TM:1585518773> | Pruning register bits 31 to 4 of cpu_din[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585518773> | Register bit cpu_din[3] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@W:CL260:@XP_MSG">top.v(21)</a><!@TM:1585518773> | Pruning register bit 3 of cpu_din[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:4:10:4:17:@N:CL159:@XP_MSG">top.v(4)</a><!@TM:1585518773> | Input buttonB is unused.
Running optimization stage 2 on cpu .......
Running optimization stage 2 on instRom .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 335MB peak: 335MB)

Process took 0h:00m:17s realtime, 0h:00m:17s cputime

Process completed successfully.
# Mon Mar 30 05:52:52 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585518773> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 30 05:52:53 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.rt.csv:@XP_FILE">Test_CPU_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 55MB peak: 55MB)

Process took 0h:00m:17s realtime, 0h:00m:17s cputime

Process completed successfully.
# Mon Mar 30 05:52:53 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1585518755>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585518774> | Running in 64-bit mode 
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 30 05:52:54 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1585518755>
# Mon Mar 30 05:52:54 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1585518776> | No constraint file specified. 
Linked File:  <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt:@XP_FILE">Test_CPU_scck.rpt</a>
Printing clock  summary report in "/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1585518776> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1585518776> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1585518776> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 234MB peak: 234MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 234MB peak: 234MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 235MB peak: 235MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1585518776> | Applying initial value "0" on instance stage. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1585518776> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1585518776> | Applying initial value "1" on instance led_B. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1585518776> | Applying initial value "1" on instance led_G. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1585518776> | Applying initial value "1" on instance led_R. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518776> | Removing sequential instance read (in view: work.cpu(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start       Requested     Requested     Clock        Clock                     Clock
Level     Clock       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
0 -       top|clk     87.0 MHz      11.493        inferred     Autoconstr_clkgroup_0     493  
==============================================================================================



Clock Load Summary
***********************

            Clock     Source        Clock Pin          Non-clock Pin     Non-clock Pin    
Clock       Load      Pin           Seq Example        Seq Example       Comb Example     
------------------------------------------------------------------------------------------
top|clk     493       clk(port)     cpu_din[2:0].C     -                 un1_clk.I[0](inv)
==========================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@W:MT529:@XP_MSG">cpu.v(65)</a><!@TM:1585518776> | Found inferred clock top|clk which controls 493 sequential elements including cpu_instance.stage. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 493 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
<a href="@|L:/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_prem.srm@|S:clk@|E:cpu_instance.stage@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk                 port                   493        cpu_instance.stage
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1585518776> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1585518776> | Writing default property annotation file /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Mar 30 05:52:56 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1585518755>
# Mon Mar 30 05:52:56 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1585518813> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1585518813> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1585518813> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 241MB peak: 241MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 326MB peak: 326MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1585518813> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:38:4:38:8:@W:FA239:@XP_MSG">instRom.v(38)</a><!@TM:1585518813> | ROM inst_1[0] (in view: work.instRom(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:38:4:38:8:@N:MO106:@XP_MSG">instRom.v(38)</a><!@TM:1585518813> | Found ROM inst_1[0] (in view: work.instRom(verilog)) with 11 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 326MB peak: 326MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[3] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[4] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[5] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[6] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[7] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[8] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[9] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[10] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[11] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[12] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[13] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[14] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[15] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[16] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[17] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[18] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[19] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[20] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[21] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[22] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[23] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[24] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[25] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[26] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[27] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[28] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[29] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[30] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance dout[31] (in view: work.cpu(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@W:BN132:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing instance cpu_instance.writereg[4] because it is equivalent to instance cpu_instance.writereg[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:101:25:101:52:@N:MF179:@XP_MSG">cpu.v(101)</a><!@TM:1585518813> | Found 32 by 32 bit equality operator ('==') rf_data\[31\]_10[0] (in view: work.cpu(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:103:14:103:39:@N:MF179:@XP_MSG">cpu.v(103)</a><!@TM:1585518813> | Found 32 by 32 bit equality operator ('==') PC10 (in view: work.cpu(verilog))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance writereg[3] (in view: work.cpu(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 332MB peak: 332MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 365MB peak: 365MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 391MB peak: 391MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 391MB peak: 391MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 391MB peak: 391MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 391MB peak: 391MB)

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:38:4:38:8:@W:FA239:@XP_MSG">instRom.v(38)</a><!@TM:1585518813> | ROM iR.inst_1[30:26] (in view: work.cpu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:38:4:38:8:@N:MO106:@XP_MSG">instRom.v(38)</a><!@TM:1585518813> | Found ROM iR.inst_1[30:26] (in view: work.cpu(verilog)) with 11 words by 5 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:38:4:38:8:@W:FA239:@XP_MSG">instRom.v(38)</a><!@TM:1585518813> | ROM iR.inst_1[23:21] (in view: work.cpu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:38:4:38:8:@N:MO106:@XP_MSG">instRom.v(38)</a><!@TM:1585518813> | Found ROM iR.inst_1[23:21] (in view: work.cpu(verilog)) with 11 words by 3 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][31] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][30] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][29] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][28] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][27] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][26] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][25] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][24] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][23] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][22] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][21] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][20] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][19] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][18] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][17] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][16] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][15] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][14] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][13] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][12] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][11] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][10] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][9] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][8] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][7] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][6] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][5] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][4] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][3] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][2] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][1] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[17\][0] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][31] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][30] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][29] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][28] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][27] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][26] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][25] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][24] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][23] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][22] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][21] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][20] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][19] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][18] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][17] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][16] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][15] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][14] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][13] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][12] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][11] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][10] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][9] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][8] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][7] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][6] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][5] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][4] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][3] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][2] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][1] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[18\][0] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[19\][12] (in view: work.cpu(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 398MB peak: 398MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance writereg[0] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance writereg[1] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance writereg[2] (in view: work.cpu(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 438MB peak: 438MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:23s		    -8.02ns		3253 /       394
   2		0h:00m:23s		    -8.01ns		3189 /       394
   3		0h:00m:24s		    -8.29ns		3203 /       394
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:FX271:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Replicating instance PC[3] (in view: work.cpu(verilog)) with 26 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:FX271:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Replicating instance PC[0] (in view: work.cpu(verilog)) with 14 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:FX271:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Replicating instance PC[1] (in view: work.cpu(verilog)) with 14 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:FX271:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Replicating instance PC[2] (in view: work.cpu(verilog)) with 82 loads 3 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   4		0h:00m:27s		    -7.78ns		3210 /       400
   5		0h:00m:28s		    -7.81ns		3211 /       400
   6		0h:00m:28s		    -7.99ns		3221 /       400
   7		0h:00m:28s		    -8.26ns		3221 /       400


   8		0h:00m:30s		    -6.70ns		3258 /       400

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 438MB peak: 438MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1585518813> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[19\][1] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:2:65:8:@N:BN362:@XP_MSG">cpu.v(65)</a><!@TM:1585518813> | Removing sequential instance rf_data\[19\][0] (in view: work.cpu(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585518813> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 

Finished restoring hierarchy (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 438MB peak: 438MB)


Start Writing Netlists (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 438MB peak: 438MB)

Writing Analyst data base /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 438MB peak: 438MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 438MB peak: 438MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1585518813> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1585518813> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:35s; Memory used current: 438MB peak: 438MB)


Start final timing analysis (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:35s; Memory used current: 438MB peak: 438MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1585518813> | Found inferred clock top|clk with period 25.42ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon Mar 30 05:53:33 2020
#


Top view:               top
Requested Frequency:    39.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1585518813> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1585518813> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -4.487

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            39.3 MHz      33.4 MHz      25.423        29.909        -4.487     inferred     Autoconstr_clkgroup_0
System             100.0 MHz     NA            10.000        NA            24.086     system       system_clkgroup      
========================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
------------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
------------------------------------------------------------------------------------------------------------
System    top|clk  |  25.423      24.086  |  No paths    -      |  25.423      24.269  |  No paths    -     
top|clk   System   |  25.423      24.035  |  No paths    -      |  No paths    -       |  25.423      24.035
top|clk   top|clk  |  25.423      -4.487  |  No paths    -      |  12.711      5.814   |  12.711      6.107 
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: top|clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                        Starting                                  Arrival           
Instance                Reference     Type     Pin     Net        Time        Slack 
                        Clock                                                       
------------------------------------------------------------------------------------
cpu_instance.PC[17]     top|clk       DFFR     Q       PC[17]     0.367       -4.487
cpu_instance.PC[16]     top|clk       DFFR     Q       PC[16]     0.367       -4.419
cpu_instance.PC[21]     top|clk       DFFR     Q       PC[21]     0.367       -4.419
cpu_instance.PC[20]     top|clk       DFFR     Q       PC[20]     0.367       -4.352
cpu_instance.PC[9]      top|clk       DFFR     Q       PC[9]      0.367       -4.298
cpu_instance.PC[5]      top|clk       DFFR     Q       PC[5]      0.367       -4.231
cpu_instance.PC[8]      top|clk       DFFR     Q       PC[8]      0.367       -4.231
cpu_instance.PC[18]     top|clk       DFFR     Q       PC[18]     0.367       -4.210
cpu_instance.PC[29]     top|clk       DFFR     Q       PC[29]     0.367       -4.210
cpu_instance.PC[4]      top|clk       DFFR     Q       PC[4]      0.367       -4.164
====================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                                Required           
Instance                          Reference     Type      Pin     Net                     Time         Slack 
                                  Clock                                                                      
-------------------------------------------------------------------------------------------------------------
cpu_instance.rf_data\[5\][7]      top|clk       DFFRE     D       rf_data\[5\]_41[7]      25.290       -4.487
cpu_instance.rf_data\[0\][7]      top|clk       DFFRE     D       rf_data\[0\]_41[7]      25.290       -4.419
cpu_instance.rf_data\[1\][7]      top|clk       DFFRE     D       rf_data\[1\]_41[7]      25.290       -4.419
cpu_instance.rf_data\[2\][7]      top|clk       DFFRE     D       rf_data\[2\]_41[7]      25.290       -4.419
cpu_instance.rf_data\[4\][7]      top|clk       DFFRE     D       rf_data\[4\]_41[7]      25.290       -4.419
cpu_instance.rf_data\[6\][7]      top|clk       DFFRE     D       rf_data\[6\]_41[7]      25.290       -4.419
cpu_instance.rf_data\[7\][7]      top|clk       DFFRE     D       rf_data\[7\]_41[7]      25.290       -4.419
cpu_instance.rf_data\[1\][2]      top|clk       DFFRE     D       rf_data\[1\]_41[2]      25.290       -4.106
cpu_instance.rf_data\[7\][2]      top|clk       DFFRE     D       N_6738_i                25.290       -4.106
cpu_instance.rf_data\[5\][13]     top|clk       DFFRE     D       rf_data\[5\]_41[13]     25.290       -3.805
=============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srr:srsf/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srs:fp:112133:117461:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.423
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.290

    - Propagation time:                      29.776
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.486

    Number of logic level(s):                15
    Starting point:                          cpu_instance.PC[17] / Q
    Ending point:                            cpu_instance.rf_data\[5\][7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
cpu_instance.PC[17]                                DFFR      Q        Out     0.367     0.367       -         
PC[17]                                             Net       -        -       1.021     -           2         
cpu_instance.iR.inst28_30_9                        LUT4      I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                        LUT4      F        Out     1.099     2.487       -         
inst28_30_9                                        Net       -        -       1.021     -           2         
cpu_instance.iR.inst28_30                          LUT4      I1       In      -         3.508       -         
cpu_instance.iR.inst28_30                          LUT4      F        Out     1.099     4.607       -         
inst28_30                                          Net       -        -       1.021     -           9         
cpu_instance.iR.inst32_0_a2_0                      LUT2      I0       In      -         5.628       -         
cpu_instance.iR.inst32_0_a2_0                      LUT2      F        Out     1.032     6.660       -         
N_7981                                             Net       -        -       1.387     -           69        
cpu_instance.iR.un232_rf_data_5[17]                LUT4      I0       In      -         8.047       -         
cpu_instance.iR.un232_rf_data_5[17]                LUT4      F        Out     1.032     9.079       -         
N_5589                                             Net       -        -       1.021     -           2         
cpu_instance.iR.un232_rf_data_7[17]                LUT3      I1       In      -         10.100      -         
cpu_instance.iR.un232_rf_data_7[17]                LUT3      F        Out     1.099     11.199      -         
rf_data\[31\]_8_16                                 Net       -        -       1.021     -           8         
cpu_instance.iR.OVER_i_0_a2_6_a3_14                LUT4      I1       In      -         12.220      -         
cpu_instance.iR.OVER_i_0_a2_6_a3_14                LUT4      F        Out     1.099     13.319      -         
OVER_i_0_a2_6_a3_14                                Net       -        -       0.766     -           1         
cpu_instance.iR.OVER_i_0_a2_6_a3_20                LUT4      I0       In      -         14.085      -         
cpu_instance.iR.OVER_i_0_a2_6_a3_20                LUT4      F        Out     1.032     15.116      -         
OVER_i_0_a2_6_a3_20                                Net       -        -       0.766     -           1         
cpu_instance.iR.OVER_i_0_a2_6_a3                   LUT4      I1       In      -         15.882      -         
cpu_instance.iR.OVER_i_0_a2_6_a3                   LUT4      F        Out     1.099     16.981      -         
OVER_i                                             Net       -        -       1.204     -           39        
cpu_instance.iR.rf_data\[31\]_20_45_1              LUT3      I0       In      -         18.185      -         
cpu_instance.iR.rf_data\[31\]_20_45_1              LUT3      F        Out     1.032     19.217      -         
rf_data\[31\]_20_45_1                              Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[31\]_20_45                LUT4      I1       In      -         19.983      -         
cpu_instance.iR.rf_data\[31\]_20_45                LUT4      F        Out     1.099     21.082      -         
rf_data\[31\]_20[7]                                Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_5[7]               LUT4      I2       In      -         21.847      -         
cpu_instance.iR.rf_data\[0\]_41_5[7]               LUT4      F        Out     0.822     22.669      -         
N_3265                                             Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_d[7]     LUT3      I0       In      -         23.435      -         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_d[7]     LUT3      F        Out     1.032     24.467      -         
rf_data\[0\]_41_10_i_o2_0_d[7]                     Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_1[7]     LUT4      I3       In      -         25.233      -         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_1[7]     LUT4      F        Out     0.626     25.859      -         
N_643                                              Net       -        -       1.021     -           7         
cpu_instance.iR.rf_data\[5\]_41_13[7]              LUT3      I1       In      -         26.880      -         
cpu_instance.iR.rf_data\[5\]_41_13[7]              LUT3      F        Out     1.099     27.979      -         
N_468                                              Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[5\]_41[7]                 LUT4      I0       In      -         28.744      -         
cpu_instance.iR.rf_data\[5\]_41[7]                 LUT4      F        Out     1.032     29.776      -         
rf_data\[5\]_41[7]                                 Net       -        -       0.000     -           1         
cpu_instance.rf_data\[5\][7]                       DFFRE     D        In      -         29.776      -         
==============================================================================================================
Total path delay (propagation time + setup) of 29.909 is 15.832(52.9%) logic and 14.077(47.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.423
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.290

    - Propagation time:                      29.709
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.419

    Number of logic level(s):                15
    Starting point:                          cpu_instance.PC[16] / Q
    Ending point:                            cpu_instance.rf_data\[5\][7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
cpu_instance.PC[16]                                DFFR      Q        Out     0.367     0.367       -         
PC[16]                                             Net       -        -       1.021     -           3         
cpu_instance.iR.inst28_30_9                        LUT4      I0       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                        LUT4      F        Out     1.032     2.420       -         
inst28_30_9                                        Net       -        -       1.021     -           2         
cpu_instance.iR.inst28_30                          LUT4      I1       In      -         3.441       -         
cpu_instance.iR.inst28_30                          LUT4      F        Out     1.099     4.540       -         
inst28_30                                          Net       -        -       1.021     -           9         
cpu_instance.iR.inst32_0_a2_0                      LUT2      I0       In      -         5.561       -         
cpu_instance.iR.inst32_0_a2_0                      LUT2      F        Out     1.032     6.593       -         
N_7981                                             Net       -        -       1.387     -           69        
cpu_instance.iR.un232_rf_data_5[17]                LUT4      I0       In      -         7.980       -         
cpu_instance.iR.un232_rf_data_5[17]                LUT4      F        Out     1.032     9.012       -         
N_5589                                             Net       -        -       1.021     -           2         
cpu_instance.iR.un232_rf_data_7[17]                LUT3      I1       In      -         10.033      -         
cpu_instance.iR.un232_rf_data_7[17]                LUT3      F        Out     1.099     11.132      -         
rf_data\[31\]_8_16                                 Net       -        -       1.021     -           8         
cpu_instance.iR.OVER_i_0_a2_6_a3_14                LUT4      I1       In      -         12.153      -         
cpu_instance.iR.OVER_i_0_a2_6_a3_14                LUT4      F        Out     1.099     13.252      -         
OVER_i_0_a2_6_a3_14                                Net       -        -       0.766     -           1         
cpu_instance.iR.OVER_i_0_a2_6_a3_20                LUT4      I0       In      -         14.017      -         
cpu_instance.iR.OVER_i_0_a2_6_a3_20                LUT4      F        Out     1.032     15.049      -         
OVER_i_0_a2_6_a3_20                                Net       -        -       0.766     -           1         
cpu_instance.iR.OVER_i_0_a2_6_a3                   LUT4      I1       In      -         15.815      -         
cpu_instance.iR.OVER_i_0_a2_6_a3                   LUT4      F        Out     1.099     16.914      -         
OVER_i                                             Net       -        -       1.204     -           39        
cpu_instance.iR.rf_data\[31\]_20_45_1              LUT3      I0       In      -         18.118      -         
cpu_instance.iR.rf_data\[31\]_20_45_1              LUT3      F        Out     1.032     19.150      -         
rf_data\[31\]_20_45_1                              Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[31\]_20_45                LUT4      I1       In      -         19.916      -         
cpu_instance.iR.rf_data\[31\]_20_45                LUT4      F        Out     1.099     21.015      -         
rf_data\[31\]_20[7]                                Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_5[7]               LUT4      I2       In      -         21.780      -         
cpu_instance.iR.rf_data\[0\]_41_5[7]               LUT4      F        Out     0.822     22.602      -         
N_3265                                             Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_d[7]     LUT3      I0       In      -         23.368      -         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_d[7]     LUT3      F        Out     1.032     24.400      -         
rf_data\[0\]_41_10_i_o2_0_d[7]                     Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_1[7]     LUT4      I3       In      -         25.166      -         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_1[7]     LUT4      F        Out     0.626     25.792      -         
N_643                                              Net       -        -       1.021     -           7         
cpu_instance.iR.rf_data\[5\]_41_13[7]              LUT3      I1       In      -         26.813      -         
cpu_instance.iR.rf_data\[5\]_41_13[7]              LUT3      F        Out     1.099     27.912      -         
N_468                                              Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[5\]_41[7]                 LUT4      I0       In      -         28.677      -         
cpu_instance.iR.rf_data\[5\]_41[7]                 LUT4      F        Out     1.032     29.709      -         
rf_data\[5\]_41[7]                                 Net       -        -       0.000     -           1         
cpu_instance.rf_data\[5\][7]                       DFFRE     D        In      -         29.709      -         
==============================================================================================================
Total path delay (propagation time + setup) of 29.842 is 15.765(52.8%) logic and 14.077(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.423
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.290

    - Propagation time:                      29.709
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.419

    Number of logic level(s):                15
    Starting point:                          cpu_instance.PC[21] / Q
    Ending point:                            cpu_instance.rf_data\[5\][7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
cpu_instance.PC[21]                                DFFR      Q        Out     0.367     0.367       -         
PC[21]                                             Net       -        -       1.021     -           2         
cpu_instance.iR.inst28_30_8                        LUT4      I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_8                        LUT4      F        Out     1.099     2.487       -         
inst28_30_8                                        Net       -        -       1.021     -           2         
cpu_instance.iR.inst28_30                          LUT4      I0       In      -         3.508       -         
cpu_instance.iR.inst28_30                          LUT4      F        Out     1.032     4.540       -         
inst28_30                                          Net       -        -       1.021     -           9         
cpu_instance.iR.inst32_0_a2_0                      LUT2      I0       In      -         5.561       -         
cpu_instance.iR.inst32_0_a2_0                      LUT2      F        Out     1.032     6.593       -         
N_7981                                             Net       -        -       1.387     -           69        
cpu_instance.iR.un232_rf_data_5[17]                LUT4      I0       In      -         7.980       -         
cpu_instance.iR.un232_rf_data_5[17]                LUT4      F        Out     1.032     9.012       -         
N_5589                                             Net       -        -       1.021     -           2         
cpu_instance.iR.un232_rf_data_7[17]                LUT3      I1       In      -         10.033      -         
cpu_instance.iR.un232_rf_data_7[17]                LUT3      F        Out     1.099     11.132      -         
rf_data\[31\]_8_16                                 Net       -        -       1.021     -           8         
cpu_instance.iR.OVER_i_0_a2_6_a3_14                LUT4      I1       In      -         12.153      -         
cpu_instance.iR.OVER_i_0_a2_6_a3_14                LUT4      F        Out     1.099     13.252      -         
OVER_i_0_a2_6_a3_14                                Net       -        -       0.766     -           1         
cpu_instance.iR.OVER_i_0_a2_6_a3_20                LUT4      I0       In      -         14.017      -         
cpu_instance.iR.OVER_i_0_a2_6_a3_20                LUT4      F        Out     1.032     15.049      -         
OVER_i_0_a2_6_a3_20                                Net       -        -       0.766     -           1         
cpu_instance.iR.OVER_i_0_a2_6_a3                   LUT4      I1       In      -         15.815      -         
cpu_instance.iR.OVER_i_0_a2_6_a3                   LUT4      F        Out     1.099     16.914      -         
OVER_i                                             Net       -        -       1.204     -           39        
cpu_instance.iR.rf_data\[31\]_20_45_1              LUT3      I0       In      -         18.118      -         
cpu_instance.iR.rf_data\[31\]_20_45_1              LUT3      F        Out     1.032     19.150      -         
rf_data\[31\]_20_45_1                              Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[31\]_20_45                LUT4      I1       In      -         19.916      -         
cpu_instance.iR.rf_data\[31\]_20_45                LUT4      F        Out     1.099     21.015      -         
rf_data\[31\]_20[7]                                Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_5[7]               LUT4      I2       In      -         21.780      -         
cpu_instance.iR.rf_data\[0\]_41_5[7]               LUT4      F        Out     0.822     22.602      -         
N_3265                                             Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_d[7]     LUT3      I0       In      -         23.368      -         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_d[7]     LUT3      F        Out     1.032     24.400      -         
rf_data\[0\]_41_10_i_o2_0_d[7]                     Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_1[7]     LUT4      I3       In      -         25.166      -         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_1[7]     LUT4      F        Out     0.626     25.792      -         
N_643                                              Net       -        -       1.021     -           7         
cpu_instance.iR.rf_data\[5\]_41_13[7]              LUT3      I1       In      -         26.813      -         
cpu_instance.iR.rf_data\[5\]_41_13[7]              LUT3      F        Out     1.099     27.912      -         
N_468                                              Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[5\]_41[7]                 LUT4      I0       In      -         28.677      -         
cpu_instance.iR.rf_data\[5\]_41[7]                 LUT4      F        Out     1.032     29.709      -         
rf_data\[5\]_41[7]                                 Net       -        -       0.000     -           1         
cpu_instance.rf_data\[5\][7]                       DFFRE     D        In      -         29.709      -         
==============================================================================================================
Total path delay (propagation time + setup) of 29.842 is 15.765(52.8%) logic and 14.077(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.423
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.290

    - Propagation time:                      29.709
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.419

    Number of logic level(s):                15
    Starting point:                          cpu_instance.PC[17] / Q
    Ending point:                            cpu_instance.rf_data\[5\][7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
cpu_instance.PC[17]                                DFFR      Q        Out     0.367     0.367       -         
PC[17]                                             Net       -        -       1.021     -           2         
cpu_instance.iR.inst28_30_9                        LUT4      I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                        LUT4      F        Out     1.099     2.487       -         
inst28_30_9                                        Net       -        -       1.021     -           2         
cpu_instance.iR.inst28_30                          LUT4      I1       In      -         3.508       -         
cpu_instance.iR.inst28_30                          LUT4      F        Out     1.099     4.607       -         
inst28_30                                          Net       -        -       1.021     -           9         
cpu_instance.iR.inst32_0_a2_0                      LUT2      I0       In      -         5.628       -         
cpu_instance.iR.inst32_0_a2_0                      LUT2      F        Out     1.032     6.660       -         
N_7981                                             Net       -        -       1.387     -           69        
cpu_instance.iR.un232_rf_data_1[17]                LUT4      I0       In      -         8.047       -         
cpu_instance.iR.un232_rf_data_1[17]                LUT4      F        Out     1.032     9.079       -         
N_5461                                             Net       -        -       1.021     -           2         
cpu_instance.iR.un232_rf_data_7[17]                LUT3      I0       In      -         10.100      -         
cpu_instance.iR.un232_rf_data_7[17]                LUT3      F        Out     1.032     11.132      -         
rf_data\[31\]_8_16                                 Net       -        -       1.021     -           8         
cpu_instance.iR.OVER_i_0_a2_6_a3_14                LUT4      I1       In      -         12.153      -         
cpu_instance.iR.OVER_i_0_a2_6_a3_14                LUT4      F        Out     1.099     13.252      -         
OVER_i_0_a2_6_a3_14                                Net       -        -       0.766     -           1         
cpu_instance.iR.OVER_i_0_a2_6_a3_20                LUT4      I0       In      -         14.017      -         
cpu_instance.iR.OVER_i_0_a2_6_a3_20                LUT4      F        Out     1.032     15.049      -         
OVER_i_0_a2_6_a3_20                                Net       -        -       0.766     -           1         
cpu_instance.iR.OVER_i_0_a2_6_a3                   LUT4      I1       In      -         15.815      -         
cpu_instance.iR.OVER_i_0_a2_6_a3                   LUT4      F        Out     1.099     16.914      -         
OVER_i                                             Net       -        -       1.204     -           39        
cpu_instance.iR.rf_data\[31\]_20_45_1              LUT3      I0       In      -         18.118      -         
cpu_instance.iR.rf_data\[31\]_20_45_1              LUT3      F        Out     1.032     19.150      -         
rf_data\[31\]_20_45_1                              Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[31\]_20_45                LUT4      I1       In      -         19.916      -         
cpu_instance.iR.rf_data\[31\]_20_45                LUT4      F        Out     1.099     21.015      -         
rf_data\[31\]_20[7]                                Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_5[7]               LUT4      I2       In      -         21.780      -         
cpu_instance.iR.rf_data\[0\]_41_5[7]               LUT4      F        Out     0.822     22.602      -         
N_3265                                             Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_d[7]     LUT3      I0       In      -         23.368      -         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_d[7]     LUT3      F        Out     1.032     24.400      -         
rf_data\[0\]_41_10_i_o2_0_d[7]                     Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_1[7]     LUT4      I3       In      -         25.166      -         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_1[7]     LUT4      F        Out     0.626     25.792      -         
N_643                                              Net       -        -       1.021     -           7         
cpu_instance.iR.rf_data\[5\]_41_13[7]              LUT3      I1       In      -         26.813      -         
cpu_instance.iR.rf_data\[5\]_41_13[7]              LUT3      F        Out     1.099     27.912      -         
N_468                                              Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[5\]_41[7]                 LUT4      I0       In      -         28.677      -         
cpu_instance.iR.rf_data\[5\]_41[7]                 LUT4      F        Out     1.032     29.709      -         
rf_data\[5\]_41[7]                                 Net       -        -       0.000     -           1         
cpu_instance.rf_data\[5\][7]                       DFFRE     D        In      -         29.709      -         
==============================================================================================================
Total path delay (propagation time + setup) of 29.842 is 15.765(52.8%) logic and 14.077(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.423
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.290

    - Propagation time:                      29.709
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.419

    Number of logic level(s):                15
    Starting point:                          cpu_instance.PC[17] / Q
    Ending point:                            cpu_instance.rf_data\[1\][7] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                               Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
cpu_instance.PC[17]                                DFFR      Q        Out     0.367     0.367       -         
PC[17]                                             Net       -        -       1.021     -           2         
cpu_instance.iR.inst28_30_9                        LUT4      I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                        LUT4      F        Out     1.099     2.487       -         
inst28_30_9                                        Net       -        -       1.021     -           2         
cpu_instance.iR.inst28_30                          LUT4      I1       In      -         3.508       -         
cpu_instance.iR.inst28_30                          LUT4      F        Out     1.099     4.607       -         
inst28_30                                          Net       -        -       1.021     -           9         
cpu_instance.iR.inst32_0_a2_0                      LUT2      I0       In      -         5.628       -         
cpu_instance.iR.inst32_0_a2_0                      LUT2      F        Out     1.032     6.660       -         
N_7981                                             Net       -        -       1.387     -           69        
cpu_instance.iR.un232_rf_data_5[17]                LUT4      I0       In      -         8.047       -         
cpu_instance.iR.un232_rf_data_5[17]                LUT4      F        Out     1.032     9.079       -         
N_5589                                             Net       -        -       1.021     -           2         
cpu_instance.iR.un232_rf_data_7[17]                LUT3      I1       In      -         10.100      -         
cpu_instance.iR.un232_rf_data_7[17]                LUT3      F        Out     1.099     11.199      -         
rf_data\[31\]_8_16                                 Net       -        -       1.021     -           8         
cpu_instance.iR.OVER_i_0_a2_6_a3_14                LUT4      I1       In      -         12.220      -         
cpu_instance.iR.OVER_i_0_a2_6_a3_14                LUT4      F        Out     1.099     13.319      -         
OVER_i_0_a2_6_a3_14                                Net       -        -       0.766     -           1         
cpu_instance.iR.OVER_i_0_a2_6_a3_20                LUT4      I0       In      -         14.085      -         
cpu_instance.iR.OVER_i_0_a2_6_a3_20                LUT4      F        Out     1.032     15.116      -         
OVER_i_0_a2_6_a3_20                                Net       -        -       0.766     -           1         
cpu_instance.iR.OVER_i_0_a2_6_a3                   LUT4      I1       In      -         15.882      -         
cpu_instance.iR.OVER_i_0_a2_6_a3                   LUT4      F        Out     1.099     16.981      -         
OVER_i                                             Net       -        -       1.204     -           39        
cpu_instance.iR.rf_data\[31\]_20_45_1              LUT3      I0       In      -         18.185      -         
cpu_instance.iR.rf_data\[31\]_20_45_1              LUT3      F        Out     1.032     19.217      -         
rf_data\[31\]_20_45_1                              Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[31\]_20_45                LUT4      I1       In      -         19.983      -         
cpu_instance.iR.rf_data\[31\]_20_45                LUT4      F        Out     1.099     21.082      -         
rf_data\[31\]_20[7]                                Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_5[7]               LUT4      I2       In      -         21.847      -         
cpu_instance.iR.rf_data\[0\]_41_5[7]               LUT4      F        Out     0.822     22.669      -         
N_3265                                             Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_d[7]     LUT3      I0       In      -         23.435      -         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_d[7]     LUT3      F        Out     1.032     24.467      -         
rf_data\[0\]_41_10_i_o2_0_d[7]                     Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_1[7]     LUT4      I3       In      -         25.233      -         
cpu_instance.iR.rf_data\[0\]_41_10_i_o2_0_1[7]     LUT4      F        Out     0.626     25.859      -         
N_643                                              Net       -        -       1.021     -           7         
cpu_instance.iR.rf_data\[1\]_41_13[7]              LUT3      I0       In      -         26.880      -         
cpu_instance.iR.rf_data\[1\]_41_13[7]              LUT3      F        Out     1.032     27.912      -         
N_3956                                             Net       -        -       0.766     -           1         
cpu_instance.iR.rf_data\[1\]_41[7]                 LUT4      I0       In      -         28.677      -         
cpu_instance.iR.rf_data\[1\]_41[7]                 LUT4      F        Out     1.032     29.709      -         
rf_data\[1\]_41[7]                                 Net       -        -       0.000     -           1         
cpu_instance.rf_data\[1\][7]                       DFFRE     D        In      -         29.709      -         
==============================================================================================================
Total path delay (propagation time + setup) of 29.842 is 15.765(52.8%) logic and 14.077(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                         Arrival           
Instance                     Reference     Type     Pin     Net               Time        Slack 
                             Clock                                                              
------------------------------------------------------------------------------------------------
cpu_instance.iR.rst_idup     System        INV      O       rst_idup          0.000       24.086
cpu_dout_i[0]                System        INV      O       cpu_dout_i[0]     0.000       24.269
cpu_dout_i[1]                System        INV      O       cpu_dout_i[1]     0.000       24.269
cpu_dout_i[2]                System        INV      O       cpu_dout_i[2]     0.000       24.269
led_B_c_i                    System        INV      O       led_B_c_i         0.000       24.269
led_G_c_i                    System        INV      O       led_G_c_i         0.000       24.269
led_R_c_i                    System        INV      O       led_R_c_i         0.000       24.269
================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                            Starting                                    Required           
Instance                    Reference     Type     Pin     Net          Time         Slack 
                            Clock                                                          
-------------------------------------------------------------------------------------------
cpu_instance.address[0]     System        DFFE     CE      rst_idup     25.290       24.086
cpu_instance.address[1]     System        DFFE     CE      rst_idup     25.290       24.086
cpu_instance.address[2]     System        DFFE     CE      rst_idup     25.290       24.086
cpu_instance.address[3]     System        DFFE     CE      rst_idup     25.290       24.086
cpu_instance.address[4]     System        DFFE     CE      rst_idup     25.290       24.086
cpu_instance.address[5]     System        DFFE     CE      rst_idup     25.290       24.086
cpu_instance.address[6]     System        DFFE     CE      rst_idup     25.290       24.086
cpu_instance.address[7]     System        DFFE     CE      rst_idup     25.290       24.086
cpu_instance.address[8]     System        DFFE     CE      rst_idup     25.290       24.086
cpu_instance.address[9]     System        DFFE     CE      rst_idup     25.290       24.086
===========================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srr:srsf/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srs:fp:148724:148988:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.423
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.290

    - Propagation time:                      1.204
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 24.086

    Number of logic level(s):                0
    Starting point:                          cpu_instance.iR.rst_idup / O
    Ending point:                            cpu_instance.address[0] / CE
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
cpu_instance.iR.rst_idup     INV      O        Out     0.000     0.000       -         
rst_idup                     Net      -        -       1.204     -           32        
cpu_instance.address[0]      DFFE     CE       In      -         1.204       -         
=======================================================================================
Total path delay (propagation time + setup) of 1.337 is 0.133(9.9%) logic and 1.204(90.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:35s; Memory used current: 438MB peak: 438MB)


Finished timing report (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:35s; Memory used current: 438MB peak: 438MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for top </a>

Mapping to part: gw1n_1qfn48-6
Cell usage:
ALU             269 uses
DFFE            37 uses
DFFN            3 uses
DFFNSE          3 uses
DFFR            38 uses
DFFRE           317 uses
GSR             1 use
INV             7 uses
MUX2_LUT5       189 uses
MUX2_LUT6       35 uses
LUT2            193 uses
LUT3            1444 uses
LUT4            1451 uses

I/O ports: 6
I/O primitives: 5
IBUF           2 uses
OBUF           3 uses

I/O Register bits:                  0
Register bits not including I/Os:   398 of 864 (46%)
Total load per clock:
   top|clk: 398

@S |Mapping Summary:
Total  LUTs: 3088 (268%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:35s; Memory used current: 438MB peak: 438MB)

Process took 0h:00m:36s realtime, 0h:00m:35s cputime
# Mon Mar 30 05:53:33 2020

###########################################################]

</pre></samp></body></html>
