Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: router_fifo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "router_fifo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "router_fifo"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : router_fifo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/chacha/Router1x3/FIFO/router_fifo_code/router_fifo.v" into library work
Parsing module <router_fifo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <router_fifo>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router_fifo>.
    Related source file is "/home/chacha/Router1x3/FIFO/router_fifo_code/router_fifo.v".
        width = 9
        depth = 16
    Found 144-bit register for signal <n0092[143:0]>.
    Found 5-bit register for signal <wr_ptr>.
    Found 7-bit register for signal <count>.
    Found 8-bit register for signal <Z_1_o_dff_55_OUT>.
    Found 1-bit register for signal <resetn_clock_DFF_166>.
    Found 5-bit register for signal <rd_ptr>.
    Found 1-bit register for signal <temp>.
    Found 7-bit subtractor for signal <count[6]_GND_1_o_sub_38_OUT> created at line 111.
    Found 5-bit adder for signal <wr_ptr[4]_GND_1_o_add_23_OUT> created at line 90.
    Found 7-bit adder for signal <n0134> created at line 107.
    Found 5-bit adder for signal <rd_ptr[4]_GND_1_o_add_46_OUT> created at line 138.
    Found 1-bit 16-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_35_o> created at line 106.
    Found 6-bit 16-to-1 multiplexer for signal <rd_ptr[3]_mem[15][7]_wide_mux_35_OUT> created at line 107.
    Found 8-bit 16-to-1 multiplexer for signal <rd_ptr[3]_mem[15][7]_wide_mux_45_OUT> created at line 137.
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 121
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 121
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 121
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 121
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 121
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 121
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 121
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 121
    Found 5-bit comparator equal for signal <empty> created at line 41
    Found 1-bit comparator not equal for signal <n0001> created at line 51
    Found 4-bit comparator equal for signal <wr_ptr[3]_rd_ptr[3]_equal_3_o> created at line 51
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  36 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <router_fifo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 2
 7-bit addsub                                          : 1
# Registers                                            : 7
 1-bit register                                        : 2
 144-bit register                                      : 1
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 1-bit comparator not equal                            : 1
 4-bit comparator equal                                : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 36
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 16
 6-bit 16-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 16
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <router_fifo>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
Unit <router_fifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit addsub                                          : 1
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 161
 Flip-Flops                                            : 161
# Comparators                                          : 3
 1-bit comparator not equal                            : 1
 4-bit comparator equal                                : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 161
 1-bit 16-to-1 multiplexer                             : 9
 1-bit 2-to-1 multiplexer                              : 151
 6-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router_fifo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router_fifo, actual ratio is 16.
FlipFlop rd_ptr_0 has been replicated 2 time(s)
FlipFlop rd_ptr_1 has been replicated 2 time(s)
FlipFlop rd_ptr_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 176
 Flip-Flops                                            : 176

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : router_fifo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 308
#      INV                         : 2
#      LUT2                        : 5
#      LUT3                        : 6
#      LUT4                        : 21
#      LUT5                        : 10
#      LUT6                        : 222
#      MUXF7                       : 28
#      MUXF8                       : 14
# FlipFlops/Latches                : 176
#      FD                          : 1
#      FDR                         : 154
#      FDRE                        : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 13
#      OBUF                        : 2
#      OBUFT                       : 8

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             176  out of   4800     3%  
 Number of Slice LUTs:                  266  out of   2400    11%  
    Number used as Logic:               266  out of   2400    11%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    278
   Number with an unused Flip Flop:     102  out of    278    36%  
   Number with an unused LUT:            12  out of    278     4%  
   Number of fully used LUT-FF pairs:   164  out of    278    58%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 176   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.423ns (Maximum Frequency: 226.106MHz)
   Minimum input arrival time before clock: 5.981ns
   Maximum output required time after clock: 6.686ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.423ns (frequency: 226.106MHz)
  Total number of paths / destination ports: 3849 / 196
-------------------------------------------------------------------------
Delay:               4.423ns (Levels of Logic = 3)
  Source:            rd_ptr_3 (FF)
  Destination:       mem_0_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: rd_ptr_3 to mem_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.447   1.278  rd_ptr_3 (rd_ptr_3)
     LUT4:I1->O           12   0.205   0.909  full_SW0 (N6)
     LUT6:I5->O           19   0.205   1.072  full (full_OBUF)
     LUT6:I5->O            1   0.205   0.000  mem_0_0_rstpot (mem_0_0_rstpot)
     FDR:D                     0.102          mem_0_0
    ----------------------------------------
    Total                      4.423ns (1.164ns logic, 3.259ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 790 / 343
-------------------------------------------------------------------------
Offset:              5.981ns (Levels of Logic = 2)
  Source:            soft_reset (PAD)
  Destination:       count_1 (FF)
  Destination Clock: clock rising

  Data Path: soft_reset to count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           150   1.222   2.113  soft_reset_IBUF (soft_reset_IBUF)
     LUT2:I0->O          156   0.203   2.013  Mcount_wr_ptr_val1 (Mcount_wr_ptr_val)
     FDRE:R                    0.430          wr_ptr_0
    ----------------------------------------
    Total                      5.981ns (1.855ns logic, 4.126ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 36 / 10
-------------------------------------------------------------------------
Offset:              6.686ns (Levels of Logic = 3)
  Source:            rd_ptr_3 (FF)
  Destination:       full (PAD)
  Source Clock:      clock rising

  Data Path: rd_ptr_3 to full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            18   0.447   1.278  rd_ptr_3 (rd_ptr_3)
     LUT4:I1->O           12   0.205   0.909  full_SW0 (N6)
     LUT6:I5->O           19   0.205   1.071  full (full_OBUF)
     OBUF:I->O                 2.571          full_OBUF (full)
    ----------------------------------------
    Total                      6.686ns (3.428ns logic, 3.258ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.423|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 3.28 secs
 
--> 


Total memory usage is 376660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

