ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB258:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "25flash.h"
  26:Core/Src/main.c **** #include "neopixel.h"
  27:Core/Src/main.c **** #include "buzzer.h"
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  49:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  50:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  55:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  56:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  59:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  60:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  61:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch1_trig;
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** UART_HandleTypeDef huart1;
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE BEGIN PV */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE END PV */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  70:Core/Src/main.c **** void SystemClock_Config(void);
  71:Core/Src/main.c **** static void MX_GPIO_Init(void);
  72:Core/Src/main.c **** static void MX_DMA_Init(void);
  73:Core/Src/main.c **** static void MX_ADC1_Init(void);
  74:Core/Src/main.c **** static void MX_I2C1_Init(void);
  75:Core/Src/main.c **** static void MX_I2C2_Init(void);
  76:Core/Src/main.c **** static void MX_I2C3_Init(void);
  77:Core/Src/main.c **** static void MX_RTC_Init(void);
  78:Core/Src/main.c **** static void MX_SPI1_Init(void);
  79:Core/Src/main.c **** static void MX_SPI2_Init(void);
  80:Core/Src/main.c **** static void MX_SPI3_Init(void);
  81:Core/Src/main.c **** static void MX_TIM3_Init(void);
  82:Core/Src/main.c **** static void MX_TIM4_Init(void);
  83:Core/Src/main.c **** static void MX_TIM5_Init(void);
  84:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  85:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /* USER CODE END PFP */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 3


  89:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  90:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* USER CODE END 0 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /**
  95:Core/Src/main.c ****   * @brief  The application entry point.
  96:Core/Src/main.c ****   * @retval int
  97:Core/Src/main.c ****   */
  98:Core/Src/main.c **** int main(void)
  99:Core/Src/main.c **** {
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE END 1 */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 108:Core/Src/main.c ****   HAL_Init();
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END Init */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Configure the system clock */
 115:Core/Src/main.c ****   SystemClock_Config();
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE END SysInit */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Initialize all configured peripherals */
 122:Core/Src/main.c ****   MX_GPIO_Init();
 123:Core/Src/main.c ****   MX_DMA_Init();
 124:Core/Src/main.c ****   MX_ADC1_Init();
 125:Core/Src/main.c ****   MX_I2C1_Init();
 126:Core/Src/main.c ****   MX_I2C2_Init();
 127:Core/Src/main.c ****   MX_I2C3_Init();
 128:Core/Src/main.c ****   MX_RTC_Init();
 129:Core/Src/main.c ****   MX_SPI1_Init();
 130:Core/Src/main.c ****   MX_SPI2_Init();
 131:Core/Src/main.c ****   MX_SPI3_Init();
 132:Core/Src/main.c ****   MX_TIM3_Init();
 133:Core/Src/main.c ****   MX_TIM4_Init();
 134:Core/Src/main.c ****   MX_TIM5_Init();
 135:Core/Src/main.c ****   MX_USART1_UART_Init();
 136:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 137:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* USER CODE END 2 */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* Infinite loop */
 142:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 143:Core/Src/main.c ****   while (1)
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****     /* USER CODE END WHILE */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 148:Core/Src/main.c ****   }
 149:Core/Src/main.c ****   /* USER CODE END 3 */
 150:Core/Src/main.c **** }
 151:Core/Src/main.c **** 
 152:Core/Src/main.c **** /**
 153:Core/Src/main.c ****   * @brief System Clock Configuration
 154:Core/Src/main.c ****   * @retval None
 155:Core/Src/main.c ****   */
 156:Core/Src/main.c **** void SystemClock_Config(void)
 157:Core/Src/main.c **** {
 158:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 159:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 164:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 167:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 171:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****     Error_Handler();
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c ****     Error_Handler();
 195:Core/Src/main.c ****   }
 196:Core/Src/main.c **** }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** /**
 199:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 200:Core/Src/main.c ****   * @param None
 201:Core/Src/main.c ****   * @retval None
 202:Core/Src/main.c ****   */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 5


 203:Core/Src/main.c **** static void MX_ADC1_Init(void)
 204:Core/Src/main.c **** {
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 217:Core/Src/main.c ****   */
 218:Core/Src/main.c ****   hadc1.Instance = ADC1;
 219:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 220:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 221:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 222:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 223:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 224:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 225:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 226:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 227:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 228:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 229:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 230:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 236:Core/Src/main.c ****   */
 237:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 238:Core/Src/main.c ****   sConfig.Rank = 1;
 239:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 240:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 241:Core/Src/main.c ****   {
 242:Core/Src/main.c ****     Error_Handler();
 243:Core/Src/main.c ****   }
 244:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** }
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** /**
 251:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 252:Core/Src/main.c ****   * @param None
 253:Core/Src/main.c ****   * @retval None
 254:Core/Src/main.c ****   */
 255:Core/Src/main.c **** static void MX_I2C1_Init(void)
 256:Core/Src/main.c **** {
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 259:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 265:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 266:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 267:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 268:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 269:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 270:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 271:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 272:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 273:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 274:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     Error_Handler();
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** }
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** /**
 285:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 286:Core/Src/main.c ****   * @param None
 287:Core/Src/main.c ****   * @retval None
 288:Core/Src/main.c ****   */
 289:Core/Src/main.c **** static void MX_I2C2_Init(void)
 290:Core/Src/main.c **** {
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 299:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 300:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 301:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 302:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 303:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 304:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 305:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 306:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 307:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 308:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 309:Core/Src/main.c ****   {
 310:Core/Src/main.c ****     Error_Handler();
 311:Core/Src/main.c ****   }
 312:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c **** /**
 319:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 320:Core/Src/main.c ****   * @param None
 321:Core/Src/main.c ****   * @retval None
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c **** static void MX_I2C3_Init(void)
 324:Core/Src/main.c **** {
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 333:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 334:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 335:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 336:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 337:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 338:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 339:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 340:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 341:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 342:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 343:Core/Src/main.c ****   {
 344:Core/Src/main.c ****     Error_Handler();
 345:Core/Src/main.c ****   }
 346:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** }
 351:Core/Src/main.c **** 
 352:Core/Src/main.c **** /**
 353:Core/Src/main.c ****   * @brief RTC Initialization Function
 354:Core/Src/main.c ****   * @param None
 355:Core/Src/main.c ****   * @retval None
 356:Core/Src/main.c ****   */
 357:Core/Src/main.c **** static void MX_RTC_Init(void)
 358:Core/Src/main.c **** {
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /** Initialize RTC Only
 369:Core/Src/main.c ****   */
 370:Core/Src/main.c ****   hrtc.Instance = RTC;
 371:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 372:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 373:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 8


 374:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 375:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 376:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 377:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 378:Core/Src/main.c ****   {
 379:Core/Src/main.c ****     Error_Handler();
 380:Core/Src/main.c ****   }
 381:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** }
 386:Core/Src/main.c **** 
 387:Core/Src/main.c **** /**
 388:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 389:Core/Src/main.c ****   * @param None
 390:Core/Src/main.c ****   * @retval None
 391:Core/Src/main.c ****   */
 392:Core/Src/main.c **** static void MX_SPI1_Init(void)
 393:Core/Src/main.c **** {
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 402:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 403:Core/Src/main.c ****   hspi1.Instance = SPI1;
 404:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 405:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 406:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 407:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 408:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 409:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 410:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 411:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 412:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 413:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 414:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 415:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 416:Core/Src/main.c ****   {
 417:Core/Src/main.c ****     Error_Handler();
 418:Core/Src/main.c ****   }
 419:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 422:Core/Src/main.c **** 
 423:Core/Src/main.c **** }
 424:Core/Src/main.c **** 
 425:Core/Src/main.c **** /**
 426:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 427:Core/Src/main.c ****   * @param None
 428:Core/Src/main.c ****   * @retval None
 429:Core/Src/main.c ****   */
 430:Core/Src/main.c **** static void MX_SPI2_Init(void)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 9


 431:Core/Src/main.c **** {
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 440:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 441:Core/Src/main.c ****   hspi2.Instance = SPI2;
 442:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 443:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 444:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 445:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 446:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 447:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 448:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 449:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 450:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 451:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 452:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 453:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 454:Core/Src/main.c ****   {
 455:Core/Src/main.c ****     Error_Handler();
 456:Core/Src/main.c ****   }
 457:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c **** }
 462:Core/Src/main.c **** 
 463:Core/Src/main.c **** /**
 464:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 465:Core/Src/main.c ****   * @param None
 466:Core/Src/main.c ****   * @retval None
 467:Core/Src/main.c ****   */
 468:Core/Src/main.c **** static void MX_SPI3_Init(void)
 469:Core/Src/main.c **** {
 470:Core/Src/main.c **** 
 471:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 472:Core/Src/main.c **** 
 473:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 478:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 479:Core/Src/main.c ****   hspi3.Instance = SPI3;
 480:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 481:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 482:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 483:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 484:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 485:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 486:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 487:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 10


 488:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 489:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 490:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 491:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 492:Core/Src/main.c ****   {
 493:Core/Src/main.c ****     Error_Handler();
 494:Core/Src/main.c ****   }
 495:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 498:Core/Src/main.c **** 
 499:Core/Src/main.c **** }
 500:Core/Src/main.c **** 
 501:Core/Src/main.c **** /**
 502:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 503:Core/Src/main.c ****   * @param None
 504:Core/Src/main.c ****   * @retval None
 505:Core/Src/main.c ****   */
 506:Core/Src/main.c **** static void MX_TIM3_Init(void)
 507:Core/Src/main.c **** {
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 514:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 515:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 520:Core/Src/main.c ****   htim3.Instance = TIM3;
 521:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 522:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 523:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 524:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 525:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 526:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 527:Core/Src/main.c ****   {
 528:Core/Src/main.c ****     Error_Handler();
 529:Core/Src/main.c ****   }
 530:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 531:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 532:Core/Src/main.c ****   {
 533:Core/Src/main.c ****     Error_Handler();
 534:Core/Src/main.c ****   }
 535:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 536:Core/Src/main.c ****   {
 537:Core/Src/main.c ****     Error_Handler();
 538:Core/Src/main.c ****   }
 539:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 540:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 541:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 542:Core/Src/main.c ****   {
 543:Core/Src/main.c ****     Error_Handler();
 544:Core/Src/main.c ****   }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 11


 545:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 546:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 547:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 548:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 549:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 550:Core/Src/main.c ****   {
 551:Core/Src/main.c ****     Error_Handler();
 552:Core/Src/main.c ****   }
 553:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 556:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 557:Core/Src/main.c **** 
 558:Core/Src/main.c **** }
 559:Core/Src/main.c **** 
 560:Core/Src/main.c **** /**
 561:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 562:Core/Src/main.c ****   * @param None
 563:Core/Src/main.c ****   * @retval None
 564:Core/Src/main.c ****   */
 565:Core/Src/main.c **** static void MX_TIM4_Init(void)
 566:Core/Src/main.c **** {
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 569:Core/Src/main.c **** 
 570:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 571:Core/Src/main.c **** 
 572:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 573:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 574:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 579:Core/Src/main.c ****   htim4.Instance = TIM4;
 580:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 581:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 582:Core/Src/main.c ****   htim4.Init.Period = 65535;
 583:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 584:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 585:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 586:Core/Src/main.c ****   {
 587:Core/Src/main.c ****     Error_Handler();
 588:Core/Src/main.c ****   }
 589:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 590:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 591:Core/Src/main.c ****   {
 592:Core/Src/main.c ****     Error_Handler();
 593:Core/Src/main.c ****   }
 594:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 595:Core/Src/main.c ****   {
 596:Core/Src/main.c ****     Error_Handler();
 597:Core/Src/main.c ****   }
 598:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 599:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 600:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 601:Core/Src/main.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 12


 602:Core/Src/main.c ****     Error_Handler();
 603:Core/Src/main.c ****   }
 604:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 605:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 606:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 607:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 608:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 609:Core/Src/main.c ****   {
 610:Core/Src/main.c ****     Error_Handler();
 611:Core/Src/main.c ****   }
 612:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 613:Core/Src/main.c ****   {
 614:Core/Src/main.c ****     Error_Handler();
 615:Core/Src/main.c ****   }
 616:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 619:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim4);
 620:Core/Src/main.c **** 
 621:Core/Src/main.c **** }
 622:Core/Src/main.c **** 
 623:Core/Src/main.c **** /**
 624:Core/Src/main.c ****   * @brief TIM5 Initialization Function
 625:Core/Src/main.c ****   * @param None
 626:Core/Src/main.c ****   * @retval None
 627:Core/Src/main.c ****   */
 628:Core/Src/main.c **** static void MX_TIM5_Init(void)
 629:Core/Src/main.c **** {
 630:Core/Src/main.c **** 
 631:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 632:Core/Src/main.c **** 
 633:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 634:Core/Src/main.c **** 
 635:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 636:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 637:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 638:Core/Src/main.c **** 
 639:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 640:Core/Src/main.c **** 
 641:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 642:Core/Src/main.c ****   htim5.Instance = TIM5;
 643:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 644:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 645:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 646:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 647:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 648:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 649:Core/Src/main.c ****   {
 650:Core/Src/main.c ****     Error_Handler();
 651:Core/Src/main.c ****   }
 652:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 653:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 654:Core/Src/main.c ****   {
 655:Core/Src/main.c ****     Error_Handler();
 656:Core/Src/main.c ****   }
 657:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 658:Core/Src/main.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 13


 659:Core/Src/main.c ****     Error_Handler();
 660:Core/Src/main.c ****   }
 661:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 662:Core/Src/main.c ****   {
 663:Core/Src/main.c ****     Error_Handler();
 664:Core/Src/main.c ****   }
 665:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 666:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 667:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 668:Core/Src/main.c ****   {
 669:Core/Src/main.c ****     Error_Handler();
 670:Core/Src/main.c ****   }
 671:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 672:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 673:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 674:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 675:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 676:Core/Src/main.c ****   {
 677:Core/Src/main.c ****     Error_Handler();
 678:Core/Src/main.c ****   }
 679:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 680:Core/Src/main.c ****   {
 681:Core/Src/main.c ****     Error_Handler();
 682:Core/Src/main.c ****   }
 683:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 684:Core/Src/main.c ****   {
 685:Core/Src/main.c ****     Error_Handler();
 686:Core/Src/main.c ****   }
 687:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 688:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 689:Core/Src/main.c ****   {
 690:Core/Src/main.c ****     Error_Handler();
 691:Core/Src/main.c ****   }
 692:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 693:Core/Src/main.c **** 
 694:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 695:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
 696:Core/Src/main.c **** 
 697:Core/Src/main.c **** }
 698:Core/Src/main.c **** 
 699:Core/Src/main.c **** /**
 700:Core/Src/main.c ****   * @brief USART1 Initialization Function
 701:Core/Src/main.c ****   * @param None
 702:Core/Src/main.c ****   * @retval None
 703:Core/Src/main.c ****   */
 704:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 705:Core/Src/main.c **** {
 706:Core/Src/main.c **** 
 707:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 708:Core/Src/main.c **** 
 709:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 710:Core/Src/main.c **** 
 711:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 712:Core/Src/main.c **** 
 713:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 714:Core/Src/main.c ****   huart1.Instance = USART1;
 715:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 14


 716:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 717:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 718:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 719:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 720:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 721:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 722:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 723:Core/Src/main.c ****   {
 724:Core/Src/main.c ****     Error_Handler();
 725:Core/Src/main.c ****   }
 726:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 727:Core/Src/main.c **** 
 728:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 729:Core/Src/main.c **** 
 730:Core/Src/main.c **** }
 731:Core/Src/main.c **** 
 732:Core/Src/main.c **** /**
 733:Core/Src/main.c ****   * Enable DMA controller clock
 734:Core/Src/main.c ****   */
 735:Core/Src/main.c **** static void MX_DMA_Init(void)
 736:Core/Src/main.c **** {
 737:Core/Src/main.c **** 
 738:Core/Src/main.c ****   /* DMA controller clock enable */
 739:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 740:Core/Src/main.c **** 
 741:Core/Src/main.c ****   /* DMA interrupt init */
 742:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 743:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 744:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 745:Core/Src/main.c **** 
 746:Core/Src/main.c **** }
 747:Core/Src/main.c **** 
 748:Core/Src/main.c **** /**
 749:Core/Src/main.c ****   * @brief GPIO Initialization Function
 750:Core/Src/main.c ****   * @param None
 751:Core/Src/main.c ****   * @retval None
 752:Core/Src/main.c ****   */
 753:Core/Src/main.c **** static void MX_GPIO_Init(void)
 754:Core/Src/main.c **** {
  28              		.loc 1 754 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              		.cfi_def_cfa_offset 36
  34              		.cfi_offset 4, -36
  35              		.cfi_offset 5, -32
  36              		.cfi_offset 6, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 8BB0     		sub	sp, sp, #44
  44              		.cfi_def_cfa_offset 80
 755:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 15


  45              		.loc 1 755 3 view .LVU1
  46              		.loc 1 755 20 is_stmt 0 view .LVU2
  47 0006 05AD     		add	r5, sp, #20
  48 0008 0024     		movs	r4, #0
  49 000a 0594     		str	r4, [sp, #20]
  50 000c 0694     		str	r4, [sp, #24]
  51 000e 0794     		str	r4, [sp, #28]
  52 0010 0894     		str	r4, [sp, #32]
  53 0012 0994     		str	r4, [sp, #36]
 756:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 757:Core/Src/main.c **** 
 758:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 759:Core/Src/main.c **** 
 760:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 761:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 761 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 761 3 view .LVU4
  57 0014 0094     		str	r4, [sp]
  58              		.loc 1 761 3 view .LVU5
  59 0016 4A4B     		ldr	r3, .L3
  60 0018 1A6B     		ldr	r2, [r3, #48]
  61 001a 42F00402 		orr	r2, r2, #4
  62 001e 1A63     		str	r2, [r3, #48]
  63              		.loc 1 761 3 view .LVU6
  64 0020 1A6B     		ldr	r2, [r3, #48]
  65 0022 02F00402 		and	r2, r2, #4
  66 0026 0092     		str	r2, [sp]
  67              		.loc 1 761 3 view .LVU7
  68 0028 009A     		ldr	r2, [sp]
  69              	.LBE4:
  70              		.loc 1 761 3 view .LVU8
 762:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  71              		.loc 1 762 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 762 3 view .LVU10
  74 002a 0194     		str	r4, [sp, #4]
  75              		.loc 1 762 3 view .LVU11
  76 002c 1A6B     		ldr	r2, [r3, #48]
  77 002e 42F08002 		orr	r2, r2, #128
  78 0032 1A63     		str	r2, [r3, #48]
  79              		.loc 1 762 3 view .LVU12
  80 0034 1A6B     		ldr	r2, [r3, #48]
  81 0036 02F08002 		and	r2, r2, #128
  82 003a 0192     		str	r2, [sp, #4]
  83              		.loc 1 762 3 view .LVU13
  84 003c 019A     		ldr	r2, [sp, #4]
  85              	.LBE5:
  86              		.loc 1 762 3 view .LVU14
 763:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  87              		.loc 1 763 3 view .LVU15
  88              	.LBB6:
  89              		.loc 1 763 3 view .LVU16
  90 003e 0294     		str	r4, [sp, #8]
  91              		.loc 1 763 3 view .LVU17
  92 0040 1A6B     		ldr	r2, [r3, #48]
  93 0042 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 16


  94 0046 1A63     		str	r2, [r3, #48]
  95              		.loc 1 763 3 view .LVU18
  96 0048 1A6B     		ldr	r2, [r3, #48]
  97 004a 02F00102 		and	r2, r2, #1
  98 004e 0292     		str	r2, [sp, #8]
  99              		.loc 1 763 3 view .LVU19
 100 0050 029A     		ldr	r2, [sp, #8]
 101              	.LBE6:
 102              		.loc 1 763 3 view .LVU20
 764:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 103              		.loc 1 764 3 view .LVU21
 104              	.LBB7:
 105              		.loc 1 764 3 view .LVU22
 106 0052 0394     		str	r4, [sp, #12]
 107              		.loc 1 764 3 view .LVU23
 108 0054 1A6B     		ldr	r2, [r3, #48]
 109 0056 42F00202 		orr	r2, r2, #2
 110 005a 1A63     		str	r2, [r3, #48]
 111              		.loc 1 764 3 view .LVU24
 112 005c 1A6B     		ldr	r2, [r3, #48]
 113 005e 02F00202 		and	r2, r2, #2
 114 0062 0392     		str	r2, [sp, #12]
 115              		.loc 1 764 3 view .LVU25
 116 0064 039A     		ldr	r2, [sp, #12]
 117              	.LBE7:
 118              		.loc 1 764 3 view .LVU26
 765:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 119              		.loc 1 765 3 view .LVU27
 120              	.LBB8:
 121              		.loc 1 765 3 view .LVU28
 122 0066 0494     		str	r4, [sp, #16]
 123              		.loc 1 765 3 view .LVU29
 124 0068 1A6B     		ldr	r2, [r3, #48]
 125 006a 42F00802 		orr	r2, r2, #8
 126 006e 1A63     		str	r2, [r3, #48]
 127              		.loc 1 765 3 view .LVU30
 128 0070 1B6B     		ldr	r3, [r3, #48]
 129 0072 03F00803 		and	r3, r3, #8
 130 0076 0493     		str	r3, [sp, #16]
 131              		.loc 1 765 3 view .LVU31
 132 0078 049B     		ldr	r3, [sp, #16]
 133              	.LBE8:
 134              		.loc 1 765 3 view .LVU32
 766:Core/Src/main.c **** 
 767:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 768:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin, GPIO_PIN_RESET);
 135              		.loc 1 768 3 view .LVU33
 136 007a 324E     		ldr	r6, .L3+4
 137 007c 2246     		mov	r2, r4
 138 007e 40F28911 		movw	r1, #393
 139 0082 3046     		mov	r0, r6
 140 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL0:
 769:Core/Src/main.c **** 
 770:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 771:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, FLASH_NSS_Pin|FLASH_WP_Pin, GPIO_PIN_SET);
 142              		.loc 1 771 3 view .LVU34
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 17


 143 0088 0122     		movs	r2, #1
 144 008a 3021     		movs	r1, #48
 145 008c 3046     		mov	r0, r6
 146 008e FFF7FEFF 		bl	HAL_GPIO_WritePin
 147              	.LVL1:
 772:Core/Src/main.c **** 
 773:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 774:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LORA_DIO1_Pin|EEP_WP_Pin, GPIO_PIN_RESET);
 148              		.loc 1 774 3 view .LVU35
 149 0092 DFF8B480 		ldr	r8, .L3+8
 150 0096 2246     		mov	r2, r4
 151 0098 2121     		movs	r1, #33
 152 009a 4046     		mov	r0, r8
 153 009c FFF7FEFF 		bl	HAL_GPIO_WritePin
 154              	.LVL2:
 775:Core/Src/main.c **** 
 776:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 777:Core/Src/main.c ****   HAL_GPIO_WritePin(LORA_NRST_GPIO_Port, LORA_NRST_Pin, GPIO_PIN_RESET);
 155              		.loc 1 777 3 view .LVU36
 156 00a0 DFF8A890 		ldr	r9, .L3+12
 157 00a4 2246     		mov	r2, r4
 158 00a6 0421     		movs	r1, #4
 159 00a8 4846     		mov	r0, r9
 160 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 161              	.LVL3:
 778:Core/Src/main.c **** 
 779:Core/Src/main.c ****   /*Configure GPIO pins : CAM_CTRL_Pin BUZZER_Pin PYRO1_Pin PYRO2_Pin */
 780:Core/Src/main.c ****   GPIO_InitStruct.Pin = CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin;
 162              		.loc 1 780 3 view .LVU37
 163              		.loc 1 780 23 is_stmt 0 view .LVU38
 164 00ae 40F28913 		movw	r3, #393
 165 00b2 0593     		str	r3, [sp, #20]
 781:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 166              		.loc 1 781 3 is_stmt 1 view .LVU39
 167              		.loc 1 781 24 is_stmt 0 view .LVU40
 168 00b4 0127     		movs	r7, #1
 169 00b6 0697     		str	r7, [sp, #24]
 782:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 782 3 is_stmt 1 view .LVU41
 171              		.loc 1 782 24 is_stmt 0 view .LVU42
 172 00b8 0794     		str	r4, [sp, #28]
 783:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 173              		.loc 1 783 3 is_stmt 1 view .LVU43
 174              		.loc 1 783 25 is_stmt 0 view .LVU44
 175 00ba 0894     		str	r4, [sp, #32]
 784:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 176              		.loc 1 784 3 is_stmt 1 view .LVU45
 177 00bc 2946     		mov	r1, r5
 178 00be 3046     		mov	r0, r6
 179 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
 785:Core/Src/main.c **** 
 786:Core/Src/main.c ****   /*Configure GPIO pins : FLASH_NSS_Pin FLASH_WP_Pin */
 787:Core/Src/main.c ****   GPIO_InitStruct.Pin = FLASH_NSS_Pin|FLASH_WP_Pin;
 181              		.loc 1 787 3 view .LVU46
 182              		.loc 1 787 23 is_stmt 0 view .LVU47
 183 00c4 3023     		movs	r3, #48
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 18


 184 00c6 0593     		str	r3, [sp, #20]
 788:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 185              		.loc 1 788 3 is_stmt 1 view .LVU48
 186              		.loc 1 788 24 is_stmt 0 view .LVU49
 187 00c8 0697     		str	r7, [sp, #24]
 789:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 789 3 is_stmt 1 view .LVU50
 189              		.loc 1 789 24 is_stmt 0 view .LVU51
 190 00ca 0794     		str	r4, [sp, #28]
 790:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 191              		.loc 1 790 3 is_stmt 1 view .LVU52
 192              		.loc 1 790 25 is_stmt 0 view .LVU53
 193 00cc 0323     		movs	r3, #3
 194 00ce 0893     		str	r3, [sp, #32]
 791:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 195              		.loc 1 791 3 is_stmt 1 view .LVU54
 196 00d0 2946     		mov	r1, r5
 197 00d2 3046     		mov	r0, r6
 198 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL5:
 792:Core/Src/main.c **** 
 793:Core/Src/main.c ****   /*Configure GPIO pins : LORA_DIO1_Pin EEP_WP_Pin */
 794:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_DIO1_Pin|EEP_WP_Pin;
 200              		.loc 1 794 3 view .LVU55
 201              		.loc 1 794 23 is_stmt 0 view .LVU56
 202 00d8 2123     		movs	r3, #33
 203 00da 0593     		str	r3, [sp, #20]
 795:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 204              		.loc 1 795 3 is_stmt 1 view .LVU57
 205              		.loc 1 795 24 is_stmt 0 view .LVU58
 206 00dc 0697     		str	r7, [sp, #24]
 796:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 796 3 is_stmt 1 view .LVU59
 208              		.loc 1 796 24 is_stmt 0 view .LVU60
 209 00de 0794     		str	r4, [sp, #28]
 797:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 797 3 is_stmt 1 view .LVU61
 211              		.loc 1 797 25 is_stmt 0 view .LVU62
 212 00e0 0894     		str	r4, [sp, #32]
 798:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 213              		.loc 1 798 3 is_stmt 1 view .LVU63
 214 00e2 2946     		mov	r1, r5
 215 00e4 4046     		mov	r0, r8
 216 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL6:
 799:Core/Src/main.c **** 
 800:Core/Src/main.c ****   /*Configure GPIO pin : LORA_IO0_Pin */
 801:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_IO0_Pin;
 218              		.loc 1 801 3 view .LVU64
 219              		.loc 1 801 23 is_stmt 0 view .LVU65
 220 00ea 0223     		movs	r3, #2
 221 00ec 0593     		str	r3, [sp, #20]
 802:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 222              		.loc 1 802 3 is_stmt 1 view .LVU66
 223              		.loc 1 802 24 is_stmt 0 view .LVU67
 224 00ee 0694     		str	r4, [sp, #24]
 803:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 19


 225              		.loc 1 803 3 is_stmt 1 view .LVU68
 226              		.loc 1 803 24 is_stmt 0 view .LVU69
 227 00f0 0794     		str	r4, [sp, #28]
 804:Core/Src/main.c ****   HAL_GPIO_Init(LORA_IO0_GPIO_Port, &GPIO_InitStruct);
 228              		.loc 1 804 3 is_stmt 1 view .LVU70
 229 00f2 2946     		mov	r1, r5
 230 00f4 4046     		mov	r0, r8
 231 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL7:
 805:Core/Src/main.c **** 
 806:Core/Src/main.c ****   /*Configure GPIO pin : BMP_INT_Pin */
 807:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_INT_Pin;
 233              		.loc 1 807 3 view .LVU71
 234              		.loc 1 807 23 is_stmt 0 view .LVU72
 235 00fa 4FF0040A 		mov	r10, #4
 236 00fe CDF814A0 		str	r10, [sp, #20]
 808:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 237              		.loc 1 808 3 is_stmt 1 view .LVU73
 238              		.loc 1 808 24 is_stmt 0 view .LVU74
 239 0102 4FF4881B 		mov	fp, #1114112
 240 0106 CDF818B0 		str	fp, [sp, #24]
 809:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 241              		.loc 1 809 3 is_stmt 1 view .LVU75
 242              		.loc 1 809 24 is_stmt 0 view .LVU76
 243 010a 0794     		str	r4, [sp, #28]
 810:Core/Src/main.c ****   HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 244              		.loc 1 810 3 is_stmt 1 view .LVU77
 245 010c 2946     		mov	r1, r5
 246 010e 4046     		mov	r0, r8
 247 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 248              	.LVL8:
 811:Core/Src/main.c **** 
 812:Core/Src/main.c ****   /*Configure GPIO pin : IMU_INT1_Pin */
 813:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU_INT1_Pin;
 249              		.loc 1 813 3 view .LVU78
 250              		.loc 1 813 23 is_stmt 0 view .LVU79
 251 0114 4023     		movs	r3, #64
 252 0116 0593     		str	r3, [sp, #20]
 814:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 253              		.loc 1 814 3 is_stmt 1 view .LVU80
 254              		.loc 1 814 24 is_stmt 0 view .LVU81
 255 0118 CDF818B0 		str	fp, [sp, #24]
 815:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 815 3 is_stmt 1 view .LVU82
 257              		.loc 1 815 24 is_stmt 0 view .LVU83
 258 011c 0794     		str	r4, [sp, #28]
 816:Core/Src/main.c ****   HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 259              		.loc 1 816 3 is_stmt 1 view .LVU84
 260 011e 2946     		mov	r1, r5
 261 0120 3046     		mov	r0, r6
 262 0122 FFF7FEFF 		bl	HAL_GPIO_Init
 263              	.LVL9:
 817:Core/Src/main.c **** 
 818:Core/Src/main.c ****   /*Configure GPIO pin : LORA_NRST_Pin */
 819:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_NRST_Pin;
 264              		.loc 1 819 3 view .LVU85
 265              		.loc 1 819 23 is_stmt 0 view .LVU86
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 20


 266 0126 CDF814A0 		str	r10, [sp, #20]
 820:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 267              		.loc 1 820 3 is_stmt 1 view .LVU87
 268              		.loc 1 820 24 is_stmt 0 view .LVU88
 269 012a 0697     		str	r7, [sp, #24]
 821:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 270              		.loc 1 821 3 is_stmt 1 view .LVU89
 271              		.loc 1 821 24 is_stmt 0 view .LVU90
 272 012c 0794     		str	r4, [sp, #28]
 822:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 273              		.loc 1 822 3 is_stmt 1 view .LVU91
 274              		.loc 1 822 25 is_stmt 0 view .LVU92
 275 012e 0894     		str	r4, [sp, #32]
 823:Core/Src/main.c ****   HAL_GPIO_Init(LORA_NRST_GPIO_Port, &GPIO_InitStruct);
 276              		.loc 1 823 3 is_stmt 1 view .LVU93
 277 0130 2946     		mov	r1, r5
 278 0132 4846     		mov	r0, r9
 279 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 280              	.LVL10:
 824:Core/Src/main.c **** 
 825:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 826:Core/Src/main.c **** 
 827:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 828:Core/Src/main.c **** }
 281              		.loc 1 828 1 is_stmt 0 view .LVU94
 282 0138 0BB0     		add	sp, sp, #44
 283              		.cfi_def_cfa_offset 36
 284              		@ sp needed
 285 013a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 286              	.L4:
 287 013e 00BF     		.align	2
 288              	.L3:
 289 0140 00380240 		.word	1073887232
 290 0144 00080240 		.word	1073874944
 291 0148 00040240 		.word	1073873920
 292 014c 000C0240 		.word	1073875968
 293              		.cfi_endproc
 294              	.LFE258:
 296              		.section	.text.MX_DMA_Init,"ax",%progbits
 297              		.align	1
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 302              	MX_DMA_Init:
 303              	.LFB257:
 736:Core/Src/main.c **** 
 304              		.loc 1 736 1 is_stmt 1 view -0
 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 8
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308 0000 00B5     		push	{lr}
 309              		.cfi_def_cfa_offset 4
 310              		.cfi_offset 14, -4
 311 0002 83B0     		sub	sp, sp, #12
 312              		.cfi_def_cfa_offset 16
 739:Core/Src/main.c **** 
 313              		.loc 1 739 3 view .LVU96
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 21


 314              	.LBB9:
 739:Core/Src/main.c **** 
 315              		.loc 1 739 3 view .LVU97
 316 0004 0021     		movs	r1, #0
 317 0006 0191     		str	r1, [sp, #4]
 739:Core/Src/main.c **** 
 318              		.loc 1 739 3 view .LVU98
 319 0008 094B     		ldr	r3, .L7
 320 000a 1A6B     		ldr	r2, [r3, #48]
 321 000c 42F40012 		orr	r2, r2, #2097152
 322 0010 1A63     		str	r2, [r3, #48]
 739:Core/Src/main.c **** 
 323              		.loc 1 739 3 view .LVU99
 324 0012 1B6B     		ldr	r3, [r3, #48]
 325 0014 03F40013 		and	r3, r3, #2097152
 326 0018 0193     		str	r3, [sp, #4]
 739:Core/Src/main.c **** 
 327              		.loc 1 739 3 view .LVU100
 328 001a 019B     		ldr	r3, [sp, #4]
 329              	.LBE9:
 739:Core/Src/main.c **** 
 330              		.loc 1 739 3 view .LVU101
 743:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 331              		.loc 1 743 3 view .LVU102
 332 001c 0A46     		mov	r2, r1
 333 001e 0F20     		movs	r0, #15
 334 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 335              	.LVL11:
 744:Core/Src/main.c **** 
 336              		.loc 1 744 3 view .LVU103
 337 0024 0F20     		movs	r0, #15
 338 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 339              	.LVL12:
 746:Core/Src/main.c **** 
 340              		.loc 1 746 1 is_stmt 0 view .LVU104
 341 002a 03B0     		add	sp, sp, #12
 342              		.cfi_def_cfa_offset 4
 343              		@ sp needed
 344 002c 5DF804FB 		ldr	pc, [sp], #4
 345              	.L8:
 346              		.align	2
 347              	.L7:
 348 0030 00380240 		.word	1073887232
 349              		.cfi_endproc
 350              	.LFE257:
 352              		.section	.text.Error_Handler,"ax",%progbits
 353              		.align	1
 354              		.global	Error_Handler
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	Error_Handler:
 360              	.LFB259:
 829:Core/Src/main.c **** 
 830:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 831:Core/Src/main.c **** 
 832:Core/Src/main.c **** /* USER CODE END 4 */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 22


 833:Core/Src/main.c **** 
 834:Core/Src/main.c **** /**
 835:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 836:Core/Src/main.c ****   * @retval None
 837:Core/Src/main.c ****   */
 838:Core/Src/main.c **** void Error_Handler(void)
 839:Core/Src/main.c **** {
 361              		.loc 1 839 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ Volatile: function does not return.
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366              		@ link register save eliminated.
 840:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 841:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 842:Core/Src/main.c ****   __disable_irq();
 367              		.loc 1 842 3 view .LVU106
 368              	.LBB10:
 369              	.LBI10:
 370              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 23


  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 24


  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 25


 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 26


 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 27


 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 28


 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 29


 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 30


 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 31


 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 32


 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 33


 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 34


 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 35


 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 36


 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 37


 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 38


 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 39


 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 371              		.loc 2 960 27 view .LVU107
 372              	.LBB11:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 373              		.loc 2 962 3 view .LVU108
 374              		.syntax unified
 375              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 376 0000 72B6     		cpsid i
 377              	@ 0 "" 2
 378              		.thumb
 379              		.syntax unified
 380              	.L10:
 381              	.LBE11:
 382              	.LBE10:
 843:Core/Src/main.c ****   while (1)
 383              		.loc 1 843 3 view .LVU109
 844:Core/Src/main.c ****   {
 845:Core/Src/main.c ****   }
 384              		.loc 1 845 3 view .LVU110
 843:Core/Src/main.c ****   while (1)
 385              		.loc 1 843 9 view .LVU111
 386 0002 FEE7     		b	.L10
 387              		.cfi_endproc
 388              	.LFE259:
 390              		.section	.text.MX_ADC1_Init,"ax",%progbits
 391              		.align	1
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 396              	MX_ADC1_Init:
 397              	.LFB245:
 204:Core/Src/main.c **** 
 398              		.loc 1 204 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 16
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402 0000 00B5     		push	{lr}
 403              		.cfi_def_cfa_offset 4
 404              		.cfi_offset 14, -4
 405 0002 85B0     		sub	sp, sp, #20
 406              		.cfi_def_cfa_offset 24
 210:Core/Src/main.c **** 
 407              		.loc 1 210 3 view .LVU113
 210:Core/Src/main.c **** 
 408              		.loc 1 210 26 is_stmt 0 view .LVU114
 409 0004 0023     		movs	r3, #0
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 40


 410 0006 0093     		str	r3, [sp]
 411 0008 0193     		str	r3, [sp, #4]
 412 000a 0293     		str	r3, [sp, #8]
 413 000c 0393     		str	r3, [sp, #12]
 218:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 414              		.loc 1 218 3 is_stmt 1 view .LVU115
 218:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 415              		.loc 1 218 18 is_stmt 0 view .LVU116
 416 000e 1348     		ldr	r0, .L17
 417 0010 134A     		ldr	r2, .L17+4
 418 0012 0260     		str	r2, [r0]
 219:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 419              		.loc 1 219 3 is_stmt 1 view .LVU117
 219:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 420              		.loc 1 219 29 is_stmt 0 view .LVU118
 421 0014 4360     		str	r3, [r0, #4]
 220:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 422              		.loc 1 220 3 is_stmt 1 view .LVU119
 220:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 423              		.loc 1 220 25 is_stmt 0 view .LVU120
 424 0016 8360     		str	r3, [r0, #8]
 221:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 425              		.loc 1 221 3 is_stmt 1 view .LVU121
 221:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 426              		.loc 1 221 27 is_stmt 0 view .LVU122
 427 0018 0361     		str	r3, [r0, #16]
 222:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 428              		.loc 1 222 3 is_stmt 1 view .LVU123
 222:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 429              		.loc 1 222 33 is_stmt 0 view .LVU124
 430 001a 0376     		strb	r3, [r0, #24]
 223:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 431              		.loc 1 223 3 is_stmt 1 view .LVU125
 223:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 432              		.loc 1 223 36 is_stmt 0 view .LVU126
 433 001c 80F82030 		strb	r3, [r0, #32]
 224:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 434              		.loc 1 224 3 is_stmt 1 view .LVU127
 224:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 435              		.loc 1 224 35 is_stmt 0 view .LVU128
 436 0020 C362     		str	r3, [r0, #44]
 225:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 437              		.loc 1 225 3 is_stmt 1 view .LVU129
 225:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 438              		.loc 1 225 31 is_stmt 0 view .LVU130
 439 0022 104A     		ldr	r2, .L17+8
 440 0024 8262     		str	r2, [r0, #40]
 226:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 441              		.loc 1 226 3 is_stmt 1 view .LVU131
 226:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 442              		.loc 1 226 24 is_stmt 0 view .LVU132
 443 0026 C360     		str	r3, [r0, #12]
 227:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 444              		.loc 1 227 3 is_stmt 1 view .LVU133
 227:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 445              		.loc 1 227 30 is_stmt 0 view .LVU134
 446 0028 0122     		movs	r2, #1
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 41


 447 002a C261     		str	r2, [r0, #28]
 228:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 448              		.loc 1 228 3 is_stmt 1 view .LVU135
 228:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 449              		.loc 1 228 36 is_stmt 0 view .LVU136
 450 002c 80F83030 		strb	r3, [r0, #48]
 229:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 451              		.loc 1 229 3 is_stmt 1 view .LVU137
 229:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 452              		.loc 1 229 27 is_stmt 0 view .LVU138
 453 0030 4261     		str	r2, [r0, #20]
 230:Core/Src/main.c ****   {
 454              		.loc 1 230 3 is_stmt 1 view .LVU139
 230:Core/Src/main.c ****   {
 455              		.loc 1 230 7 is_stmt 0 view .LVU140
 456 0032 FFF7FEFF 		bl	HAL_ADC_Init
 457              	.LVL13:
 230:Core/Src/main.c ****   {
 458              		.loc 1 230 6 discriminator 1 view .LVU141
 459 0036 68B9     		cbnz	r0, .L15
 237:Core/Src/main.c ****   sConfig.Rank = 1;
 460              		.loc 1 237 3 is_stmt 1 view .LVU142
 237:Core/Src/main.c ****   sConfig.Rank = 1;
 461              		.loc 1 237 19 is_stmt 0 view .LVU143
 462 0038 0423     		movs	r3, #4
 463 003a 0093     		str	r3, [sp]
 238:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 464              		.loc 1 238 3 is_stmt 1 view .LVU144
 238:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 465              		.loc 1 238 16 is_stmt 0 view .LVU145
 466 003c 0123     		movs	r3, #1
 467 003e 0193     		str	r3, [sp, #4]
 239:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 468              		.loc 1 239 3 is_stmt 1 view .LVU146
 239:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 469              		.loc 1 239 24 is_stmt 0 view .LVU147
 470 0040 0023     		movs	r3, #0
 471 0042 0293     		str	r3, [sp, #8]
 240:Core/Src/main.c ****   {
 472              		.loc 1 240 3 is_stmt 1 view .LVU148
 240:Core/Src/main.c ****   {
 473              		.loc 1 240 7 is_stmt 0 view .LVU149
 474 0044 6946     		mov	r1, sp
 475 0046 0548     		ldr	r0, .L17
 476 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 477              	.LVL14:
 240:Core/Src/main.c ****   {
 478              		.loc 1 240 6 discriminator 1 view .LVU150
 479 004c 20B9     		cbnz	r0, .L16
 248:Core/Src/main.c **** 
 480              		.loc 1 248 1 view .LVU151
 481 004e 05B0     		add	sp, sp, #20
 482              		.cfi_remember_state
 483              		.cfi_def_cfa_offset 4
 484              		@ sp needed
 485 0050 5DF804FB 		ldr	pc, [sp], #4
 486              	.L15:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 42


 487              		.cfi_restore_state
 232:Core/Src/main.c ****   }
 488              		.loc 1 232 5 is_stmt 1 view .LVU152
 489 0054 FFF7FEFF 		bl	Error_Handler
 490              	.LVL15:
 491              	.L16:
 242:Core/Src/main.c ****   }
 492              		.loc 1 242 5 view .LVU153
 493 0058 FFF7FEFF 		bl	Error_Handler
 494              	.LVL16:
 495              	.L18:
 496              		.align	2
 497              	.L17:
 498 005c 00000000 		.word	hadc1
 499 0060 00200140 		.word	1073815552
 500 0064 0100000F 		.word	251658241
 501              		.cfi_endproc
 502              	.LFE245:
 504              		.section	.text.MX_I2C1_Init,"ax",%progbits
 505              		.align	1
 506              		.syntax unified
 507              		.thumb
 508              		.thumb_func
 510              	MX_I2C1_Init:
 511              	.LFB246:
 256:Core/Src/main.c **** 
 512              		.loc 1 256 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516 0000 08B5     		push	{r3, lr}
 517              		.cfi_def_cfa_offset 8
 518              		.cfi_offset 3, -8
 519              		.cfi_offset 14, -4
 265:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 520              		.loc 1 265 3 view .LVU155
 265:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 521              		.loc 1 265 18 is_stmt 0 view .LVU156
 522 0002 0A48     		ldr	r0, .L23
 523 0004 0A4B     		ldr	r3, .L23+4
 524 0006 0360     		str	r3, [r0]
 266:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 525              		.loc 1 266 3 is_stmt 1 view .LVU157
 266:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 526              		.loc 1 266 25 is_stmt 0 view .LVU158
 527 0008 0A4B     		ldr	r3, .L23+8
 528 000a 4360     		str	r3, [r0, #4]
 267:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 529              		.loc 1 267 3 is_stmt 1 view .LVU159
 267:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 530              		.loc 1 267 24 is_stmt 0 view .LVU160
 531 000c 0023     		movs	r3, #0
 532 000e 8360     		str	r3, [r0, #8]
 268:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 533              		.loc 1 268 3 is_stmt 1 view .LVU161
 268:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 534              		.loc 1 268 26 is_stmt 0 view .LVU162
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 43


 535 0010 C360     		str	r3, [r0, #12]
 269:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 536              		.loc 1 269 3 is_stmt 1 view .LVU163
 269:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 537              		.loc 1 269 29 is_stmt 0 view .LVU164
 538 0012 4FF48042 		mov	r2, #16384
 539 0016 0261     		str	r2, [r0, #16]
 270:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 540              		.loc 1 270 3 is_stmt 1 view .LVU165
 270:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 541              		.loc 1 270 30 is_stmt 0 view .LVU166
 542 0018 4361     		str	r3, [r0, #20]
 271:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 543              		.loc 1 271 3 is_stmt 1 view .LVU167
 271:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 544              		.loc 1 271 26 is_stmt 0 view .LVU168
 545 001a 8361     		str	r3, [r0, #24]
 272:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 546              		.loc 1 272 3 is_stmt 1 view .LVU169
 272:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 547              		.loc 1 272 30 is_stmt 0 view .LVU170
 548 001c C361     		str	r3, [r0, #28]
 273:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 549              		.loc 1 273 3 is_stmt 1 view .LVU171
 273:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 550              		.loc 1 273 28 is_stmt 0 view .LVU172
 551 001e 0362     		str	r3, [r0, #32]
 274:Core/Src/main.c ****   {
 552              		.loc 1 274 3 is_stmt 1 view .LVU173
 274:Core/Src/main.c ****   {
 553              		.loc 1 274 7 is_stmt 0 view .LVU174
 554 0020 FFF7FEFF 		bl	HAL_I2C_Init
 555              	.LVL17:
 274:Core/Src/main.c ****   {
 556              		.loc 1 274 6 discriminator 1 view .LVU175
 557 0024 00B9     		cbnz	r0, .L22
 282:Core/Src/main.c **** 
 558              		.loc 1 282 1 view .LVU176
 559 0026 08BD     		pop	{r3, pc}
 560              	.L22:
 276:Core/Src/main.c ****   }
 561              		.loc 1 276 5 is_stmt 1 view .LVU177
 562 0028 FFF7FEFF 		bl	Error_Handler
 563              	.LVL18:
 564              	.L24:
 565              		.align	2
 566              	.L23:
 567 002c 00000000 		.word	hi2c1
 568 0030 00540040 		.word	1073763328
 569 0034 801A0600 		.word	400000
 570              		.cfi_endproc
 571              	.LFE246:
 573              		.section	.text.MX_I2C2_Init,"ax",%progbits
 574              		.align	1
 575              		.syntax unified
 576              		.thumb
 577              		.thumb_func
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 44


 579              	MX_I2C2_Init:
 580              	.LFB247:
 290:Core/Src/main.c **** 
 581              		.loc 1 290 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585 0000 08B5     		push	{r3, lr}
 586              		.cfi_def_cfa_offset 8
 587              		.cfi_offset 3, -8
 588              		.cfi_offset 14, -4
 299:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 589              		.loc 1 299 3 view .LVU179
 299:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 590              		.loc 1 299 18 is_stmt 0 view .LVU180
 591 0002 0A48     		ldr	r0, .L29
 592 0004 0A4B     		ldr	r3, .L29+4
 593 0006 0360     		str	r3, [r0]
 300:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 594              		.loc 1 300 3 is_stmt 1 view .LVU181
 300:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 595              		.loc 1 300 25 is_stmt 0 view .LVU182
 596 0008 0A4B     		ldr	r3, .L29+8
 597 000a 4360     		str	r3, [r0, #4]
 301:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 598              		.loc 1 301 3 is_stmt 1 view .LVU183
 301:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 599              		.loc 1 301 24 is_stmt 0 view .LVU184
 600 000c 0023     		movs	r3, #0
 601 000e 8360     		str	r3, [r0, #8]
 302:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 602              		.loc 1 302 3 is_stmt 1 view .LVU185
 302:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 603              		.loc 1 302 26 is_stmt 0 view .LVU186
 604 0010 C360     		str	r3, [r0, #12]
 303:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 605              		.loc 1 303 3 is_stmt 1 view .LVU187
 303:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 606              		.loc 1 303 29 is_stmt 0 view .LVU188
 607 0012 4FF48042 		mov	r2, #16384
 608 0016 0261     		str	r2, [r0, #16]
 304:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 609              		.loc 1 304 3 is_stmt 1 view .LVU189
 304:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 610              		.loc 1 304 30 is_stmt 0 view .LVU190
 611 0018 4361     		str	r3, [r0, #20]
 305:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 612              		.loc 1 305 3 is_stmt 1 view .LVU191
 305:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 613              		.loc 1 305 26 is_stmt 0 view .LVU192
 614 001a 8361     		str	r3, [r0, #24]
 306:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 615              		.loc 1 306 3 is_stmt 1 view .LVU193
 306:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 616              		.loc 1 306 30 is_stmt 0 view .LVU194
 617 001c C361     		str	r3, [r0, #28]
 307:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 45


 618              		.loc 1 307 3 is_stmt 1 view .LVU195
 307:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 619              		.loc 1 307 28 is_stmt 0 view .LVU196
 620 001e 0362     		str	r3, [r0, #32]
 308:Core/Src/main.c ****   {
 621              		.loc 1 308 3 is_stmt 1 view .LVU197
 308:Core/Src/main.c ****   {
 622              		.loc 1 308 7 is_stmt 0 view .LVU198
 623 0020 FFF7FEFF 		bl	HAL_I2C_Init
 624              	.LVL19:
 308:Core/Src/main.c ****   {
 625              		.loc 1 308 6 discriminator 1 view .LVU199
 626 0024 00B9     		cbnz	r0, .L28
 316:Core/Src/main.c **** 
 627              		.loc 1 316 1 view .LVU200
 628 0026 08BD     		pop	{r3, pc}
 629              	.L28:
 310:Core/Src/main.c ****   }
 630              		.loc 1 310 5 is_stmt 1 view .LVU201
 631 0028 FFF7FEFF 		bl	Error_Handler
 632              	.LVL20:
 633              	.L30:
 634              		.align	2
 635              	.L29:
 636 002c 00000000 		.word	hi2c2
 637 0030 00580040 		.word	1073764352
 638 0034 801A0600 		.word	400000
 639              		.cfi_endproc
 640              	.LFE247:
 642              		.section	.text.MX_I2C3_Init,"ax",%progbits
 643              		.align	1
 644              		.syntax unified
 645              		.thumb
 646              		.thumb_func
 648              	MX_I2C3_Init:
 649              	.LFB248:
 324:Core/Src/main.c **** 
 650              		.loc 1 324 1 view -0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 0
 653              		@ frame_needed = 0, uses_anonymous_args = 0
 654 0000 08B5     		push	{r3, lr}
 655              		.cfi_def_cfa_offset 8
 656              		.cfi_offset 3, -8
 657              		.cfi_offset 14, -4
 333:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 658              		.loc 1 333 3 view .LVU203
 333:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 659              		.loc 1 333 18 is_stmt 0 view .LVU204
 660 0002 0A48     		ldr	r0, .L35
 661 0004 0A4B     		ldr	r3, .L35+4
 662 0006 0360     		str	r3, [r0]
 334:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 663              		.loc 1 334 3 is_stmt 1 view .LVU205
 334:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 664              		.loc 1 334 25 is_stmt 0 view .LVU206
 665 0008 0A4B     		ldr	r3, .L35+8
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 46


 666 000a 4360     		str	r3, [r0, #4]
 335:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 667              		.loc 1 335 3 is_stmt 1 view .LVU207
 335:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 668              		.loc 1 335 24 is_stmt 0 view .LVU208
 669 000c 0023     		movs	r3, #0
 670 000e 8360     		str	r3, [r0, #8]
 336:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 671              		.loc 1 336 3 is_stmt 1 view .LVU209
 336:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 672              		.loc 1 336 26 is_stmt 0 view .LVU210
 673 0010 C360     		str	r3, [r0, #12]
 337:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 674              		.loc 1 337 3 is_stmt 1 view .LVU211
 337:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 675              		.loc 1 337 29 is_stmt 0 view .LVU212
 676 0012 4FF48042 		mov	r2, #16384
 677 0016 0261     		str	r2, [r0, #16]
 338:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 678              		.loc 1 338 3 is_stmt 1 view .LVU213
 338:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 679              		.loc 1 338 30 is_stmt 0 view .LVU214
 680 0018 4361     		str	r3, [r0, #20]
 339:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 681              		.loc 1 339 3 is_stmt 1 view .LVU215
 339:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 682              		.loc 1 339 26 is_stmt 0 view .LVU216
 683 001a 8361     		str	r3, [r0, #24]
 340:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 684              		.loc 1 340 3 is_stmt 1 view .LVU217
 340:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 685              		.loc 1 340 30 is_stmt 0 view .LVU218
 686 001c C361     		str	r3, [r0, #28]
 341:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 687              		.loc 1 341 3 is_stmt 1 view .LVU219
 341:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 688              		.loc 1 341 28 is_stmt 0 view .LVU220
 689 001e 0362     		str	r3, [r0, #32]
 342:Core/Src/main.c ****   {
 690              		.loc 1 342 3 is_stmt 1 view .LVU221
 342:Core/Src/main.c ****   {
 691              		.loc 1 342 7 is_stmt 0 view .LVU222
 692 0020 FFF7FEFF 		bl	HAL_I2C_Init
 693              	.LVL21:
 342:Core/Src/main.c ****   {
 694              		.loc 1 342 6 discriminator 1 view .LVU223
 695 0024 00B9     		cbnz	r0, .L34
 350:Core/Src/main.c **** 
 696              		.loc 1 350 1 view .LVU224
 697 0026 08BD     		pop	{r3, pc}
 698              	.L34:
 344:Core/Src/main.c ****   }
 699              		.loc 1 344 5 is_stmt 1 view .LVU225
 700 0028 FFF7FEFF 		bl	Error_Handler
 701              	.LVL22:
 702              	.L36:
 703              		.align	2
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 47


 704              	.L35:
 705 002c 00000000 		.word	hi2c3
 706 0030 005C0040 		.word	1073765376
 707 0034 A0860100 		.word	100000
 708              		.cfi_endproc
 709              	.LFE248:
 711              		.section	.text.MX_RTC_Init,"ax",%progbits
 712              		.align	1
 713              		.syntax unified
 714              		.thumb
 715              		.thumb_func
 717              	MX_RTC_Init:
 718              	.LFB249:
 358:Core/Src/main.c **** 
 719              		.loc 1 358 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723 0000 08B5     		push	{r3, lr}
 724              		.cfi_def_cfa_offset 8
 725              		.cfi_offset 3, -8
 726              		.cfi_offset 14, -4
 370:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 727              		.loc 1 370 3 view .LVU227
 370:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 728              		.loc 1 370 17 is_stmt 0 view .LVU228
 729 0002 0948     		ldr	r0, .L41
 730 0004 094B     		ldr	r3, .L41+4
 731 0006 0360     		str	r3, [r0]
 371:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 732              		.loc 1 371 3 is_stmt 1 view .LVU229
 371:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 733              		.loc 1 371 24 is_stmt 0 view .LVU230
 734 0008 0023     		movs	r3, #0
 735 000a 4360     		str	r3, [r0, #4]
 372:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 736              		.loc 1 372 3 is_stmt 1 view .LVU231
 372:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 737              		.loc 1 372 26 is_stmt 0 view .LVU232
 738 000c 7F22     		movs	r2, #127
 739 000e 8260     		str	r2, [r0, #8]
 373:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 740              		.loc 1 373 3 is_stmt 1 view .LVU233
 373:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 741              		.loc 1 373 25 is_stmt 0 view .LVU234
 742 0010 FF22     		movs	r2, #255
 743 0012 C260     		str	r2, [r0, #12]
 374:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 744              		.loc 1 374 3 is_stmt 1 view .LVU235
 374:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 745              		.loc 1 374 20 is_stmt 0 view .LVU236
 746 0014 0361     		str	r3, [r0, #16]
 375:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 747              		.loc 1 375 3 is_stmt 1 view .LVU237
 375:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 748              		.loc 1 375 28 is_stmt 0 view .LVU238
 749 0016 4361     		str	r3, [r0, #20]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 48


 376:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 750              		.loc 1 376 3 is_stmt 1 view .LVU239
 376:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 751              		.loc 1 376 24 is_stmt 0 view .LVU240
 752 0018 8361     		str	r3, [r0, #24]
 377:Core/Src/main.c ****   {
 753              		.loc 1 377 3 is_stmt 1 view .LVU241
 377:Core/Src/main.c ****   {
 754              		.loc 1 377 7 is_stmt 0 view .LVU242
 755 001a FFF7FEFF 		bl	HAL_RTC_Init
 756              	.LVL23:
 377:Core/Src/main.c ****   {
 757              		.loc 1 377 6 discriminator 1 view .LVU243
 758 001e 00B9     		cbnz	r0, .L40
 385:Core/Src/main.c **** 
 759              		.loc 1 385 1 view .LVU244
 760 0020 08BD     		pop	{r3, pc}
 761              	.L40:
 379:Core/Src/main.c ****   }
 762              		.loc 1 379 5 is_stmt 1 view .LVU245
 763 0022 FFF7FEFF 		bl	Error_Handler
 764              	.LVL24:
 765              	.L42:
 766 0026 00BF     		.align	2
 767              	.L41:
 768 0028 00000000 		.word	hrtc
 769 002c 00280040 		.word	1073752064
 770              		.cfi_endproc
 771              	.LFE249:
 773              		.section	.text.MX_SPI1_Init,"ax",%progbits
 774              		.align	1
 775              		.syntax unified
 776              		.thumb
 777              		.thumb_func
 779              	MX_SPI1_Init:
 780              	.LFB250:
 393:Core/Src/main.c **** 
 781              		.loc 1 393 1 view -0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 0
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 785 0000 08B5     		push	{r3, lr}
 786              		.cfi_def_cfa_offset 8
 787              		.cfi_offset 3, -8
 788              		.cfi_offset 14, -4
 403:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 789              		.loc 1 403 3 view .LVU247
 403:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 790              		.loc 1 403 18 is_stmt 0 view .LVU248
 791 0002 0D48     		ldr	r0, .L47
 792 0004 0D4B     		ldr	r3, .L47+4
 793 0006 0360     		str	r3, [r0]
 404:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 794              		.loc 1 404 3 is_stmt 1 view .LVU249
 404:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 795              		.loc 1 404 19 is_stmt 0 view .LVU250
 796 0008 4FF48273 		mov	r3, #260
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 49


 797 000c 4360     		str	r3, [r0, #4]
 405:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 798              		.loc 1 405 3 is_stmt 1 view .LVU251
 405:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 799              		.loc 1 405 24 is_stmt 0 view .LVU252
 800 000e 0023     		movs	r3, #0
 801 0010 8360     		str	r3, [r0, #8]
 406:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 802              		.loc 1 406 3 is_stmt 1 view .LVU253
 406:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 803              		.loc 1 406 23 is_stmt 0 view .LVU254
 804 0012 C360     		str	r3, [r0, #12]
 407:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 805              		.loc 1 407 3 is_stmt 1 view .LVU255
 407:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 806              		.loc 1 407 26 is_stmt 0 view .LVU256
 807 0014 0361     		str	r3, [r0, #16]
 408:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 808              		.loc 1 408 3 is_stmt 1 view .LVU257
 408:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 809              		.loc 1 408 23 is_stmt 0 view .LVU258
 810 0016 4361     		str	r3, [r0, #20]
 409:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 811              		.loc 1 409 3 is_stmt 1 view .LVU259
 409:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 812              		.loc 1 409 18 is_stmt 0 view .LVU260
 813 0018 4FF40072 		mov	r2, #512
 814 001c 8261     		str	r2, [r0, #24]
 410:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 815              		.loc 1 410 3 is_stmt 1 view .LVU261
 410:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 816              		.loc 1 410 32 is_stmt 0 view .LVU262
 817 001e C361     		str	r3, [r0, #28]
 411:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 818              		.loc 1 411 3 is_stmt 1 view .LVU263
 411:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 819              		.loc 1 411 23 is_stmt 0 view .LVU264
 820 0020 0362     		str	r3, [r0, #32]
 412:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 821              		.loc 1 412 3 is_stmt 1 view .LVU265
 412:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 822              		.loc 1 412 21 is_stmt 0 view .LVU266
 823 0022 4362     		str	r3, [r0, #36]
 413:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 824              		.loc 1 413 3 is_stmt 1 view .LVU267
 413:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 825              		.loc 1 413 29 is_stmt 0 view .LVU268
 826 0024 8362     		str	r3, [r0, #40]
 414:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 827              		.loc 1 414 3 is_stmt 1 view .LVU269
 414:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 828              		.loc 1 414 28 is_stmt 0 view .LVU270
 829 0026 0A23     		movs	r3, #10
 830 0028 C362     		str	r3, [r0, #44]
 415:Core/Src/main.c ****   {
 831              		.loc 1 415 3 is_stmt 1 view .LVU271
 415:Core/Src/main.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 50


 832              		.loc 1 415 7 is_stmt 0 view .LVU272
 833 002a FFF7FEFF 		bl	HAL_SPI_Init
 834              	.LVL25:
 415:Core/Src/main.c ****   {
 835              		.loc 1 415 6 discriminator 1 view .LVU273
 836 002e 00B9     		cbnz	r0, .L46
 423:Core/Src/main.c **** 
 837              		.loc 1 423 1 view .LVU274
 838 0030 08BD     		pop	{r3, pc}
 839              	.L46:
 417:Core/Src/main.c ****   }
 840              		.loc 1 417 5 is_stmt 1 view .LVU275
 841 0032 FFF7FEFF 		bl	Error_Handler
 842              	.LVL26:
 843              	.L48:
 844 0036 00BF     		.align	2
 845              	.L47:
 846 0038 00000000 		.word	hspi1
 847 003c 00300140 		.word	1073819648
 848              		.cfi_endproc
 849              	.LFE250:
 851              		.section	.text.MX_SPI2_Init,"ax",%progbits
 852              		.align	1
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 857              	MX_SPI2_Init:
 858              	.LFB251:
 431:Core/Src/main.c **** 
 859              		.loc 1 431 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863 0000 08B5     		push	{r3, lr}
 864              		.cfi_def_cfa_offset 8
 865              		.cfi_offset 3, -8
 866              		.cfi_offset 14, -4
 441:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 867              		.loc 1 441 3 view .LVU277
 441:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 868              		.loc 1 441 18 is_stmt 0 view .LVU278
 869 0002 0D48     		ldr	r0, .L53
 870 0004 0D4B     		ldr	r3, .L53+4
 871 0006 0360     		str	r3, [r0]
 442:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 872              		.loc 1 442 3 is_stmt 1 view .LVU279
 442:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 873              		.loc 1 442 19 is_stmt 0 view .LVU280
 874 0008 4FF48273 		mov	r3, #260
 875 000c 4360     		str	r3, [r0, #4]
 443:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 876              		.loc 1 443 3 is_stmt 1 view .LVU281
 443:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 877              		.loc 1 443 24 is_stmt 0 view .LVU282
 878 000e 0023     		movs	r3, #0
 879 0010 8360     		str	r3, [r0, #8]
 444:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 51


 880              		.loc 1 444 3 is_stmt 1 view .LVU283
 444:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 881              		.loc 1 444 23 is_stmt 0 view .LVU284
 882 0012 C360     		str	r3, [r0, #12]
 445:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 883              		.loc 1 445 3 is_stmt 1 view .LVU285
 445:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 884              		.loc 1 445 26 is_stmt 0 view .LVU286
 885 0014 0361     		str	r3, [r0, #16]
 446:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 886              		.loc 1 446 3 is_stmt 1 view .LVU287
 446:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 887              		.loc 1 446 23 is_stmt 0 view .LVU288
 888 0016 4361     		str	r3, [r0, #20]
 447:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 889              		.loc 1 447 3 is_stmt 1 view .LVU289
 447:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 890              		.loc 1 447 18 is_stmt 0 view .LVU290
 891 0018 4FF48022 		mov	r2, #262144
 892 001c 8261     		str	r2, [r0, #24]
 448:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 893              		.loc 1 448 3 is_stmt 1 view .LVU291
 448:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 894              		.loc 1 448 32 is_stmt 0 view .LVU292
 895 001e 0822     		movs	r2, #8
 896 0020 C261     		str	r2, [r0, #28]
 449:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 897              		.loc 1 449 3 is_stmt 1 view .LVU293
 449:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 898              		.loc 1 449 23 is_stmt 0 view .LVU294
 899 0022 0362     		str	r3, [r0, #32]
 450:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 900              		.loc 1 450 3 is_stmt 1 view .LVU295
 450:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 901              		.loc 1 450 21 is_stmt 0 view .LVU296
 902 0024 4362     		str	r3, [r0, #36]
 451:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 903              		.loc 1 451 3 is_stmt 1 view .LVU297
 451:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 904              		.loc 1 451 29 is_stmt 0 view .LVU298
 905 0026 8362     		str	r3, [r0, #40]
 452:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 906              		.loc 1 452 3 is_stmt 1 view .LVU299
 452:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 907              		.loc 1 452 28 is_stmt 0 view .LVU300
 908 0028 0A23     		movs	r3, #10
 909 002a C362     		str	r3, [r0, #44]
 453:Core/Src/main.c ****   {
 910              		.loc 1 453 3 is_stmt 1 view .LVU301
 453:Core/Src/main.c ****   {
 911              		.loc 1 453 7 is_stmt 0 view .LVU302
 912 002c FFF7FEFF 		bl	HAL_SPI_Init
 913              	.LVL27:
 453:Core/Src/main.c ****   {
 914              		.loc 1 453 6 discriminator 1 view .LVU303
 915 0030 00B9     		cbnz	r0, .L52
 461:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 52


 916              		.loc 1 461 1 view .LVU304
 917 0032 08BD     		pop	{r3, pc}
 918              	.L52:
 455:Core/Src/main.c ****   }
 919              		.loc 1 455 5 is_stmt 1 view .LVU305
 920 0034 FFF7FEFF 		bl	Error_Handler
 921              	.LVL28:
 922              	.L54:
 923              		.align	2
 924              	.L53:
 925 0038 00000000 		.word	hspi2
 926 003c 00380040 		.word	1073756160
 927              		.cfi_endproc
 928              	.LFE251:
 930              		.section	.text.MX_SPI3_Init,"ax",%progbits
 931              		.align	1
 932              		.syntax unified
 933              		.thumb
 934              		.thumb_func
 936              	MX_SPI3_Init:
 937              	.LFB252:
 469:Core/Src/main.c **** 
 938              		.loc 1 469 1 view -0
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 942 0000 08B5     		push	{r3, lr}
 943              		.cfi_def_cfa_offset 8
 944              		.cfi_offset 3, -8
 945              		.cfi_offset 14, -4
 479:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 946              		.loc 1 479 3 view .LVU307
 479:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 947              		.loc 1 479 18 is_stmt 0 view .LVU308
 948 0002 0D48     		ldr	r0, .L59
 949 0004 0D4B     		ldr	r3, .L59+4
 950 0006 0360     		str	r3, [r0]
 480:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 951              		.loc 1 480 3 is_stmt 1 view .LVU309
 480:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 952              		.loc 1 480 19 is_stmt 0 view .LVU310
 953 0008 4FF48273 		mov	r3, #260
 954 000c 4360     		str	r3, [r0, #4]
 481:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 955              		.loc 1 481 3 is_stmt 1 view .LVU311
 481:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 956              		.loc 1 481 24 is_stmt 0 view .LVU312
 957 000e 0023     		movs	r3, #0
 958 0010 8360     		str	r3, [r0, #8]
 482:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 959              		.loc 1 482 3 is_stmt 1 view .LVU313
 482:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 960              		.loc 1 482 23 is_stmt 0 view .LVU314
 961 0012 C360     		str	r3, [r0, #12]
 483:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 962              		.loc 1 483 3 is_stmt 1 view .LVU315
 483:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 53


 963              		.loc 1 483 26 is_stmt 0 view .LVU316
 964 0014 0361     		str	r3, [r0, #16]
 484:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 965              		.loc 1 484 3 is_stmt 1 view .LVU317
 484:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 966              		.loc 1 484 23 is_stmt 0 view .LVU318
 967 0016 4361     		str	r3, [r0, #20]
 485:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 968              		.loc 1 485 3 is_stmt 1 view .LVU319
 485:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 969              		.loc 1 485 18 is_stmt 0 view .LVU320
 970 0018 4FF48022 		mov	r2, #262144
 971 001c 8261     		str	r2, [r0, #24]
 486:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 972              		.loc 1 486 3 is_stmt 1 view .LVU321
 486:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 973              		.loc 1 486 32 is_stmt 0 view .LVU322
 974 001e C361     		str	r3, [r0, #28]
 487:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 975              		.loc 1 487 3 is_stmt 1 view .LVU323
 487:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 976              		.loc 1 487 23 is_stmt 0 view .LVU324
 977 0020 0362     		str	r3, [r0, #32]
 488:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 978              		.loc 1 488 3 is_stmt 1 view .LVU325
 488:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 979              		.loc 1 488 21 is_stmt 0 view .LVU326
 980 0022 4362     		str	r3, [r0, #36]
 489:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 981              		.loc 1 489 3 is_stmt 1 view .LVU327
 489:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 982              		.loc 1 489 29 is_stmt 0 view .LVU328
 983 0024 8362     		str	r3, [r0, #40]
 490:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 984              		.loc 1 490 3 is_stmt 1 view .LVU329
 490:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 985              		.loc 1 490 28 is_stmt 0 view .LVU330
 986 0026 0A23     		movs	r3, #10
 987 0028 C362     		str	r3, [r0, #44]
 491:Core/Src/main.c ****   {
 988              		.loc 1 491 3 is_stmt 1 view .LVU331
 491:Core/Src/main.c ****   {
 989              		.loc 1 491 7 is_stmt 0 view .LVU332
 990 002a FFF7FEFF 		bl	HAL_SPI_Init
 991              	.LVL29:
 491:Core/Src/main.c ****   {
 992              		.loc 1 491 6 discriminator 1 view .LVU333
 993 002e 00B9     		cbnz	r0, .L58
 499:Core/Src/main.c **** 
 994              		.loc 1 499 1 view .LVU334
 995 0030 08BD     		pop	{r3, pc}
 996              	.L58:
 493:Core/Src/main.c ****   }
 997              		.loc 1 493 5 is_stmt 1 view .LVU335
 998 0032 FFF7FEFF 		bl	Error_Handler
 999              	.LVL30:
 1000              	.L60:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 54


 1001 0036 00BF     		.align	2
 1002              	.L59:
 1003 0038 00000000 		.word	hspi3
 1004 003c 003C0040 		.word	1073757184
 1005              		.cfi_endproc
 1006              	.LFE252:
 1008              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1009              		.align	1
 1010              		.syntax unified
 1011              		.thumb
 1012              		.thumb_func
 1014              	MX_TIM3_Init:
 1015              	.LFB253:
 507:Core/Src/main.c **** 
 1016              		.loc 1 507 1 view -0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 56
 1019              		@ frame_needed = 0, uses_anonymous_args = 0
 1020 0000 00B5     		push	{lr}
 1021              		.cfi_def_cfa_offset 4
 1022              		.cfi_offset 14, -4
 1023 0002 8FB0     		sub	sp, sp, #60
 1024              		.cfi_def_cfa_offset 64
 513:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1025              		.loc 1 513 3 view .LVU337
 513:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1026              		.loc 1 513 26 is_stmt 0 view .LVU338
 1027 0004 0023     		movs	r3, #0
 1028 0006 0A93     		str	r3, [sp, #40]
 1029 0008 0B93     		str	r3, [sp, #44]
 1030 000a 0C93     		str	r3, [sp, #48]
 1031 000c 0D93     		str	r3, [sp, #52]
 514:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1032              		.loc 1 514 3 is_stmt 1 view .LVU339
 514:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1033              		.loc 1 514 27 is_stmt 0 view .LVU340
 1034 000e 0893     		str	r3, [sp, #32]
 1035 0010 0993     		str	r3, [sp, #36]
 515:Core/Src/main.c **** 
 1036              		.loc 1 515 3 is_stmt 1 view .LVU341
 515:Core/Src/main.c **** 
 1037              		.loc 1 515 22 is_stmt 0 view .LVU342
 1038 0012 0193     		str	r3, [sp, #4]
 1039 0014 0293     		str	r3, [sp, #8]
 1040 0016 0393     		str	r3, [sp, #12]
 1041 0018 0493     		str	r3, [sp, #16]
 1042 001a 0593     		str	r3, [sp, #20]
 1043 001c 0693     		str	r3, [sp, #24]
 1044 001e 0793     		str	r3, [sp, #28]
 520:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1045              		.loc 1 520 3 is_stmt 1 view .LVU343
 520:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1046              		.loc 1 520 18 is_stmt 0 view .LVU344
 1047 0020 1D48     		ldr	r0, .L73
 1048 0022 1E4A     		ldr	r2, .L73+4
 1049 0024 0260     		str	r2, [r0]
 521:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 55


 1050              		.loc 1 521 3 is_stmt 1 view .LVU345
 521:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1051              		.loc 1 521 24 is_stmt 0 view .LVU346
 1052 0026 4360     		str	r3, [r0, #4]
 522:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 1053              		.loc 1 522 3 is_stmt 1 view .LVU347
 522:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 1054              		.loc 1 522 26 is_stmt 0 view .LVU348
 1055 0028 8360     		str	r3, [r0, #8]
 523:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1056              		.loc 1 523 3 is_stmt 1 view .LVU349
 523:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1057              		.loc 1 523 21 is_stmt 0 view .LVU350
 1058 002a 5922     		movs	r2, #89
 1059 002c C260     		str	r2, [r0, #12]
 524:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1060              		.loc 1 524 3 is_stmt 1 view .LVU351
 524:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1061              		.loc 1 524 28 is_stmt 0 view .LVU352
 1062 002e 0361     		str	r3, [r0, #16]
 525:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1063              		.loc 1 525 3 is_stmt 1 view .LVU353
 525:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1064              		.loc 1 525 32 is_stmt 0 view .LVU354
 1065 0030 8361     		str	r3, [r0, #24]
 526:Core/Src/main.c ****   {
 1066              		.loc 1 526 3 is_stmt 1 view .LVU355
 526:Core/Src/main.c ****   {
 1067              		.loc 1 526 7 is_stmt 0 view .LVU356
 1068 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1069              	.LVL31:
 526:Core/Src/main.c ****   {
 1070              		.loc 1 526 6 discriminator 1 view .LVU357
 1071 0036 20BB     		cbnz	r0, .L68
 530:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1072              		.loc 1 530 3 is_stmt 1 view .LVU358
 530:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1073              		.loc 1 530 34 is_stmt 0 view .LVU359
 1074 0038 4FF48053 		mov	r3, #4096
 1075 003c 0A93     		str	r3, [sp, #40]
 531:Core/Src/main.c ****   {
 1076              		.loc 1 531 3 is_stmt 1 view .LVU360
 531:Core/Src/main.c ****   {
 1077              		.loc 1 531 7 is_stmt 0 view .LVU361
 1078 003e 0AA9     		add	r1, sp, #40
 1079 0040 1548     		ldr	r0, .L73
 1080 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1081              	.LVL32:
 531:Core/Src/main.c ****   {
 1082              		.loc 1 531 6 discriminator 1 view .LVU362
 1083 0046 F0B9     		cbnz	r0, .L69
 535:Core/Src/main.c ****   {
 1084              		.loc 1 535 3 is_stmt 1 view .LVU363
 535:Core/Src/main.c ****   {
 1085              		.loc 1 535 7 is_stmt 0 view .LVU364
 1086 0048 1348     		ldr	r0, .L73
 1087 004a FFF7FEFF 		bl	HAL_TIM_PWM_Init
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 56


 1088              	.LVL33:
 535:Core/Src/main.c ****   {
 1089              		.loc 1 535 6 discriminator 1 view .LVU365
 1090 004e E0B9     		cbnz	r0, .L70
 539:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1091              		.loc 1 539 3 is_stmt 1 view .LVU366
 539:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1092              		.loc 1 539 37 is_stmt 0 view .LVU367
 1093 0050 0023     		movs	r3, #0
 1094 0052 0893     		str	r3, [sp, #32]
 540:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1095              		.loc 1 540 3 is_stmt 1 view .LVU368
 540:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1096              		.loc 1 540 33 is_stmt 0 view .LVU369
 1097 0054 0993     		str	r3, [sp, #36]
 541:Core/Src/main.c ****   {
 1098              		.loc 1 541 3 is_stmt 1 view .LVU370
 541:Core/Src/main.c ****   {
 1099              		.loc 1 541 7 is_stmt 0 view .LVU371
 1100 0056 08A9     		add	r1, sp, #32
 1101 0058 0F48     		ldr	r0, .L73
 1102 005a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1103              	.LVL34:
 541:Core/Src/main.c ****   {
 1104              		.loc 1 541 6 discriminator 1 view .LVU372
 1105 005e B0B9     		cbnz	r0, .L71
 545:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1106              		.loc 1 545 3 is_stmt 1 view .LVU373
 545:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1107              		.loc 1 545 20 is_stmt 0 view .LVU374
 1108 0060 6023     		movs	r3, #96
 1109 0062 0193     		str	r3, [sp, #4]
 546:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1110              		.loc 1 546 3 is_stmt 1 view .LVU375
 546:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1111              		.loc 1 546 19 is_stmt 0 view .LVU376
 1112 0064 0022     		movs	r2, #0
 1113 0066 0292     		str	r2, [sp, #8]
 547:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1114              		.loc 1 547 3 is_stmt 1 view .LVU377
 547:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1115              		.loc 1 547 24 is_stmt 0 view .LVU378
 1116 0068 0392     		str	r2, [sp, #12]
 548:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1117              		.loc 1 548 3 is_stmt 1 view .LVU379
 548:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1118              		.loc 1 548 24 is_stmt 0 view .LVU380
 1119 006a 0592     		str	r2, [sp, #20]
 549:Core/Src/main.c ****   {
 1120              		.loc 1 549 3 is_stmt 1 view .LVU381
 549:Core/Src/main.c ****   {
 1121              		.loc 1 549 7 is_stmt 0 view .LVU382
 1122 006c 01A9     		add	r1, sp, #4
 1123 006e 0A48     		ldr	r0, .L73
 1124 0070 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1125              	.LVL35:
 549:Core/Src/main.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 57


 1126              		.loc 1 549 6 discriminator 1 view .LVU383
 1127 0074 68B9     		cbnz	r0, .L72
 556:Core/Src/main.c **** 
 1128              		.loc 1 556 3 is_stmt 1 view .LVU384
 1129 0076 0848     		ldr	r0, .L73
 1130 0078 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1131              	.LVL36:
 558:Core/Src/main.c **** 
 1132              		.loc 1 558 1 is_stmt 0 view .LVU385
 1133 007c 0FB0     		add	sp, sp, #60
 1134              		.cfi_remember_state
 1135              		.cfi_def_cfa_offset 4
 1136              		@ sp needed
 1137 007e 5DF804FB 		ldr	pc, [sp], #4
 1138              	.L68:
 1139              		.cfi_restore_state
 528:Core/Src/main.c ****   }
 1140              		.loc 1 528 5 is_stmt 1 view .LVU386
 1141 0082 FFF7FEFF 		bl	Error_Handler
 1142              	.LVL37:
 1143              	.L69:
 533:Core/Src/main.c ****   }
 1144              		.loc 1 533 5 view .LVU387
 1145 0086 FFF7FEFF 		bl	Error_Handler
 1146              	.LVL38:
 1147              	.L70:
 537:Core/Src/main.c ****   }
 1148              		.loc 1 537 5 view .LVU388
 1149 008a FFF7FEFF 		bl	Error_Handler
 1150              	.LVL39:
 1151              	.L71:
 543:Core/Src/main.c ****   }
 1152              		.loc 1 543 5 view .LVU389
 1153 008e FFF7FEFF 		bl	Error_Handler
 1154              	.LVL40:
 1155              	.L72:
 551:Core/Src/main.c ****   }
 1156              		.loc 1 551 5 view .LVU390
 1157 0092 FFF7FEFF 		bl	Error_Handler
 1158              	.LVL41:
 1159              	.L74:
 1160 0096 00BF     		.align	2
 1161              	.L73:
 1162 0098 00000000 		.word	htim3
 1163 009c 00040040 		.word	1073742848
 1164              		.cfi_endproc
 1165              	.LFE253:
 1167              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1168              		.align	1
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1173              	MX_TIM4_Init:
 1174              	.LFB254:
 566:Core/Src/main.c **** 
 1175              		.loc 1 566 1 view -0
 1176              		.cfi_startproc
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 58


 1177              		@ args = 0, pretend = 0, frame = 56
 1178              		@ frame_needed = 0, uses_anonymous_args = 0
 1179 0000 00B5     		push	{lr}
 1180              		.cfi_def_cfa_offset 4
 1181              		.cfi_offset 14, -4
 1182 0002 8FB0     		sub	sp, sp, #60
 1183              		.cfi_def_cfa_offset 64
 572:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1184              		.loc 1 572 3 view .LVU392
 572:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1185              		.loc 1 572 26 is_stmt 0 view .LVU393
 1186 0004 0023     		movs	r3, #0
 1187 0006 0A93     		str	r3, [sp, #40]
 1188 0008 0B93     		str	r3, [sp, #44]
 1189 000a 0C93     		str	r3, [sp, #48]
 1190 000c 0D93     		str	r3, [sp, #52]
 573:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1191              		.loc 1 573 3 is_stmt 1 view .LVU394
 573:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1192              		.loc 1 573 27 is_stmt 0 view .LVU395
 1193 000e 0893     		str	r3, [sp, #32]
 1194 0010 0993     		str	r3, [sp, #36]
 574:Core/Src/main.c **** 
 1195              		.loc 1 574 3 is_stmt 1 view .LVU396
 574:Core/Src/main.c **** 
 1196              		.loc 1 574 22 is_stmt 0 view .LVU397
 1197 0012 0193     		str	r3, [sp, #4]
 1198 0014 0293     		str	r3, [sp, #8]
 1199 0016 0393     		str	r3, [sp, #12]
 1200 0018 0493     		str	r3, [sp, #16]
 1201 001a 0593     		str	r3, [sp, #20]
 1202 001c 0693     		str	r3, [sp, #24]
 1203 001e 0793     		str	r3, [sp, #28]
 579:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1204              		.loc 1 579 3 is_stmt 1 view .LVU398
 579:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1205              		.loc 1 579 18 is_stmt 0 view .LVU399
 1206 0020 2248     		ldr	r0, .L89
 1207 0022 234A     		ldr	r2, .L89+4
 1208 0024 0260     		str	r2, [r0]
 580:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1209              		.loc 1 580 3 is_stmt 1 view .LVU400
 580:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1210              		.loc 1 580 24 is_stmt 0 view .LVU401
 1211 0026 4360     		str	r3, [r0, #4]
 581:Core/Src/main.c ****   htim4.Init.Period = 65535;
 1212              		.loc 1 581 3 is_stmt 1 view .LVU402
 581:Core/Src/main.c ****   htim4.Init.Period = 65535;
 1213              		.loc 1 581 26 is_stmt 0 view .LVU403
 1214 0028 8360     		str	r3, [r0, #8]
 582:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1215              		.loc 1 582 3 is_stmt 1 view .LVU404
 582:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1216              		.loc 1 582 21 is_stmt 0 view .LVU405
 1217 002a 4FF6FF72 		movw	r2, #65535
 1218 002e C260     		str	r2, [r0, #12]
 583:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 59


 1219              		.loc 1 583 3 is_stmt 1 view .LVU406
 583:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1220              		.loc 1 583 28 is_stmt 0 view .LVU407
 1221 0030 0361     		str	r3, [r0, #16]
 584:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1222              		.loc 1 584 3 is_stmt 1 view .LVU408
 584:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1223              		.loc 1 584 32 is_stmt 0 view .LVU409
 1224 0032 8361     		str	r3, [r0, #24]
 585:Core/Src/main.c ****   {
 1225              		.loc 1 585 3 is_stmt 1 view .LVU410
 585:Core/Src/main.c ****   {
 1226              		.loc 1 585 7 is_stmt 0 view .LVU411
 1227 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1228              	.LVL42:
 585:Core/Src/main.c ****   {
 1229              		.loc 1 585 6 discriminator 1 view .LVU412
 1230 0038 58BB     		cbnz	r0, .L83
 589:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1231              		.loc 1 589 3 is_stmt 1 view .LVU413
 589:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1232              		.loc 1 589 34 is_stmt 0 view .LVU414
 1233 003a 4FF48053 		mov	r3, #4096
 1234 003e 0A93     		str	r3, [sp, #40]
 590:Core/Src/main.c ****   {
 1235              		.loc 1 590 3 is_stmt 1 view .LVU415
 590:Core/Src/main.c ****   {
 1236              		.loc 1 590 7 is_stmt 0 view .LVU416
 1237 0040 0AA9     		add	r1, sp, #40
 1238 0042 1A48     		ldr	r0, .L89
 1239 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1240              	.LVL43:
 590:Core/Src/main.c ****   {
 1241              		.loc 1 590 6 discriminator 1 view .LVU417
 1242 0048 28BB     		cbnz	r0, .L84
 594:Core/Src/main.c ****   {
 1243              		.loc 1 594 3 is_stmt 1 view .LVU418
 594:Core/Src/main.c ****   {
 1244              		.loc 1 594 7 is_stmt 0 view .LVU419
 1245 004a 1848     		ldr	r0, .L89
 1246 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1247              	.LVL44:
 594:Core/Src/main.c ****   {
 1248              		.loc 1 594 6 discriminator 1 view .LVU420
 1249 0050 18BB     		cbnz	r0, .L85
 598:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1250              		.loc 1 598 3 is_stmt 1 view .LVU421
 598:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1251              		.loc 1 598 37 is_stmt 0 view .LVU422
 1252 0052 0023     		movs	r3, #0
 1253 0054 0893     		str	r3, [sp, #32]
 599:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1254              		.loc 1 599 3 is_stmt 1 view .LVU423
 599:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1255              		.loc 1 599 33 is_stmt 0 view .LVU424
 1256 0056 0993     		str	r3, [sp, #36]
 600:Core/Src/main.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 60


 1257              		.loc 1 600 3 is_stmt 1 view .LVU425
 600:Core/Src/main.c ****   {
 1258              		.loc 1 600 7 is_stmt 0 view .LVU426
 1259 0058 08A9     		add	r1, sp, #32
 1260 005a 1448     		ldr	r0, .L89
 1261 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1262              	.LVL45:
 600:Core/Src/main.c ****   {
 1263              		.loc 1 600 6 discriminator 1 view .LVU427
 1264 0060 E8B9     		cbnz	r0, .L86
 604:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1265              		.loc 1 604 3 is_stmt 1 view .LVU428
 604:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1266              		.loc 1 604 20 is_stmt 0 view .LVU429
 1267 0062 6023     		movs	r3, #96
 1268 0064 0193     		str	r3, [sp, #4]
 605:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1269              		.loc 1 605 3 is_stmt 1 view .LVU430
 605:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1270              		.loc 1 605 19 is_stmt 0 view .LVU431
 1271 0066 0023     		movs	r3, #0
 1272 0068 0293     		str	r3, [sp, #8]
 606:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1273              		.loc 1 606 3 is_stmt 1 view .LVU432
 606:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1274              		.loc 1 606 24 is_stmt 0 view .LVU433
 1275 006a 0393     		str	r3, [sp, #12]
 607:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1276              		.loc 1 607 3 is_stmt 1 view .LVU434
 607:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1277              		.loc 1 607 24 is_stmt 0 view .LVU435
 1278 006c 0593     		str	r3, [sp, #20]
 608:Core/Src/main.c ****   {
 1279              		.loc 1 608 3 is_stmt 1 view .LVU436
 608:Core/Src/main.c ****   {
 1280              		.loc 1 608 7 is_stmt 0 view .LVU437
 1281 006e 0822     		movs	r2, #8
 1282 0070 01A9     		add	r1, sp, #4
 1283 0072 0E48     		ldr	r0, .L89
 1284 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1285              	.LVL46:
 608:Core/Src/main.c ****   {
 1286              		.loc 1 608 6 discriminator 1 view .LVU438
 1287 0078 98B9     		cbnz	r0, .L87
 612:Core/Src/main.c ****   {
 1288              		.loc 1 612 3 is_stmt 1 view .LVU439
 612:Core/Src/main.c ****   {
 1289              		.loc 1 612 7 is_stmt 0 view .LVU440
 1290 007a 0C22     		movs	r2, #12
 1291 007c 01A9     		add	r1, sp, #4
 1292 007e 0B48     		ldr	r0, .L89
 1293 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1294              	.LVL47:
 612:Core/Src/main.c ****   {
 1295              		.loc 1 612 6 discriminator 1 view .LVU441
 1296 0084 78B9     		cbnz	r0, .L88
 619:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 61


 1297              		.loc 1 619 3 is_stmt 1 view .LVU442
 1298 0086 0948     		ldr	r0, .L89
 1299 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1300              	.LVL48:
 621:Core/Src/main.c **** 
 1301              		.loc 1 621 1 is_stmt 0 view .LVU443
 1302 008c 0FB0     		add	sp, sp, #60
 1303              		.cfi_remember_state
 1304              		.cfi_def_cfa_offset 4
 1305              		@ sp needed
 1306 008e 5DF804FB 		ldr	pc, [sp], #4
 1307              	.L83:
 1308              		.cfi_restore_state
 587:Core/Src/main.c ****   }
 1309              		.loc 1 587 5 is_stmt 1 view .LVU444
 1310 0092 FFF7FEFF 		bl	Error_Handler
 1311              	.LVL49:
 1312              	.L84:
 592:Core/Src/main.c ****   }
 1313              		.loc 1 592 5 view .LVU445
 1314 0096 FFF7FEFF 		bl	Error_Handler
 1315              	.LVL50:
 1316              	.L85:
 596:Core/Src/main.c ****   }
 1317              		.loc 1 596 5 view .LVU446
 1318 009a FFF7FEFF 		bl	Error_Handler
 1319              	.LVL51:
 1320              	.L86:
 602:Core/Src/main.c ****   }
 1321              		.loc 1 602 5 view .LVU447
 1322 009e FFF7FEFF 		bl	Error_Handler
 1323              	.LVL52:
 1324              	.L87:
 610:Core/Src/main.c ****   }
 1325              		.loc 1 610 5 view .LVU448
 1326 00a2 FFF7FEFF 		bl	Error_Handler
 1327              	.LVL53:
 1328              	.L88:
 614:Core/Src/main.c ****   }
 1329              		.loc 1 614 5 view .LVU449
 1330 00a6 FFF7FEFF 		bl	Error_Handler
 1331              	.LVL54:
 1332              	.L90:
 1333 00aa 00BF     		.align	2
 1334              	.L89:
 1335 00ac 00000000 		.word	htim4
 1336 00b0 00080040 		.word	1073743872
 1337              		.cfi_endproc
 1338              	.LFE254:
 1340              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1341              		.align	1
 1342              		.syntax unified
 1343              		.thumb
 1344              		.thumb_func
 1346              	MX_TIM5_Init:
 1347              	.LFB255:
 629:Core/Src/main.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 62


 1348              		.loc 1 629 1 view -0
 1349              		.cfi_startproc
 1350              		@ args = 0, pretend = 0, frame = 56
 1351              		@ frame_needed = 0, uses_anonymous_args = 0
 1352 0000 00B5     		push	{lr}
 1353              		.cfi_def_cfa_offset 4
 1354              		.cfi_offset 14, -4
 1355 0002 8FB0     		sub	sp, sp, #60
 1356              		.cfi_def_cfa_offset 64
 635:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1357              		.loc 1 635 3 view .LVU451
 635:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1358              		.loc 1 635 26 is_stmt 0 view .LVU452
 1359 0004 0023     		movs	r3, #0
 1360 0006 0A93     		str	r3, [sp, #40]
 1361 0008 0B93     		str	r3, [sp, #44]
 1362 000a 0C93     		str	r3, [sp, #48]
 1363 000c 0D93     		str	r3, [sp, #52]
 636:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1364              		.loc 1 636 3 is_stmt 1 view .LVU453
 636:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1365              		.loc 1 636 27 is_stmt 0 view .LVU454
 1366 000e 0893     		str	r3, [sp, #32]
 1367 0010 0993     		str	r3, [sp, #36]
 637:Core/Src/main.c **** 
 1368              		.loc 1 637 3 is_stmt 1 view .LVU455
 637:Core/Src/main.c **** 
 1369              		.loc 1 637 22 is_stmt 0 view .LVU456
 1370 0012 0193     		str	r3, [sp, #4]
 1371 0014 0293     		str	r3, [sp, #8]
 1372 0016 0393     		str	r3, [sp, #12]
 1373 0018 0493     		str	r3, [sp, #16]
 1374 001a 0593     		str	r3, [sp, #20]
 1375 001c 0693     		str	r3, [sp, #24]
 1376 001e 0793     		str	r3, [sp, #28]
 642:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1377              		.loc 1 642 3 is_stmt 1 view .LVU457
 642:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1378              		.loc 1 642 18 is_stmt 0 view .LVU458
 1379 0020 3048     		ldr	r0, .L111
 1380 0022 314A     		ldr	r2, .L111+4
 1381 0024 0260     		str	r2, [r0]
 643:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1382              		.loc 1 643 3 is_stmt 1 view .LVU459
 643:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1383              		.loc 1 643 24 is_stmt 0 view .LVU460
 1384 0026 4360     		str	r3, [r0, #4]
 644:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 1385              		.loc 1 644 3 is_stmt 1 view .LVU461
 644:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 1386              		.loc 1 644 26 is_stmt 0 view .LVU462
 1387 0028 8360     		str	r3, [r0, #8]
 645:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1388              		.loc 1 645 3 is_stmt 1 view .LVU463
 645:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1389              		.loc 1 645 21 is_stmt 0 view .LVU464
 1390 002a 4FF0FF32 		mov	r2, #-1
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 63


 1391 002e C260     		str	r2, [r0, #12]
 646:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1392              		.loc 1 646 3 is_stmt 1 view .LVU465
 646:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1393              		.loc 1 646 28 is_stmt 0 view .LVU466
 1394 0030 0361     		str	r3, [r0, #16]
 647:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1395              		.loc 1 647 3 is_stmt 1 view .LVU467
 647:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1396              		.loc 1 647 32 is_stmt 0 view .LVU468
 1397 0032 8361     		str	r3, [r0, #24]
 648:Core/Src/main.c ****   {
 1398              		.loc 1 648 3 is_stmt 1 view .LVU469
 648:Core/Src/main.c ****   {
 1399              		.loc 1 648 7 is_stmt 0 view .LVU470
 1400 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1401              	.LVL55:
 648:Core/Src/main.c ****   {
 1402              		.loc 1 648 6 discriminator 1 view .LVU471
 1403 0038 0028     		cmp	r0, #0
 1404 003a 40D1     		bne	.L102
 652:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1405              		.loc 1 652 3 is_stmt 1 view .LVU472
 652:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1406              		.loc 1 652 34 is_stmt 0 view .LVU473
 1407 003c 4FF48053 		mov	r3, #4096
 1408 0040 0A93     		str	r3, [sp, #40]
 653:Core/Src/main.c ****   {
 1409              		.loc 1 653 3 is_stmt 1 view .LVU474
 653:Core/Src/main.c ****   {
 1410              		.loc 1 653 7 is_stmt 0 view .LVU475
 1411 0042 0AA9     		add	r1, sp, #40
 1412 0044 2748     		ldr	r0, .L111
 1413 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1414              	.LVL56:
 653:Core/Src/main.c ****   {
 1415              		.loc 1 653 6 discriminator 1 view .LVU476
 1416 004a 0028     		cmp	r0, #0
 1417 004c 39D1     		bne	.L103
 657:Core/Src/main.c ****   {
 1418              		.loc 1 657 3 is_stmt 1 view .LVU477
 657:Core/Src/main.c ****   {
 1419              		.loc 1 657 7 is_stmt 0 view .LVU478
 1420 004e 2548     		ldr	r0, .L111
 1421 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1422              	.LVL57:
 657:Core/Src/main.c ****   {
 1423              		.loc 1 657 6 discriminator 1 view .LVU479
 1424 0054 0028     		cmp	r0, #0
 1425 0056 36D1     		bne	.L104
 661:Core/Src/main.c ****   {
 1426              		.loc 1 661 3 is_stmt 1 view .LVU480
 661:Core/Src/main.c ****   {
 1427              		.loc 1 661 7 is_stmt 0 view .LVU481
 1428 0058 2248     		ldr	r0, .L111
 1429 005a FFF7FEFF 		bl	HAL_TIM_OC_Init
 1430              	.LVL58:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 64


 661:Core/Src/main.c ****   {
 1431              		.loc 1 661 6 discriminator 1 view .LVU482
 1432 005e 0028     		cmp	r0, #0
 1433 0060 33D1     		bne	.L105
 665:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1434              		.loc 1 665 3 is_stmt 1 view .LVU483
 665:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1435              		.loc 1 665 37 is_stmt 0 view .LVU484
 1436 0062 0023     		movs	r3, #0
 1437 0064 0893     		str	r3, [sp, #32]
 666:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1438              		.loc 1 666 3 is_stmt 1 view .LVU485
 666:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1439              		.loc 1 666 33 is_stmt 0 view .LVU486
 1440 0066 0993     		str	r3, [sp, #36]
 667:Core/Src/main.c ****   {
 1441              		.loc 1 667 3 is_stmt 1 view .LVU487
 667:Core/Src/main.c ****   {
 1442              		.loc 1 667 7 is_stmt 0 view .LVU488
 1443 0068 08A9     		add	r1, sp, #32
 1444 006a 1E48     		ldr	r0, .L111
 1445 006c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1446              	.LVL59:
 667:Core/Src/main.c ****   {
 1447              		.loc 1 667 6 discriminator 1 view .LVU489
 1448 0070 68BB     		cbnz	r0, .L106
 671:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1449              		.loc 1 671 3 is_stmt 1 view .LVU490
 671:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1450              		.loc 1 671 20 is_stmt 0 view .LVU491
 1451 0072 6023     		movs	r3, #96
 1452 0074 0193     		str	r3, [sp, #4]
 672:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1453              		.loc 1 672 3 is_stmt 1 view .LVU492
 672:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1454              		.loc 1 672 19 is_stmt 0 view .LVU493
 1455 0076 0022     		movs	r2, #0
 1456 0078 0292     		str	r2, [sp, #8]
 673:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1457              		.loc 1 673 3 is_stmt 1 view .LVU494
 673:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1458              		.loc 1 673 24 is_stmt 0 view .LVU495
 1459 007a 0392     		str	r2, [sp, #12]
 674:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1460              		.loc 1 674 3 is_stmt 1 view .LVU496
 674:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1461              		.loc 1 674 24 is_stmt 0 view .LVU497
 1462 007c 0592     		str	r2, [sp, #20]
 675:Core/Src/main.c ****   {
 1463              		.loc 1 675 3 is_stmt 1 view .LVU498
 675:Core/Src/main.c ****   {
 1464              		.loc 1 675 7 is_stmt 0 view .LVU499
 1465 007e 01A9     		add	r1, sp, #4
 1466 0080 1848     		ldr	r0, .L111
 1467 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1468              	.LVL60:
 675:Core/Src/main.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 65


 1469              		.loc 1 675 6 discriminator 1 view .LVU500
 1470 0086 20BB     		cbnz	r0, .L107
 679:Core/Src/main.c ****   {
 1471              		.loc 1 679 3 is_stmt 1 view .LVU501
 679:Core/Src/main.c ****   {
 1472              		.loc 1 679 7 is_stmt 0 view .LVU502
 1473 0088 0422     		movs	r2, #4
 1474 008a 0DEB0201 		add	r1, sp, r2
 1475 008e 1548     		ldr	r0, .L111
 1476 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1477              	.LVL61:
 679:Core/Src/main.c ****   {
 1478              		.loc 1 679 6 discriminator 1 view .LVU503
 1479 0094 F8B9     		cbnz	r0, .L108
 683:Core/Src/main.c ****   {
 1480              		.loc 1 683 3 is_stmt 1 view .LVU504
 683:Core/Src/main.c ****   {
 1481              		.loc 1 683 7 is_stmt 0 view .LVU505
 1482 0096 0822     		movs	r2, #8
 1483 0098 01A9     		add	r1, sp, #4
 1484 009a 1248     		ldr	r0, .L111
 1485 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1486              	.LVL62:
 683:Core/Src/main.c ****   {
 1487              		.loc 1 683 6 discriminator 1 view .LVU506
 1488 00a0 D8B9     		cbnz	r0, .L109
 687:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1489              		.loc 1 687 3 is_stmt 1 view .LVU507
 687:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1490              		.loc 1 687 20 is_stmt 0 view .LVU508
 1491 00a2 0023     		movs	r3, #0
 1492 00a4 0193     		str	r3, [sp, #4]
 688:Core/Src/main.c ****   {
 1493              		.loc 1 688 3 is_stmt 1 view .LVU509
 688:Core/Src/main.c ****   {
 1494              		.loc 1 688 7 is_stmt 0 view .LVU510
 1495 00a6 0C22     		movs	r2, #12
 1496 00a8 01A9     		add	r1, sp, #4
 1497 00aa 0E48     		ldr	r0, .L111
 1498 00ac FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 1499              	.LVL63:
 688:Core/Src/main.c ****   {
 1500              		.loc 1 688 6 discriminator 1 view .LVU511
 1501 00b0 A8B9     		cbnz	r0, .L110
 695:Core/Src/main.c **** 
 1502              		.loc 1 695 3 is_stmt 1 view .LVU512
 1503 00b2 0C48     		ldr	r0, .L111
 1504 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1505              	.LVL64:
 697:Core/Src/main.c **** 
 1506              		.loc 1 697 1 is_stmt 0 view .LVU513
 1507 00b8 0FB0     		add	sp, sp, #60
 1508              		.cfi_remember_state
 1509              		.cfi_def_cfa_offset 4
 1510              		@ sp needed
 1511 00ba 5DF804FB 		ldr	pc, [sp], #4
 1512              	.L102:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 66


 1513              		.cfi_restore_state
 650:Core/Src/main.c ****   }
 1514              		.loc 1 650 5 is_stmt 1 view .LVU514
 1515 00be FFF7FEFF 		bl	Error_Handler
 1516              	.LVL65:
 1517              	.L103:
 655:Core/Src/main.c ****   }
 1518              		.loc 1 655 5 view .LVU515
 1519 00c2 FFF7FEFF 		bl	Error_Handler
 1520              	.LVL66:
 1521              	.L104:
 659:Core/Src/main.c ****   }
 1522              		.loc 1 659 5 view .LVU516
 1523 00c6 FFF7FEFF 		bl	Error_Handler
 1524              	.LVL67:
 1525              	.L105:
 663:Core/Src/main.c ****   }
 1526              		.loc 1 663 5 view .LVU517
 1527 00ca FFF7FEFF 		bl	Error_Handler
 1528              	.LVL68:
 1529              	.L106:
 669:Core/Src/main.c ****   }
 1530              		.loc 1 669 5 view .LVU518
 1531 00ce FFF7FEFF 		bl	Error_Handler
 1532              	.LVL69:
 1533              	.L107:
 677:Core/Src/main.c ****   }
 1534              		.loc 1 677 5 view .LVU519
 1535 00d2 FFF7FEFF 		bl	Error_Handler
 1536              	.LVL70:
 1537              	.L108:
 681:Core/Src/main.c ****   }
 1538              		.loc 1 681 5 view .LVU520
 1539 00d6 FFF7FEFF 		bl	Error_Handler
 1540              	.LVL71:
 1541              	.L109:
 685:Core/Src/main.c ****   }
 1542              		.loc 1 685 5 view .LVU521
 1543 00da FFF7FEFF 		bl	Error_Handler
 1544              	.LVL72:
 1545              	.L110:
 690:Core/Src/main.c ****   }
 1546              		.loc 1 690 5 view .LVU522
 1547 00de FFF7FEFF 		bl	Error_Handler
 1548              	.LVL73:
 1549              	.L112:
 1550 00e2 00BF     		.align	2
 1551              	.L111:
 1552 00e4 00000000 		.word	htim5
 1553 00e8 000C0040 		.word	1073744896
 1554              		.cfi_endproc
 1555              	.LFE255:
 1557              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1558              		.align	1
 1559              		.syntax unified
 1560              		.thumb
 1561              		.thumb_func
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 67


 1563              	MX_USART1_UART_Init:
 1564              	.LFB256:
 705:Core/Src/main.c **** 
 1565              		.loc 1 705 1 view -0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 0
 1568              		@ frame_needed = 0, uses_anonymous_args = 0
 1569 0000 08B5     		push	{r3, lr}
 1570              		.cfi_def_cfa_offset 8
 1571              		.cfi_offset 3, -8
 1572              		.cfi_offset 14, -4
 714:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1573              		.loc 1 714 3 view .LVU524
 714:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1574              		.loc 1 714 19 is_stmt 0 view .LVU525
 1575 0002 0A48     		ldr	r0, .L117
 1576 0004 0A4B     		ldr	r3, .L117+4
 1577 0006 0360     		str	r3, [r0]
 715:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1578              		.loc 1 715 3 is_stmt 1 view .LVU526
 715:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1579              		.loc 1 715 24 is_stmt 0 view .LVU527
 1580 0008 4FF4E133 		mov	r3, #115200
 1581 000c 4360     		str	r3, [r0, #4]
 716:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1582              		.loc 1 716 3 is_stmt 1 view .LVU528
 716:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1583              		.loc 1 716 26 is_stmt 0 view .LVU529
 1584 000e 0023     		movs	r3, #0
 1585 0010 8360     		str	r3, [r0, #8]
 717:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1586              		.loc 1 717 3 is_stmt 1 view .LVU530
 717:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1587              		.loc 1 717 24 is_stmt 0 view .LVU531
 1588 0012 C360     		str	r3, [r0, #12]
 718:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1589              		.loc 1 718 3 is_stmt 1 view .LVU532
 718:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1590              		.loc 1 718 22 is_stmt 0 view .LVU533
 1591 0014 0361     		str	r3, [r0, #16]
 719:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1592              		.loc 1 719 3 is_stmt 1 view .LVU534
 719:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1593              		.loc 1 719 20 is_stmt 0 view .LVU535
 1594 0016 0C22     		movs	r2, #12
 1595 0018 4261     		str	r2, [r0, #20]
 720:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1596              		.loc 1 720 3 is_stmt 1 view .LVU536
 720:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1597              		.loc 1 720 25 is_stmt 0 view .LVU537
 1598 001a 8361     		str	r3, [r0, #24]
 721:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1599              		.loc 1 721 3 is_stmt 1 view .LVU538
 721:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1600              		.loc 1 721 28 is_stmt 0 view .LVU539
 1601 001c C361     		str	r3, [r0, #28]
 722:Core/Src/main.c ****   {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 68


 1602              		.loc 1 722 3 is_stmt 1 view .LVU540
 722:Core/Src/main.c ****   {
 1603              		.loc 1 722 7 is_stmt 0 view .LVU541
 1604 001e FFF7FEFF 		bl	HAL_UART_Init
 1605              	.LVL74:
 722:Core/Src/main.c ****   {
 1606              		.loc 1 722 6 discriminator 1 view .LVU542
 1607 0022 00B9     		cbnz	r0, .L116
 730:Core/Src/main.c **** 
 1608              		.loc 1 730 1 view .LVU543
 1609 0024 08BD     		pop	{r3, pc}
 1610              	.L116:
 724:Core/Src/main.c ****   }
 1611              		.loc 1 724 5 is_stmt 1 view .LVU544
 1612 0026 FFF7FEFF 		bl	Error_Handler
 1613              	.LVL75:
 1614              	.L118:
 1615 002a 00BF     		.align	2
 1616              	.L117:
 1617 002c 00000000 		.word	huart1
 1618 0030 00100140 		.word	1073811456
 1619              		.cfi_endproc
 1620              	.LFE256:
 1622              		.section	.text.SystemClock_Config,"ax",%progbits
 1623              		.align	1
 1624              		.global	SystemClock_Config
 1625              		.syntax unified
 1626              		.thumb
 1627              		.thumb_func
 1629              	SystemClock_Config:
 1630              	.LFB244:
 157:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1631              		.loc 1 157 1 view -0
 1632              		.cfi_startproc
 1633              		@ args = 0, pretend = 0, frame = 80
 1634              		@ frame_needed = 0, uses_anonymous_args = 0
 1635 0000 10B5     		push	{r4, lr}
 1636              		.cfi_def_cfa_offset 8
 1637              		.cfi_offset 4, -8
 1638              		.cfi_offset 14, -4
 1639 0002 94B0     		sub	sp, sp, #80
 1640              		.cfi_def_cfa_offset 88
 158:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1641              		.loc 1 158 3 view .LVU546
 158:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1642              		.loc 1 158 22 is_stmt 0 view .LVU547
 1643 0004 08AC     		add	r4, sp, #32
 1644 0006 3022     		movs	r2, #48
 1645 0008 0021     		movs	r1, #0
 1646 000a 2046     		mov	r0, r4
 1647 000c FFF7FEFF 		bl	memset
 1648              	.LVL76:
 159:Core/Src/main.c **** 
 1649              		.loc 1 159 3 is_stmt 1 view .LVU548
 159:Core/Src/main.c **** 
 1650              		.loc 1 159 22 is_stmt 0 view .LVU549
 1651 0010 0023     		movs	r3, #0
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 69


 1652 0012 0393     		str	r3, [sp, #12]
 1653 0014 0493     		str	r3, [sp, #16]
 1654 0016 0593     		str	r3, [sp, #20]
 1655 0018 0693     		str	r3, [sp, #24]
 1656 001a 0793     		str	r3, [sp, #28]
 163:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1657              		.loc 1 163 3 is_stmt 1 view .LVU550
 1658              	.LBB12:
 163:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1659              		.loc 1 163 3 view .LVU551
 1660 001c 0193     		str	r3, [sp, #4]
 163:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1661              		.loc 1 163 3 view .LVU552
 1662 001e 214A     		ldr	r2, .L125
 1663 0020 116C     		ldr	r1, [r2, #64]
 1664 0022 41F08051 		orr	r1, r1, #268435456
 1665 0026 1164     		str	r1, [r2, #64]
 163:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1666              		.loc 1 163 3 view .LVU553
 1667 0028 126C     		ldr	r2, [r2, #64]
 1668 002a 02F08052 		and	r2, r2, #268435456
 1669 002e 0192     		str	r2, [sp, #4]
 163:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1670              		.loc 1 163 3 view .LVU554
 1671 0030 019A     		ldr	r2, [sp, #4]
 1672              	.LBE12:
 163:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1673              		.loc 1 163 3 view .LVU555
 164:Core/Src/main.c **** 
 1674              		.loc 1 164 3 view .LVU556
 1675              	.LBB13:
 164:Core/Src/main.c **** 
 1676              		.loc 1 164 3 view .LVU557
 1677 0032 0293     		str	r3, [sp, #8]
 164:Core/Src/main.c **** 
 1678              		.loc 1 164 3 view .LVU558
 1679 0034 1C4B     		ldr	r3, .L125+4
 1680 0036 1A68     		ldr	r2, [r3]
 1681 0038 42F48042 		orr	r2, r2, #16384
 1682 003c 1A60     		str	r2, [r3]
 164:Core/Src/main.c **** 
 1683              		.loc 1 164 3 view .LVU559
 1684 003e 1B68     		ldr	r3, [r3]
 1685 0040 03F48043 		and	r3, r3, #16384
 1686 0044 0293     		str	r3, [sp, #8]
 164:Core/Src/main.c **** 
 1687              		.loc 1 164 3 view .LVU560
 1688 0046 029B     		ldr	r3, [sp, #8]
 1689              	.LBE13:
 164:Core/Src/main.c **** 
 1690              		.loc 1 164 3 view .LVU561
 169:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1691              		.loc 1 169 3 view .LVU562
 169:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1692              		.loc 1 169 36 is_stmt 0 view .LVU563
 1693 0048 0923     		movs	r3, #9
 1694 004a 0893     		str	r3, [sp, #32]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 70


 170:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1695              		.loc 1 170 3 is_stmt 1 view .LVU564
 170:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1696              		.loc 1 170 30 is_stmt 0 view .LVU565
 1697 004c 4FF48033 		mov	r3, #65536
 1698 0050 0993     		str	r3, [sp, #36]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1699              		.loc 1 171 3 is_stmt 1 view .LVU566
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1700              		.loc 1 171 30 is_stmt 0 view .LVU567
 1701 0052 0123     		movs	r3, #1
 1702 0054 0D93     		str	r3, [sp, #52]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1703              		.loc 1 172 3 is_stmt 1 view .LVU568
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1704              		.loc 1 172 34 is_stmt 0 view .LVU569
 1705 0056 0223     		movs	r3, #2
 1706 0058 0E93     		str	r3, [sp, #56]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1707              		.loc 1 173 3 is_stmt 1 view .LVU570
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1708              		.loc 1 173 35 is_stmt 0 view .LVU571
 1709 005a 4FF48002 		mov	r2, #4194304
 1710 005e 0F92     		str	r2, [sp, #60]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 1711              		.loc 1 174 3 is_stmt 1 view .LVU572
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 1712              		.loc 1 174 30 is_stmt 0 view .LVU573
 1713 0060 0422     		movs	r2, #4
 1714 0062 1092     		str	r2, [sp, #64]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1715              		.loc 1 175 3 is_stmt 1 view .LVU574
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1716              		.loc 1 175 30 is_stmt 0 view .LVU575
 1717 0064 9022     		movs	r2, #144
 1718 0066 1192     		str	r2, [sp, #68]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 1719              		.loc 1 176 3 is_stmt 1 view .LVU576
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 1720              		.loc 1 176 30 is_stmt 0 view .LVU577
 1721 0068 1293     		str	r3, [sp, #72]
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1722              		.loc 1 177 3 is_stmt 1 view .LVU578
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1723              		.loc 1 177 30 is_stmt 0 view .LVU579
 1724 006a 0623     		movs	r3, #6
 1725 006c 1393     		str	r3, [sp, #76]
 178:Core/Src/main.c ****   {
 1726              		.loc 1 178 3 is_stmt 1 view .LVU580
 178:Core/Src/main.c ****   {
 1727              		.loc 1 178 7 is_stmt 0 view .LVU581
 1728 006e 2046     		mov	r0, r4
 1729 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1730              	.LVL77:
 178:Core/Src/main.c ****   {
 1731              		.loc 1 178 6 discriminator 1 view .LVU582
 1732 0074 90B9     		cbnz	r0, .L123
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 71


 185:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1733              		.loc 1 185 3 is_stmt 1 view .LVU583
 185:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1734              		.loc 1 185 31 is_stmt 0 view .LVU584
 1735 0076 0F23     		movs	r3, #15
 1736 0078 0393     		str	r3, [sp, #12]
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1737              		.loc 1 187 3 is_stmt 1 view .LVU585
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1738              		.loc 1 187 34 is_stmt 0 view .LVU586
 1739 007a 0223     		movs	r3, #2
 1740 007c 0493     		str	r3, [sp, #16]
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1741              		.loc 1 188 3 is_stmt 1 view .LVU587
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1742              		.loc 1 188 35 is_stmt 0 view .LVU588
 1743 007e 0023     		movs	r3, #0
 1744 0080 0593     		str	r3, [sp, #20]
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1745              		.loc 1 189 3 is_stmt 1 view .LVU589
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1746              		.loc 1 189 36 is_stmt 0 view .LVU590
 1747 0082 4FF4A053 		mov	r3, #5120
 1748 0086 0693     		str	r3, [sp, #24]
 190:Core/Src/main.c **** 
 1749              		.loc 1 190 3 is_stmt 1 view .LVU591
 190:Core/Src/main.c **** 
 1750              		.loc 1 190 36 is_stmt 0 view .LVU592
 1751 0088 4FF48053 		mov	r3, #4096
 1752 008c 0793     		str	r3, [sp, #28]
 192:Core/Src/main.c ****   {
 1753              		.loc 1 192 3 is_stmt 1 view .LVU593
 192:Core/Src/main.c ****   {
 1754              		.loc 1 192 7 is_stmt 0 view .LVU594
 1755 008e 0421     		movs	r1, #4
 1756 0090 03A8     		add	r0, sp, #12
 1757 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1758              	.LVL78:
 192:Core/Src/main.c ****   {
 1759              		.loc 1 192 6 discriminator 1 view .LVU595
 1760 0096 18B9     		cbnz	r0, .L124
 196:Core/Src/main.c **** 
 1761              		.loc 1 196 1 view .LVU596
 1762 0098 14B0     		add	sp, sp, #80
 1763              		.cfi_remember_state
 1764              		.cfi_def_cfa_offset 8
 1765              		@ sp needed
 1766 009a 10BD     		pop	{r4, pc}
 1767              	.L123:
 1768              		.cfi_restore_state
 180:Core/Src/main.c ****   }
 1769              		.loc 1 180 5 is_stmt 1 view .LVU597
 1770 009c FFF7FEFF 		bl	Error_Handler
 1771              	.LVL79:
 1772              	.L124:
 194:Core/Src/main.c ****   }
 1773              		.loc 1 194 5 view .LVU598
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 72


 1774 00a0 FFF7FEFF 		bl	Error_Handler
 1775              	.LVL80:
 1776              	.L126:
 1777              		.align	2
 1778              	.L125:
 1779 00a4 00380240 		.word	1073887232
 1780 00a8 00700040 		.word	1073770496
 1781              		.cfi_endproc
 1782              	.LFE244:
 1784              		.section	.text.main,"ax",%progbits
 1785              		.align	1
 1786              		.global	main
 1787              		.syntax unified
 1788              		.thumb
 1789              		.thumb_func
 1791              	main:
 1792              	.LFB243:
  99:Core/Src/main.c **** 
 1793              		.loc 1 99 1 view -0
 1794              		.cfi_startproc
 1795              		@ Volatile: function does not return.
 1796              		@ args = 0, pretend = 0, frame = 0
 1797              		@ frame_needed = 0, uses_anonymous_args = 0
 1798 0000 08B5     		push	{r3, lr}
 1799              		.cfi_def_cfa_offset 8
 1800              		.cfi_offset 3, -8
 1801              		.cfi_offset 14, -4
 108:Core/Src/main.c **** 
 1802              		.loc 1 108 3 view .LVU600
 1803 0002 FFF7FEFF 		bl	HAL_Init
 1804              	.LVL81:
 115:Core/Src/main.c **** 
 1805              		.loc 1 115 3 view .LVU601
 1806 0006 FFF7FEFF 		bl	SystemClock_Config
 1807              	.LVL82:
 122:Core/Src/main.c ****   MX_DMA_Init();
 1808              		.loc 1 122 3 view .LVU602
 1809 000a FFF7FEFF 		bl	MX_GPIO_Init
 1810              	.LVL83:
 123:Core/Src/main.c ****   MX_ADC1_Init();
 1811              		.loc 1 123 3 view .LVU603
 1812 000e FFF7FEFF 		bl	MX_DMA_Init
 1813              	.LVL84:
 124:Core/Src/main.c ****   MX_I2C1_Init();
 1814              		.loc 1 124 3 view .LVU604
 1815 0012 FFF7FEFF 		bl	MX_ADC1_Init
 1816              	.LVL85:
 125:Core/Src/main.c ****   MX_I2C2_Init();
 1817              		.loc 1 125 3 view .LVU605
 1818 0016 FFF7FEFF 		bl	MX_I2C1_Init
 1819              	.LVL86:
 126:Core/Src/main.c ****   MX_I2C3_Init();
 1820              		.loc 1 126 3 view .LVU606
 1821 001a FFF7FEFF 		bl	MX_I2C2_Init
 1822              	.LVL87:
 127:Core/Src/main.c ****   MX_RTC_Init();
 1823              		.loc 1 127 3 view .LVU607
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 73


 1824 001e FFF7FEFF 		bl	MX_I2C3_Init
 1825              	.LVL88:
 128:Core/Src/main.c ****   MX_SPI1_Init();
 1826              		.loc 1 128 3 view .LVU608
 1827 0022 FFF7FEFF 		bl	MX_RTC_Init
 1828              	.LVL89:
 129:Core/Src/main.c ****   MX_SPI2_Init();
 1829              		.loc 1 129 3 view .LVU609
 1830 0026 FFF7FEFF 		bl	MX_SPI1_Init
 1831              	.LVL90:
 130:Core/Src/main.c ****   MX_SPI3_Init();
 1832              		.loc 1 130 3 view .LVU610
 1833 002a FFF7FEFF 		bl	MX_SPI2_Init
 1834              	.LVL91:
 131:Core/Src/main.c ****   MX_TIM3_Init();
 1835              		.loc 1 131 3 view .LVU611
 1836 002e FFF7FEFF 		bl	MX_SPI3_Init
 1837              	.LVL92:
 132:Core/Src/main.c ****   MX_TIM4_Init();
 1838              		.loc 1 132 3 view .LVU612
 1839 0032 FFF7FEFF 		bl	MX_TIM3_Init
 1840              	.LVL93:
 133:Core/Src/main.c ****   MX_TIM5_Init();
 1841              		.loc 1 133 3 view .LVU613
 1842 0036 FFF7FEFF 		bl	MX_TIM4_Init
 1843              	.LVL94:
 134:Core/Src/main.c ****   MX_USART1_UART_Init();
 1844              		.loc 1 134 3 view .LVU614
 1845 003a FFF7FEFF 		bl	MX_TIM5_Init
 1846              	.LVL95:
 135:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 1847              		.loc 1 135 3 view .LVU615
 1848 003e FFF7FEFF 		bl	MX_USART1_UART_Init
 1849              	.LVL96:
 136:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1850              		.loc 1 136 3 view .LVU616
 1851 0042 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 1852              	.LVL97:
 1853              	.L128:
 143:Core/Src/main.c ****   {
 1854              		.loc 1 143 3 view .LVU617
 148:Core/Src/main.c ****   /* USER CODE END 3 */
 1855              		.loc 1 148 3 view .LVU618
 143:Core/Src/main.c ****   {
 1856              		.loc 1 143 9 view .LVU619
 1857 0046 FEE7     		b	.L128
 1858              		.cfi_endproc
 1859              	.LFE243:
 1861              		.global	huart1
 1862              		.section	.bss.huart1,"aw",%nobits
 1863              		.align	2
 1866              	huart1:
 1867 0000 00000000 		.space	72
 1867      00000000 
 1867      00000000 
 1867      00000000 
 1867      00000000 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 74


 1868              		.global	hdma_tim3_ch1_trig
 1869              		.section	.bss.hdma_tim3_ch1_trig,"aw",%nobits
 1870              		.align	2
 1873              	hdma_tim3_ch1_trig:
 1874 0000 00000000 		.space	96
 1874      00000000 
 1874      00000000 
 1874      00000000 
 1874      00000000 
 1875              		.global	htim5
 1876              		.section	.bss.htim5,"aw",%nobits
 1877              		.align	2
 1880              	htim5:
 1881 0000 00000000 		.space	72
 1881      00000000 
 1881      00000000 
 1881      00000000 
 1881      00000000 
 1882              		.global	htim4
 1883              		.section	.bss.htim4,"aw",%nobits
 1884              		.align	2
 1887              	htim4:
 1888 0000 00000000 		.space	72
 1888      00000000 
 1888      00000000 
 1888      00000000 
 1888      00000000 
 1889              		.global	htim3
 1890              		.section	.bss.htim3,"aw",%nobits
 1891              		.align	2
 1894              	htim3:
 1895 0000 00000000 		.space	72
 1895      00000000 
 1895      00000000 
 1895      00000000 
 1895      00000000 
 1896              		.global	hspi3
 1897              		.section	.bss.hspi3,"aw",%nobits
 1898              		.align	2
 1901              	hspi3:
 1902 0000 00000000 		.space	88
 1902      00000000 
 1902      00000000 
 1902      00000000 
 1902      00000000 
 1903              		.global	hspi2
 1904              		.section	.bss.hspi2,"aw",%nobits
 1905              		.align	2
 1908              	hspi2:
 1909 0000 00000000 		.space	88
 1909      00000000 
 1909      00000000 
 1909      00000000 
 1909      00000000 
 1910              		.global	hspi1
 1911              		.section	.bss.hspi1,"aw",%nobits
 1912              		.align	2
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 75


 1915              	hspi1:
 1916 0000 00000000 		.space	88
 1916      00000000 
 1916      00000000 
 1916      00000000 
 1916      00000000 
 1917              		.global	hrtc
 1918              		.section	.bss.hrtc,"aw",%nobits
 1919              		.align	2
 1922              	hrtc:
 1923 0000 00000000 		.space	32
 1923      00000000 
 1923      00000000 
 1923      00000000 
 1923      00000000 
 1924              		.global	hi2c3
 1925              		.section	.bss.hi2c3,"aw",%nobits
 1926              		.align	2
 1929              	hi2c3:
 1930 0000 00000000 		.space	84
 1930      00000000 
 1930      00000000 
 1930      00000000 
 1930      00000000 
 1931              		.global	hi2c2
 1932              		.section	.bss.hi2c2,"aw",%nobits
 1933              		.align	2
 1936              	hi2c2:
 1937 0000 00000000 		.space	84
 1937      00000000 
 1937      00000000 
 1937      00000000 
 1937      00000000 
 1938              		.global	hi2c1
 1939              		.section	.bss.hi2c1,"aw",%nobits
 1940              		.align	2
 1943              	hi2c1:
 1944 0000 00000000 		.space	84
 1944      00000000 
 1944      00000000 
 1944      00000000 
 1944      00000000 
 1945              		.global	hadc1
 1946              		.section	.bss.hadc1,"aw",%nobits
 1947              		.align	2
 1950              	hadc1:
 1951 0000 00000000 		.space	72
 1951      00000000 
 1951      00000000 
 1951      00000000 
 1951      00000000 
 1952              		.text
 1953              	.Letext0:
 1954              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1955              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/ma
 1956              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/sy
 1957              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 76


 1958              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1959              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1960              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1961              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1962              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1963              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1964              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1965              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1966              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1967              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1968              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1969              		.file 18 "Core/Inc/25flash.h"
 1970              		.file 19 "Core/Inc/neopixel.h"
 1971              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1972              		.file 21 "Core/Inc/main.h"
 1973              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1974              		.file 23 "USB_DEVICE/App/usb_device.h"
 1975              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1976              		.file 25 "<built-in>"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 77


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:289    .text.MX_GPIO_Init:00000140 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:297    .text.MX_DMA_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:302    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:348    .text.MX_DMA_Init:00000030 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:353    .text.Error_Handler:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:359    .text.Error_Handler:00000000 Error_Handler
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:391    .text.MX_ADC1_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:396    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:498    .text.MX_ADC1_Init:0000005c $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1950   .bss.hadc1:00000000 hadc1
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:505    .text.MX_I2C1_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:510    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:567    .text.MX_I2C1_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1943   .bss.hi2c1:00000000 hi2c1
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:574    .text.MX_I2C2_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:579    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:636    .text.MX_I2C2_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1936   .bss.hi2c2:00000000 hi2c2
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:643    .text.MX_I2C3_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:648    .text.MX_I2C3_Init:00000000 MX_I2C3_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:705    .text.MX_I2C3_Init:0000002c $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1929   .bss.hi2c3:00000000 hi2c3
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:712    .text.MX_RTC_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:717    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:768    .text.MX_RTC_Init:00000028 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1922   .bss.hrtc:00000000 hrtc
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:774    .text.MX_SPI1_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:779    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:846    .text.MX_SPI1_Init:00000038 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1915   .bss.hspi1:00000000 hspi1
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:852    .text.MX_SPI2_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:857    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:925    .text.MX_SPI2_Init:00000038 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1908   .bss.hspi2:00000000 hspi2
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:931    .text.MX_SPI3_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:936    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1003   .text.MX_SPI3_Init:00000038 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1901   .bss.hspi3:00000000 hspi3
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1009   .text.MX_TIM3_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1014   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1162   .text.MX_TIM3_Init:00000098 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1894   .bss.htim3:00000000 htim3
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1168   .text.MX_TIM4_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1173   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1335   .text.MX_TIM4_Init:000000ac $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1887   .bss.htim4:00000000 htim4
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1341   .text.MX_TIM5_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1346   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1552   .text.MX_TIM5_Init:000000e4 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1880   .bss.htim5:00000000 htim5
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1558   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1563   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1617   .text.MX_USART1_UART_Init:0000002c $d
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s 			page 78


C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1866   .bss.huart1:00000000 huart1
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1623   .text.SystemClock_Config:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1629   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1779   .text.SystemClock_Config:000000a4 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1785   .text.main:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1791   .text.main:00000000 main
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1863   .bss.huart1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1873   .bss.hdma_tim3_ch1_trig:00000000 hdma_tim3_ch1_trig
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1870   .bss.hdma_tim3_ch1_trig:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1877   .bss.htim5:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1884   .bss.htim4:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1891   .bss.htim3:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1898   .bss.hspi3:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1905   .bss.hspi2:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1912   .bss.hspi1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1919   .bss.hrtc:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1926   .bss.hi2c3:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1933   .bss.hi2c2:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1940   .bss.hi2c1:00000000 $d
C:\Users\kroko\AppData\Local\Temp\ccjobGP4.s:1947   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_I2C_Init
HAL_RTC_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_TIM_OC_Init
HAL_TIM_OC_ConfigChannel
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_DEVICE_Init
