<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.9.02_x64\IDE\bin\Documents\RISC_V_LIB_S6B\impl\gwsynthesis\RISC_V_LIB_S6B.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.9.02_x64\IDE\bin\Documents\RISC_V_LIB_S6B\src\RISC_V_LIB_S6B.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Mar 14 15:38:42 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6514</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6500</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4934</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">23.670(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-83379.820</td>
<td>4934</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-22.247</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-22.222</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[18]_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-22.222</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[18]_24_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-22.219</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[18]_27_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-22.219</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[18]_28_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-22.197</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[30]_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-22.197</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[30]_24_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-22.194</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[17]_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-22.194</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[17]_24_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-22.194</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[29]_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-22.194</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[29]_24_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-22.156</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_1_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-22.156</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[1]_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-22.153</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[1]_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.110</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-22.151</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[1]_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.108</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-22.151</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[1]_28_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-22.151</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[1]_27_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-22.151</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_0_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-22.149</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[17]_28_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.106</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-22.149</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[17]_27_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.106</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-22.146</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[2]_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.103</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-22.140</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[2]_28_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-22.140</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[2]_27_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-22.140</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[2]_24_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-22.103</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
<td>dmem/RAM[2]_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>42.060</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.716</td>
<td>rvsingle/dp/pcreg/q_2_s0/Q</td>
<td>rvsingle/dp/pcreg/q_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>2</td>
<td>0.853</td>
<td>rvsingle/dp/pcreg/q_1_s1/Q</td>
<td>rvsingle/dp/pcreg/q_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>3</td>
<td>1.088</td>
<td>rvsingle/dp/pcreg/q_0_s1/Q</td>
<td>rvsingle/dp/pcreg/q_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.088</td>
</tr>
<tr>
<td>4</td>
<td>1.358</td>
<td>rvsingle/dp/pcreg/q_6_s0/Q</td>
<td>rvsingle/dp/pcreg/q_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.358</td>
</tr>
<tr>
<td>5</td>
<td>1.360</td>
<td>rvsingle/dp/pcreg/q_9_s0/Q</td>
<td>rvsingle/dp/pcreg/q_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.360</td>
</tr>
<tr>
<td>6</td>
<td>1.504</td>
<td>rvsingle/dp/pcreg/q_22_s0/Q</td>
<td>rvsingle/dp/pcreg/q_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.504</td>
</tr>
<tr>
<td>7</td>
<td>1.509</td>
<td>rvsingle/dp/pcreg/q_23_s0/Q</td>
<td>rvsingle/dp/pcreg/q_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.509</td>
</tr>
<tr>
<td>8</td>
<td>1.602</td>
<td>rvsingle/dp/pcreg/q_11_s0/Q</td>
<td>rvsingle/dp/pcreg/q_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.602</td>
</tr>
<tr>
<td>9</td>
<td>1.627</td>
<td>rvsingle/dp/pcreg/q_28_s0/Q</td>
<td>rvsingle/dp/pcreg/q_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.627</td>
</tr>
<tr>
<td>10</td>
<td>1.673</td>
<td>rvsingle/dp/pcreg/q_21_s0/Q</td>
<td>rvsingle/dp/pcreg/q_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.673</td>
</tr>
<tr>
<td>11</td>
<td>1.679</td>
<td>rvsingle/dp/pcreg/q_18_s0/Q</td>
<td>rvsingle/dp/pcreg/q_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.679</td>
</tr>
<tr>
<td>12</td>
<td>1.680</td>
<td>rvsingle/dp/pcreg/q_25_s0/Q</td>
<td>rvsingle/dp/pcreg/q_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.680</td>
</tr>
<tr>
<td>13</td>
<td>1.700</td>
<td>rvsingle/dp/pcreg/q_29_s0/Q</td>
<td>rvsingle/dp/pcreg/q_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.700</td>
</tr>
<tr>
<td>14</td>
<td>1.708</td>
<td>rvsingle/dp/pcreg/q_3_s0/Q</td>
<td>rvsingle/dp/pcreg/q_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.708</td>
</tr>
<tr>
<td>15</td>
<td>1.851</td>
<td>rvsingle/dp/pcreg/q_12_s0/Q</td>
<td>rvsingle/dp/pcreg/q_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.851</td>
</tr>
<tr>
<td>16</td>
<td>1.853</td>
<td>rvsingle/dp/pcreg/q_14_s0/Q</td>
<td>rvsingle/dp/pcreg/q_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.853</td>
</tr>
<tr>
<td>17</td>
<td>1.857</td>
<td>rvsingle/dp/pcreg/q_26_s0/Q</td>
<td>rvsingle/dp/pcreg/q_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.857</td>
</tr>
<tr>
<td>18</td>
<td>1.857</td>
<td>rvsingle/dp/pcreg/q_23_s0/Q</td>
<td>rvsingle/dp/pcreg/q_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.857</td>
</tr>
<tr>
<td>19</td>
<td>1.867</td>
<td>rvsingle/dp/pcreg/q_25_s0/Q</td>
<td>rvsingle/dp/pcreg/q_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.867</td>
</tr>
<tr>
<td>20</td>
<td>1.869</td>
<td>rvsingle/dp/pcreg/q_3_s0/Q</td>
<td>rvsingle/dp/pcreg/q_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.869</td>
</tr>
<tr>
<td>21</td>
<td>1.870</td>
<td>rvsingle/dp/pcreg/q_29_s0/Q</td>
<td>rvsingle/dp/pcreg/q_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.870</td>
</tr>
<tr>
<td>22</td>
<td>1.876</td>
<td>rvsingle/dp/pcreg/q_29_s0/Q</td>
<td>rvsingle/dp/pcreg/q_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.876</td>
</tr>
<tr>
<td>23</td>
<td>1.976</td>
<td>rvsingle/dp/pcreg/q_16_s0/Q</td>
<td>rvsingle/dp/pcreg/q_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.976</td>
</tr>
<tr>
<td>24</td>
<td>1.985</td>
<td>rvsingle/dp/pcreg/q_29_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.998</td>
</tr>
<tr>
<td>25</td>
<td>1.985</td>
<td>rvsingle/dp/pcreg/q_29_s0/Q</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.998</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_27_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_23_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>rvsingle/dp/pcreg/q_0_s1</td>
</tr>
<tr>
<td>7</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/RAM[62]_31_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/RAM[60]_31_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/RAM[56]_31_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/RAM[48]_31_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>7.448</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][B]</td>
<td>imem/Instr_2_s13373/I3</td>
</tr>
<tr>
<td>8.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C11[0][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13373/F</td>
</tr>
<tr>
<td>11.667</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>imem/Instr_2_s13594/I1</td>
</tr>
<tr>
<td>12.489</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13594/F</td>
</tr>
<tr>
<td>14.299</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>imem/Instr_2_s13639/I1</td>
</tr>
<tr>
<td>15.121</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13639/F</td>
</tr>
<tr>
<td>15.611</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td>imem/Instr_2_s13473/I3</td>
</tr>
<tr>
<td>16.413</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13473/F</td>
</tr>
<tr>
<td>16.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[2][A]</td>
<td>imem/Instr_2_s13358/I3</td>
</tr>
<tr>
<td>17.458</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C5[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13358/F</td>
</tr>
<tr>
<td>17.464</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>imem/Instr_2_s13316/I2</td>
</tr>
<tr>
<td>18.286</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13316/F</td>
</tr>
<tr>
<td>20.430</td>
<td>2.144</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C12</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[1]</td>
</tr>
<tr>
<td>20.689</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[3]</td>
</tr>
<tr>
<td>21.978</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>rvsingle/dp/rf/SrcA_3_s/I1</td>
</tr>
<tr>
<td>22.604</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_3_s/F</td>
</tr>
<tr>
<td>24.067</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C5[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/I0</td>
</tr>
<tr>
<td>25.112</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>25.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>25.640</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>26.059</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s2/I3</td>
</tr>
<tr>
<td>27.091</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s2/F</td>
</tr>
<tr>
<td>28.391</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>rvsingle/dp/alu/DataAdr_4_s/I1</td>
</tr>
<tr>
<td>29.017</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>320</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s/F</td>
</tr>
<tr>
<td>34.503</td>
<td>5.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[2][B]</td>
<td>dmem/rd_5_s129/S0</td>
</tr>
<tr>
<td>35.005</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C44[2][B]</td>
<td style=" background: #97FFFF;">dmem/rd_5_s129/O</td>
</tr>
<tr>
<td>35.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td>dmem/rd_5_s125/I0</td>
</tr>
<tr>
<td>35.168</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C44[1][B]</td>
<td style=" background: #97FFFF;">dmem/rd_5_s125/O</td>
</tr>
<tr>
<td>35.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>dmem/rd_5_s123/I0</td>
</tr>
<tr>
<td>35.331</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">dmem/rd_5_s123/O</td>
</tr>
<tr>
<td>38.742</td>
<td>3.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>rvsingle/dp/resultmux/Result_5_s1/I1</td>
</tr>
<tr>
<td>39.368</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_5_s1/F</td>
</tr>
<tr>
<td>41.156</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>rvsingle/dp/resultmux/Result_5_s0/I0</td>
</tr>
<tr>
<td>41.978</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_5_s0/F</td>
</tr>
<tr>
<td>43.932</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td>rvsingle/dp/resultmux/Result_5_s/I1</td>
</tr>
<tr>
<td>44.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_5_s/F</td>
</tr>
<tr>
<td>46.677</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10</td>
<td>rvsingle/dp/rf/rf_rf_0_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10</td>
<td>rvsingle/dp/rf/rf_rf_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.011, 28.460%; route: 29.734, 70.454%; tC2Q: 0.458, 1.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[18]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.702</td>
<td>3.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>dmem/n9800_s0/I1</td>
</tr>
<tr>
<td>43.763</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">dmem/n9800_s0/F</td>
</tr>
<tr>
<td>46.653</td>
<td>2.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[2][A]</td>
<td style=" font-weight:bold;">dmem/RAM[18]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[2][A]</td>
<td>dmem/RAM[18]_16_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[2][A]</td>
<td>dmem/RAM[18]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 36.967%; route: 26.128, 61.947%; tC2Q: 0.458, 1.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[18]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.702</td>
<td>3.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>dmem/n9800_s0/I1</td>
</tr>
<tr>
<td>43.763</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">dmem/n9800_s0/F</td>
</tr>
<tr>
<td>46.653</td>
<td>2.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[2][B]</td>
<td style=" font-weight:bold;">dmem/RAM[18]_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[2][B]</td>
<td>dmem/RAM[18]_24_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[2][B]</td>
<td>dmem/RAM[18]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 36.967%; route: 26.128, 61.947%; tC2Q: 0.458, 1.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[18]_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.702</td>
<td>3.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>dmem/n9800_s0/I1</td>
</tr>
<tr>
<td>43.763</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">dmem/n9800_s0/F</td>
</tr>
<tr>
<td>46.650</td>
<td>2.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[18]_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>dmem/RAM[18]_27_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C17[0][A]</td>
<td>dmem/RAM[18]_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 36.969%; route: 26.125, 61.944%; tC2Q: 0.458, 1.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[18]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.702</td>
<td>3.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>dmem/n9800_s0/I1</td>
</tr>
<tr>
<td>43.763</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">dmem/n9800_s0/F</td>
</tr>
<tr>
<td>46.650</td>
<td>2.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">dmem/RAM[18]_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>dmem/RAM[18]_28_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>dmem/RAM[18]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 36.969%; route: 26.125, 61.944%; tC2Q: 0.458, 1.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[30]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.715</td>
<td>3.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td>dmem/n9428_s0/I0</td>
</tr>
<tr>
<td>43.741</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">dmem/n9428_s0/F</td>
</tr>
<tr>
<td>46.627</td>
<td>2.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[30]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>dmem/RAM[30]_16_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>dmem/RAM[30]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.557, 36.906%; route: 26.138, 62.006%; tC2Q: 0.458, 1.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[30]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.715</td>
<td>3.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td>dmem/n9428_s0/I0</td>
</tr>
<tr>
<td>43.741</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">dmem/n9428_s0/F</td>
</tr>
<tr>
<td>46.627</td>
<td>2.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td style=" font-weight:bold;">dmem/RAM[30]_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>dmem/RAM[30]_24_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>dmem/RAM[30]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.557, 36.906%; route: 26.138, 62.006%; tC2Q: 0.458, 1.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[17]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.715</td>
<td>3.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>dmem/n9832_s0/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">dmem/n9832_s0/F</td>
</tr>
<tr>
<td>46.624</td>
<td>2.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][B]</td>
<td style=" font-weight:bold;">dmem/RAM[17]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][B]</td>
<td>dmem/RAM[17]_16_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45[2][B]</td>
<td>dmem/RAM[17]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 36.992%; route: 26.100, 61.921%; tC2Q: 0.458, 1.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[17]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.715</td>
<td>3.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>dmem/n9832_s0/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">dmem/n9832_s0/F</td>
</tr>
<tr>
<td>46.624</td>
<td>2.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][A]</td>
<td style=" font-weight:bold;">dmem/RAM[17]_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[2][A]</td>
<td>dmem/RAM[17]_24_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45[2][A]</td>
<td>dmem/RAM[17]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 36.992%; route: 26.100, 61.921%; tC2Q: 0.458, 1.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[29]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.727</td>
<td>3.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>dmem/n9460_s0/I0</td>
</tr>
<tr>
<td>43.788</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">dmem/n9460_s0/F</td>
</tr>
<tr>
<td>46.624</td>
<td>2.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[0][B]</td>
<td style=" font-weight:bold;">dmem/RAM[29]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[0][B]</td>
<td>dmem/RAM[29]_16_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45[0][B]</td>
<td>dmem/RAM[29]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 36.992%; route: 26.100, 61.921%; tC2Q: 0.458, 1.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[29]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.727</td>
<td>3.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>dmem/n9460_s0/I0</td>
</tr>
<tr>
<td>43.788</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">dmem/n9460_s0/F</td>
</tr>
<tr>
<td>46.624</td>
<td>2.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[29]_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45[0][A]</td>
<td>dmem/RAM[29]_24_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45[0][A]</td>
<td>dmem/RAM[29]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 36.992%; route: 26.100, 61.921%; tC2Q: 0.458, 1.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>7.448</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][B]</td>
<td>imem/Instr_2_s13373/I3</td>
</tr>
<tr>
<td>8.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C11[0][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13373/F</td>
</tr>
<tr>
<td>11.667</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>imem/Instr_2_s13594/I1</td>
</tr>
<tr>
<td>12.489</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13594/F</td>
</tr>
<tr>
<td>14.299</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>imem/Instr_2_s13639/I1</td>
</tr>
<tr>
<td>15.121</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13639/F</td>
</tr>
<tr>
<td>15.611</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td>imem/Instr_2_s13473/I3</td>
</tr>
<tr>
<td>16.413</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13473/F</td>
</tr>
<tr>
<td>16.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[2][A]</td>
<td>imem/Instr_2_s13358/I3</td>
</tr>
<tr>
<td>17.458</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C5[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13358/F</td>
</tr>
<tr>
<td>17.464</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>imem/Instr_2_s13316/I2</td>
</tr>
<tr>
<td>18.286</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13316/F</td>
</tr>
<tr>
<td>20.430</td>
<td>2.144</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C12</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[1]</td>
</tr>
<tr>
<td>20.689</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[3]</td>
</tr>
<tr>
<td>21.978</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>rvsingle/dp/rf/SrcA_3_s/I1</td>
</tr>
<tr>
<td>22.604</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_3_s/F</td>
</tr>
<tr>
<td>24.067</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C5[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/I0</td>
</tr>
<tr>
<td>25.112</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>25.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>25.640</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>26.059</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s2/I3</td>
</tr>
<tr>
<td>27.091</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s2/F</td>
</tr>
<tr>
<td>28.391</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>rvsingle/dp/alu/DataAdr_4_s/I1</td>
</tr>
<tr>
<td>29.017</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>320</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s/F</td>
</tr>
<tr>
<td>34.637</td>
<td>5.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>dmem/rd_4_s132/S0</td>
</tr>
<tr>
<td>35.139</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td style=" background: #97FFFF;">dmem/rd_4_s132/O</td>
</tr>
<tr>
<td>35.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td>dmem/rd_4_s126/I1</td>
</tr>
<tr>
<td>35.302</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td style=" background: #97FFFF;">dmem/rd_4_s126/O</td>
</tr>
<tr>
<td>35.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>dmem/rd_4_s123/I1</td>
</tr>
<tr>
<td>35.465</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">dmem/rd_4_s123/O</td>
</tr>
<tr>
<td>39.525</td>
<td>4.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>rvsingle/dp/resultmux/Result_4_s1/I1</td>
</tr>
<tr>
<td>40.624</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_4_s1/F</td>
</tr>
<tr>
<td>42.556</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>rvsingle/dp/resultmux/Result_4_s2/I0</td>
</tr>
<tr>
<td>43.582</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_4_s2/F</td>
</tr>
<tr>
<td>44.001</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>rvsingle/dp/resultmux/Result_4_s/I1</td>
</tr>
<tr>
<td>44.627</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_4_s/F</td>
</tr>
<tr>
<td>46.587</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_1_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9</td>
<td>rvsingle/dp/rf/rf_rf_1_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9</td>
<td>rvsingle/dp/rf/rf_rf_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.688, 30.129%; route: 28.967, 68.783%; tC2Q: 0.458, 1.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[1]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>43.052</td>
<td>4.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>dmem/n10344_s0/I1</td>
</tr>
<tr>
<td>44.113</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">dmem/n10344_s0/F</td>
</tr>
<tr>
<td>46.587</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[1]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>dmem/RAM[1]_16_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>dmem/RAM[1]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.025%; route: 26.062, 61.887%; tC2Q: 0.458, 1.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[1]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>43.052</td>
<td>4.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>dmem/n10344_s0/I1</td>
</tr>
<tr>
<td>44.113</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">dmem/n10344_s0/F</td>
</tr>
<tr>
<td>46.583</td>
<td>2.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" font-weight:bold;">dmem/RAM[1]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>dmem/RAM[1]_17_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>dmem/RAM[1]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.028%; route: 26.059, 61.884%; tC2Q: 0.458, 1.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>43.052</td>
<td>4.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>dmem/n10344_s0/I1</td>
</tr>
<tr>
<td>44.113</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">dmem/n10344_s0/F</td>
</tr>
<tr>
<td>46.582</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">dmem/RAM[1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>dmem/RAM[1]_18_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>dmem/RAM[1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.029%; route: 26.058, 61.883%; tC2Q: 0.458, 1.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[1]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>43.052</td>
<td>4.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>dmem/n10344_s0/I1</td>
</tr>
<tr>
<td>44.113</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">dmem/n10344_s0/F</td>
</tr>
<tr>
<td>46.581</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" font-weight:bold;">dmem/RAM[1]_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>dmem/RAM[1]_28_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>dmem/RAM[1]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.029%; route: 26.057, 61.882%; tC2Q: 0.458, 1.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[1]_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>43.052</td>
<td>4.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>dmem/n10344_s0/I1</td>
</tr>
<tr>
<td>44.113</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">dmem/n10344_s0/F</td>
</tr>
<tr>
<td>46.581</td>
<td>2.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" font-weight:bold;">dmem/RAM[1]_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>dmem/RAM[1]_27_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>dmem/RAM[1]_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.029%; route: 26.057, 61.882%; tC2Q: 0.458, 1.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>7.448</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][B]</td>
<td>imem/Instr_2_s13373/I3</td>
</tr>
<tr>
<td>8.547</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C11[0][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13373/F</td>
</tr>
<tr>
<td>11.667</td>
<td>3.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>imem/Instr_2_s13594/I1</td>
</tr>
<tr>
<td>12.489</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13594/F</td>
</tr>
<tr>
<td>14.299</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td>imem/Instr_2_s13639/I1</td>
</tr>
<tr>
<td>15.121</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13639/F</td>
</tr>
<tr>
<td>15.611</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td>imem/Instr_2_s13473/I3</td>
</tr>
<tr>
<td>16.413</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C4[1][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13473/F</td>
</tr>
<tr>
<td>16.832</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[2][A]</td>
<td>imem/Instr_2_s13358/I3</td>
</tr>
<tr>
<td>17.458</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C5[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13358/F</td>
</tr>
<tr>
<td>17.464</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>imem/Instr_2_s13316/I2</td>
</tr>
<tr>
<td>18.286</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13316/F</td>
</tr>
<tr>
<td>20.430</td>
<td>2.144</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C12</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[1]</td>
</tr>
<tr>
<td>20.689</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_1_0_s/DO[3]</td>
</tr>
<tr>
<td>21.978</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>rvsingle/dp/rf/SrcA_3_s/I1</td>
</tr>
<tr>
<td>22.604</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/SrcA_3_s/F</td>
</tr>
<tr>
<td>24.067</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C5[1][B]</td>
<td>rvsingle/dp/alu/S_3_s/I0</td>
</tr>
<tr>
<td>25.112</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>25.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>25.640</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_4_s/SUM</td>
</tr>
<tr>
<td>26.059</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>rvsingle/dp/alu/DataAdr_4_s2/I3</td>
</tr>
<tr>
<td>27.091</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s2/F</td>
</tr>
<tr>
<td>28.391</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>rvsingle/dp/alu/DataAdr_4_s/I1</td>
</tr>
<tr>
<td>29.017</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>320</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/DataAdr_4_s/F</td>
</tr>
<tr>
<td>34.637</td>
<td>5.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>dmem/rd_4_s132/S0</td>
</tr>
<tr>
<td>35.139</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td style=" background: #97FFFF;">dmem/rd_4_s132/O</td>
</tr>
<tr>
<td>35.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td>dmem/rd_4_s126/I1</td>
</tr>
<tr>
<td>35.302</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td style=" background: #97FFFF;">dmem/rd_4_s126/O</td>
</tr>
<tr>
<td>35.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td>dmem/rd_4_s123/I1</td>
</tr>
<tr>
<td>35.465</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[3][B]</td>
<td style=" background: #97FFFF;">dmem/rd_4_s123/O</td>
</tr>
<tr>
<td>39.525</td>
<td>4.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td>rvsingle/dp/resultmux/Result_4_s1/I1</td>
</tr>
<tr>
<td>40.624</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_4_s1/F</td>
</tr>
<tr>
<td>42.556</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>rvsingle/dp/resultmux/Result_4_s2/I0</td>
</tr>
<tr>
<td>43.582</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_4_s2/F</td>
</tr>
<tr>
<td>44.001</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>rvsingle/dp/resultmux/Result_4_s/I1</td>
</tr>
<tr>
<td>44.627</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_4_s/F</td>
</tr>
<tr>
<td>46.581</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10</td>
<td>rvsingle/dp/rf/rf_rf_0_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10</td>
<td>rvsingle/dp/rf/rf_rf_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.688, 30.133%; route: 28.961, 68.779%; tC2Q: 0.458, 1.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[17]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.715</td>
<td>3.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>dmem/n9832_s0/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">dmem/n9832_s0/F</td>
</tr>
<tr>
<td>46.580</td>
<td>2.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">dmem/RAM[17]_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>dmem/RAM[17]_28_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>dmem/RAM[17]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.031%; route: 26.056, 61.881%; tC2Q: 0.458, 1.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[17]_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>42.715</td>
<td>3.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>dmem/n9832_s0/I1</td>
</tr>
<tr>
<td>43.776</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">dmem/n9832_s0/F</td>
</tr>
<tr>
<td>46.580</td>
<td>2.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[17]_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>dmem/RAM[17]_27_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>dmem/RAM[17]_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.031%; route: 26.056, 61.881%; tC2Q: 0.458, 1.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[2]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>43.052</td>
<td>4.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td>dmem/n10312_s0/I1</td>
</tr>
<tr>
<td>44.113</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C29[3][A]</td>
<td style=" background: #97FFFF;">dmem/n10312_s0/F</td>
</tr>
<tr>
<td>46.576</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" font-weight:bold;">dmem/RAM[2]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>dmem/RAM[2]_16_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>dmem/RAM[2]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.034%; route: 26.052, 61.878%; tC2Q: 0.458, 1.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[2]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>43.052</td>
<td>4.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td>dmem/n10312_s0/I1</td>
</tr>
<tr>
<td>44.113</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C29[3][A]</td>
<td style=" background: #97FFFF;">dmem/n10312_s0/F</td>
</tr>
<tr>
<td>46.571</td>
<td>2.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][B]</td>
<td style=" font-weight:bold;">dmem/RAM[2]_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][B]</td>
<td>dmem/RAM[2]_28_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C16[1][B]</td>
<td>dmem/RAM[2]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.039%; route: 26.047, 61.873%; tC2Q: 0.458, 1.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[2]_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>43.052</td>
<td>4.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td>dmem/n10312_s0/I1</td>
</tr>
<tr>
<td>44.113</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C29[3][A]</td>
<td style=" background: #97FFFF;">dmem/n10312_s0/F</td>
</tr>
<tr>
<td>46.571</td>
<td>2.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" font-weight:bold;">dmem/RAM[2]_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>dmem/RAM[2]_27_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>dmem/RAM[2]_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.039%; route: 26.047, 61.873%; tC2Q: 0.458, 1.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[2]_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>43.052</td>
<td>4.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td>dmem/n10312_s0/I1</td>
</tr>
<tr>
<td>44.113</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C29[3][A]</td>
<td style=" background: #97FFFF;">dmem/n10312_s0/F</td>
</tr>
<tr>
<td>46.571</td>
<td>2.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[2][A]</td>
<td style=" font-weight:bold;">dmem/RAM[2]_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[2][A]</td>
<td>dmem/RAM[2]_24_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C43[2][A]</td>
<td>dmem/RAM[2]_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.039%; route: 26.047, 61.873%; tC2Q: 0.458, 1.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM[2]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>230</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>8.077</td>
<td>3.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[0][A]</td>
<td>imem/Instr_2_s13515/I0</td>
</tr>
<tr>
<td>8.703</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R27C4[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13515/F</td>
</tr>
<tr>
<td>10.849</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td>imem/Instr_2_s13663/I2</td>
</tr>
<tr>
<td>11.475</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13663/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>imem/Instr_2_s13512/I2</td>
</tr>
<tr>
<td>12.303</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13512/F</td>
</tr>
<tr>
<td>12.308</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td>imem/Instr_2_s13375/I1</td>
</tr>
<tr>
<td>13.340</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][A]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13375/F</td>
</tr>
<tr>
<td>13.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][B]</td>
<td>imem/Instr_2_s13320/I3</td>
</tr>
<tr>
<td>13.972</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R20C11[3][B]</td>
<td style=" background: #97FFFF;">imem/Instr_2_s13320/F</td>
</tr>
<tr>
<td>16.984</td>
<td>3.012</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C5</td>
<td>rvsingle/dp/rf/rf_rf_0_3_s0/RAD[0]</td>
</tr>
<tr>
<td>17.243</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_rf_0_3_s0/DO[0]</td>
</tr>
<tr>
<td>18.697</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>rvsingle/dp/rf/rf_DOL_12_G[0]_s1/I0</td>
</tr>
<tr>
<td>19.519</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/rf/rf_DOL_12_G[0]_s1/F</td>
</tr>
<tr>
<td>21.638</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s2/I3</td>
</tr>
<tr>
<td>22.699</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C8[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s2/F</td>
</tr>
<tr>
<td>23.120</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>rvsingle/dp/alu/Bout_12_s0/I1</td>
</tr>
<tr>
<td>23.942</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/Bout_12_s0/F</td>
</tr>
<tr>
<td>26.044</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[0][A]</td>
<td>rvsingle/dp/alu/S_12_s/I1</td>
</tr>
<tr>
<td>26.594</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>26.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[0][B]</td>
<td>rvsingle/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>26.651</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>26.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>rvsingle/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>26.708</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>26.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>rvsingle/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>26.765</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>26.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>rvsingle/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>26.822</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>26.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>rvsingle/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>26.879</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>26.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>rvsingle/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>27.442</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/alu/S_18_s/SUM</td>
</tr>
<tr>
<td>29.227</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s24/I1</td>
</tr>
<tr>
<td>29.853</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s24/F</td>
</tr>
<tr>
<td>29.858</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>rvsingle/c/PCSrc_Z_s22/I3</td>
</tr>
<tr>
<td>30.680</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s22/F</td>
</tr>
<tr>
<td>30.686</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>rvsingle/c/PCSrc_Z_s21/I2</td>
</tr>
<tr>
<td>31.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s21/F</td>
</tr>
<tr>
<td>31.723</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>rvsingle/c/PCSrc_Z_s20/I2</td>
</tr>
<tr>
<td>32.784</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s20/F</td>
</tr>
<tr>
<td>33.203</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>rvsingle/c/PCSrc_Z_s16/I2</td>
</tr>
<tr>
<td>33.829</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s16/F</td>
</tr>
<tr>
<td>33.835</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td>rvsingle/c/PCSrc_Z_s10/I3</td>
</tr>
<tr>
<td>34.461</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s10/F</td>
</tr>
<tr>
<td>35.265</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>rvsingle/c/PCSrc_Z_s5/I0</td>
</tr>
<tr>
<td>36.087</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/c/PCSrc_Z_s5/F</td>
</tr>
<tr>
<td>38.031</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dmem/n8404_s1/I1</td>
</tr>
<tr>
<td>38.853</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dmem/n8404_s1/F</td>
</tr>
<tr>
<td>43.052</td>
<td>4.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td>dmem/n10312_s0/I1</td>
</tr>
<tr>
<td>44.113</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R22C29[3][A]</td>
<td style=" background: #97FFFF;">dmem/n10312_s0/F</td>
</tr>
<tr>
<td>46.533</td>
<td>2.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">dmem/RAM[2]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>dmem/RAM[2]_18_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>dmem/RAM[2]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.592, 37.072%; route: 26.009, 61.839%; tC2Q: 0.458, 1.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>rvsingle/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.655</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>rvsingle/dp/pcmux/PCNext_2_s/I0</td>
</tr>
<tr>
<td>4.027</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_2_s/F</td>
</tr>
<tr>
<td>4.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>rvsingle/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>rvsingle/dp/pcreg/q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.958%; route: 0.011, 1.484%; tC2Q: 0.333, 46.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>rvsingle/dp/pcreg/q_1_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_1_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C3[0][B]</td>
<td>rvsingle/dp/pcaddbranch/PCTarget_1_s/I0</td>
</tr>
<tr>
<td>4.164</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcaddbranch/PCTarget_1_s/SUM</td>
</tr>
<tr>
<td>4.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>rvsingle/dp/pcreg/q_1_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>rvsingle/dp/pcreg/q_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_0_s1/Q</td>
</tr>
<tr>
<td>3.882</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td>rvsingle/dp/pcaddbranch/PCTarget_0_s/I0</td>
</tr>
<tr>
<td>4.399</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcaddbranch/PCTarget_0_s/SUM</td>
</tr>
<tr>
<td>4.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.522%; route: 0.238, 21.838%; tC2Q: 0.333, 30.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>rvsingle/dp/pcreg/q_6_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>227</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_6_s0/Q</td>
</tr>
<tr>
<td>3.921</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>rvsingle/dp/pcmux/PCNext_7_s1/I2</td>
</tr>
<tr>
<td>4.293</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_7_s1/F</td>
</tr>
<tr>
<td>4.297</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcmux/PCNext_7_s/I0</td>
</tr>
<tr>
<td>4.669</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_7_s/F</td>
</tr>
<tr>
<td>4.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.744, 54.779%; route: 0.281, 20.678%; tC2Q: 0.333, 24.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>rvsingle/dp/pcreg/q_9_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>238</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_9_s0/Q</td>
</tr>
<tr>
<td>3.918</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>rvsingle/dp/pcmux/PCNext_10_s0/I0</td>
</tr>
<tr>
<td>4.290</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_10_s0/F</td>
</tr>
<tr>
<td>4.299</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>rvsingle/dp/pcmux/PCNext_10_s/I0</td>
</tr>
<tr>
<td>4.671</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_10_s/F</td>
</tr>
<tr>
<td>4.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>rvsingle/dp/pcreg/q_10_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>rvsingle/dp/pcreg/q_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.744, 54.710%; route: 0.283, 20.778%; tC2Q: 0.333, 24.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][B]</td>
<td>rvsingle/dp/pcreg/q_22_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C7[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_22_s0/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>rvsingle/dp/pcmux/PCNext_22_s0/I0</td>
</tr>
<tr>
<td>4.255</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_22_s0/F</td>
</tr>
<tr>
<td>4.259</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][B]</td>
<td>rvsingle/dp/pcmux/PCNext_22_s/I0</td>
</tr>
<tr>
<td>4.815</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_22_s/F</td>
</tr>
<tr>
<td>4.815</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][B]</td>
<td>rvsingle/dp/pcreg/q_22_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[0][B]</td>
<td>rvsingle/dp/pcreg/q_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 61.683%; route: 0.243, 16.161%; tC2Q: 0.333, 22.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>rvsingle/dp/pcreg/q_23_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_23_s0/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>rvsingle/dp/pcmux/PCNext_24_s0/I1</td>
</tr>
<tr>
<td>4.445</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_24_s0/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>rvsingle/dp/pcmux/PCNext_24_s/I0</td>
</tr>
<tr>
<td>4.820</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_24_s/F</td>
</tr>
<tr>
<td>4.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>rvsingle/dp/pcreg/q_24_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>rvsingle/dp/pcreg/q_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 61.478%; route: 0.248, 16.439%; tC2Q: 0.333, 22.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>rvsingle/dp/pcreg/q_11_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_11_s0/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>rvsingle/dp/pcmux/PCNext_13_s0/I0</td>
</tr>
<tr>
<td>4.274</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_13_s0/F</td>
</tr>
<tr>
<td>4.541</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>rvsingle/dp/pcmux/PCNext_13_s/I0</td>
</tr>
<tr>
<td>4.913</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_13_s/F</td>
</tr>
<tr>
<td>4.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>rvsingle/dp/pcreg/q_13_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>rvsingle/dp/pcreg/q_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 47.254%; route: 0.512, 31.939%; tC2Q: 0.333, 20.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>rvsingle/dp/pcreg/q_28_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_28_s0/Q</td>
</tr>
<tr>
<td>3.914</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>rvsingle/dp/pcmux/PCNext_28_s0/I3</td>
</tr>
<tr>
<td>4.299</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_28_s0/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>rvsingle/dp/pcmux/PCNext_28_s/I0</td>
</tr>
<tr>
<td>4.938</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_28_s/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>rvsingle/dp/pcreg/q_28_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>rvsingle/dp/pcreg/q_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 46.524%; route: 0.537, 32.990%; tC2Q: 0.333, 20.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>rvsingle/dp/pcreg/q_21_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_21_s0/Q</td>
</tr>
<tr>
<td>3.879</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>rvsingle/dp/pcmux/PCNext_21_s0/I3</td>
</tr>
<tr>
<td>4.251</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_21_s0/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>rvsingle/dp/pcmux/PCNext_21_s/I0</td>
</tr>
<tr>
<td>4.984</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_21_s/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>rvsingle/dp/pcreg/q_21_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>rvsingle/dp/pcreg/q_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.096, 65.528%; route: 0.243, 14.543%; tC2Q: 0.333, 19.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>rvsingle/dp/pcreg/q_18_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_18_s0/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>rvsingle/dp/pcmux/PCNext_18_s0/I3</td>
</tr>
<tr>
<td>4.255</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_18_s0/F</td>
</tr>
<tr>
<td>4.264</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>rvsingle/dp/pcmux/PCNext_18_s/I0</td>
</tr>
<tr>
<td>4.990</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_18_s/F</td>
</tr>
<tr>
<td>4.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>rvsingle/dp/pcreg/q_18_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>rvsingle/dp/pcreg/q_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 65.402%; route: 0.248, 14.743%; tC2Q: 0.333, 19.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>rvsingle/dp/pcreg/q_25_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_25_s0/Q</td>
</tr>
<tr>
<td>3.886</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>rvsingle/dp/pcmux/PCNext_27_s1/I1</td>
</tr>
<tr>
<td>4.258</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_27_s1/F</td>
</tr>
<tr>
<td>4.267</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>rvsingle/dp/pcmux/PCNext_27_s/I0</td>
</tr>
<tr>
<td>4.991</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_27_s/F</td>
</tr>
<tr>
<td>4.991</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>rvsingle/dp/pcreg/q_27_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>rvsingle/dp/pcreg/q_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.096, 65.254%; route: 0.250, 14.901%; tC2Q: 0.333, 19.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>rvsingle/dp/pcreg/q_29_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_29_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][A]</td>
<td>rvsingle/dp/pcmux/PCNext_30_s0/I0</td>
</tr>
<tr>
<td>4.452</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C7[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_30_s0/F</td>
</tr>
<tr>
<td>4.455</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>rvsingle/dp/pcmux/PCNext_30_s/I0</td>
</tr>
<tr>
<td>5.011</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_30_s/F</td>
</tr>
<tr>
<td>5.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>rvsingle/dp/pcreg/q_30_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>rvsingle/dp/pcreg/q_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.112, 65.402%; route: 0.255, 14.994%; tC2Q: 0.333, 19.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>rvsingle/dp/pcreg/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_3_s0/Q</td>
</tr>
<tr>
<td>3.912</td>
<td>0.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][B]</td>
<td>rvsingle/dp/pcmux/PCNext_4_s1/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C7[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_4_s1/F</td>
</tr>
<tr>
<td>4.293</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>rvsingle/dp/pcmux/PCNext_4_s/I0</td>
</tr>
<tr>
<td>5.019</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_4_s/F</td>
</tr>
<tr>
<td>5.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>rvsingle/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[1][B]</td>
<td>rvsingle/dp/pcreg/q_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 64.286%; route: 0.277, 16.198%; tC2Q: 0.333, 19.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>rvsingle/dp/pcreg/q_12_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_12_s0/Q</td>
</tr>
<tr>
<td>3.879</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>rvsingle/dp/pcmux/PCNext_12_s0/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_12_s0/F</td>
</tr>
<tr>
<td>4.438</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>rvsingle/dp/pcmux/PCNext_12_s/I0</td>
</tr>
<tr>
<td>5.162</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_12_s/F</td>
</tr>
<tr>
<td>5.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>rvsingle/dp/pcreg/q_12_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>rvsingle/dp/pcreg/q_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.280, 69.152%; route: 0.238, 12.839%; tC2Q: 0.333, 18.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>rvsingle/dp/pcreg/q_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_14_s0/Q</td>
</tr>
<tr>
<td>3.879</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>rvsingle/dp/pcmux/PCNext_14_s0/I0</td>
</tr>
<tr>
<td>4.605</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_14_s0/F</td>
</tr>
<tr>
<td>4.608</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>rvsingle/dp/pcmux/PCNext_14_s/I0</td>
</tr>
<tr>
<td>5.164</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_14_s/F</td>
</tr>
<tr>
<td>5.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>rvsingle/dp/pcreg/q_14_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>rvsingle/dp/pcreg/q_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 69.186%; route: 0.238, 12.825%; tC2Q: 0.333, 17.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>rvsingle/dp/pcreg/q_26_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_26_s0/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>rvsingle/dp/pcmux/PCNext_26_s0/I2</td>
</tr>
<tr>
<td>4.439</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_26_s0/F</td>
</tr>
<tr>
<td>4.442</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>rvsingle/dp/pcmux/PCNext_26_s/I0</td>
</tr>
<tr>
<td>5.168</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_26_s/F</td>
</tr>
<tr>
<td>5.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>rvsingle/dp/pcreg/q_26_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>rvsingle/dp/pcreg/q_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 69.026%; route: 0.242, 13.026%; tC2Q: 0.333, 17.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>rvsingle/dp/pcreg/q_23_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_23_s0/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>rvsingle/dp/pcmux/PCNext_23_s0/I2</td>
</tr>
<tr>
<td>4.609</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_23_s0/F</td>
</tr>
<tr>
<td>4.612</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>rvsingle/dp/pcmux/PCNext_23_s/I0</td>
</tr>
<tr>
<td>5.168</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_23_s/F</td>
</tr>
<tr>
<td>5.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>rvsingle/dp/pcreg/q_23_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>rvsingle/dp/pcreg/q_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 69.026%; route: 0.242, 13.026%; tC2Q: 0.333, 17.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>rvsingle/dp/pcreg/q_25_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_25_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[3][A]</td>
<td>rvsingle/dp/pcmux/PCNext_25_s0/I0</td>
</tr>
<tr>
<td>4.618</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C5[3][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_25_s0/F</td>
</tr>
<tr>
<td>4.621</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>rvsingle/dp/pcmux/PCNext_25_s/I0</td>
</tr>
<tr>
<td>5.177</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_25_s/F</td>
</tr>
<tr>
<td>5.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>rvsingle/dp/pcreg/q_25_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>rvsingle/dp/pcreg/q_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.280, 68.577%; route: 0.253, 13.564%; tC2Q: 0.333, 17.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>rvsingle/dp/pcreg/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_3_s0/Q</td>
</tr>
<tr>
<td>3.898</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>rvsingle/dp/pcmux/PCNext_3_s0/I1</td>
</tr>
<tr>
<td>4.454</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_3_s0/F</td>
</tr>
<tr>
<td>4.456</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>rvsingle/dp/pcmux/PCNext_3_s/I0</td>
</tr>
<tr>
<td>5.180</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_3_s/F</td>
</tr>
<tr>
<td>5.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>rvsingle/dp/pcreg/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>rvsingle/dp/pcreg/q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.280, 68.494%; route: 0.255, 13.669%; tC2Q: 0.333, 17.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>rvsingle/dp/pcreg/q_29_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_29_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>rvsingle/dp/pcmux/PCNext_31_s2/I1</td>
</tr>
<tr>
<td>4.452</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_31_s2/F</td>
</tr>
<tr>
<td>4.455</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>rvsingle/dp/pcmux/PCNext_31_s/I0</td>
</tr>
<tr>
<td>5.181</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_31_s/F</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>rvsingle/dp/pcreg/q_31_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>rvsingle/dp/pcreg/q_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 68.546%; route: 0.255, 13.631%; tC2Q: 0.333, 17.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>rvsingle/dp/pcreg/q_29_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_29_s0/Q</td>
</tr>
<tr>
<td>3.882</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C7[2][B]</td>
<td>rvsingle/dp/pcaddbranch/PCTarget_29_s/I0</td>
</tr>
<tr>
<td>4.399</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcaddbranch/PCTarget_29_s/SUM</td>
</tr>
<tr>
<td>4.631</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>rvsingle/dp/pcmux/PCNext_29_s/I1</td>
</tr>
<tr>
<td>5.187</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_29_s/F</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>rvsingle/dp/pcreg/q_29_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.073, 57.182%; route: 0.470, 25.054%; tC2Q: 0.333, 17.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/pcreg/q_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>rvsingle/dp/pcreg/q_16_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_16_s0/Q</td>
</tr>
<tr>
<td>3.892</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[3][B]</td>
<td>rvsingle/dp/pcmux/PCNext_16_s1/I0</td>
</tr>
<tr>
<td>4.494</td>
<td>0.602</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[3][B]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_16_s1/F</td>
</tr>
<tr>
<td>4.731</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>rvsingle/dp/pcmux/PCNext_16_s/I0</td>
</tr>
<tr>
<td>5.287</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/pcmux/PCNext_16_s/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>rvsingle/dp/pcreg/q_16_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>rvsingle/dp/pcreg/q_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.158, 58.601%; route: 0.485, 24.531%; tC2Q: 0.333, 16.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>rvsingle/dp/pcreg/q_29_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_29_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>rvsingle/dp/resultmux/Result_29_s/I1</td>
</tr>
<tr>
<td>4.452</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_29_s/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_1_7_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 27.830%; route: 1.109, 55.486%; tC2Q: 0.333, 16.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>rvsingle/dp/pcreg/q_29_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">rvsingle/dp/pcreg/q_29_s0/Q</td>
</tr>
<tr>
<td>3.896</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>rvsingle/dp/resultmux/Result_29_s/I1</td>
</tr>
<tr>
<td>4.452</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">rvsingle/dp/resultmux/Result_29_s/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9</td>
<td style=" font-weight:bold;">rvsingle/dp/rf/rf_rf_0_7_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>2112</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 27.830%; route: 1.109, 55.486%; tC2Q: 0.333, 16.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rvsingle/dp/pcreg/q_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rvsingle/dp/pcreg/q_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_29_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rvsingle/dp/pcreg/q_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_27_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rvsingle/dp/pcreg/q_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_23_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rvsingle/dp/pcreg/q_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rvsingle/dp/pcreg/q_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>rvsingle/dp/pcreg/q_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>rvsingle/dp/pcreg/q_0_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmem/RAM[62]_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/RAM[62]_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/RAM[62]_31_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmem/RAM[60]_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/RAM[60]_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/RAM[60]_31_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmem/RAM[56]_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/RAM[56]_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/RAM[56]_31_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dmem/RAM[48]_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/RAM[48]_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/RAM[48]_31_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2112</td>
<td>clk_d</td>
<td>-22.247</td>
<td>0.262</td>
</tr>
<tr>
<td>1030</td>
<td>DataAdr[2]</td>
<td>-21.518</td>
<td>5.635</td>
</tr>
<tr>
<td>515</td>
<td>DataAdr[3]</td>
<td>-21.743</td>
<td>5.968</td>
</tr>
<tr>
<td>320</td>
<td>DataAdr[4]</td>
<td>-22.247</td>
<td>5.620</td>
</tr>
<tr>
<td>239</td>
<td>PC[8]</td>
<td>-22.119</td>
<td>3.685</td>
</tr>
<tr>
<td>238</td>
<td>PC[9]</td>
<td>-22.182</td>
<td>3.498</td>
</tr>
<tr>
<td>230</td>
<td>PC[7]</td>
<td>-22.247</td>
<td>3.644</td>
</tr>
<tr>
<td>227</td>
<td>PC[6]</td>
<td>-22.112</td>
<td>3.680</td>
</tr>
<tr>
<td>210</td>
<td>PC[5]</td>
<td>-21.954</td>
<td>3.812</td>
</tr>
<tr>
<td>155</td>
<td>DataAdr[5]</td>
<td>-19.989</td>
<td>5.447</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C41</td>
<td>88.89%</td>
</tr>
<tr>
<td>R4C3</td>
<td>87.50%</td>
</tr>
<tr>
<td>R11C16</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R14C43</td>
<td>86.11%</td>
</tr>
<tr>
<td>R24C16</td>
<td>86.11%</td>
</tr>
<tr>
<td>R9C19</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C30</td>
<td>84.72%</td>
</tr>
<tr>
<td>R7C15</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C24</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
