# Reading pref.tcl
# do Sum4bcc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src {C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src/sum1bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:31 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src" C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src/sum1bcc.v 
# -- Compiling module sum1bcc
# 
# Top level modules:
# 	sum1bcc
# End time: 21:01:31 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src {C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src/Sum4bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:31 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src" C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src/Sum4bcc.v 
# -- Compiling module Sum4bcc
# 
# Top level modules:
# 	Sum4bcc
# End time: 21:01:31 on Sep 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src {C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src/testbech.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:31 on Sep 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src" C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src/testbech.v 
# -- Compiling module testbench
# ** Error: (vlog-13069) C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src/testbech.v(26): near "end": syntax error, unexpected end.
# End time: 21:01:32 on Sep 23,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Sum4bcc_run_msim_rtl_verilog.do line 11
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src {C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc..."
vsim work.Sum4bcc
# vsim work.Sum4bcc 
# Start time: 21:10:06 on Sep 23,2020
# Loading work.Sum4bcc
# Loading work.sum1bcc
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src/sum1bcc.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Sum4bcc/s0 File: C:/Users/Lenovo/Documents/LabDigital/lab00-fzambranoc/src/Sum4bcc.v Line: 9
add wave -position insertpoint  \
sim:/Sum4bcc/xi \
sim:/Sum4bcc/yi \
sim:/Sum4bcc/co \
sim:/Sum4bcc/zi
run
force -freeze sim:/Sum4bcc/xi 1 0, 0 {5 ps} -r 10
force -freeze sim:/Sum4bcc/yi 1 0, 0 {5 ps} -r 10
run
# End time: 21:13:26 on Sep 23,2020, Elapsed time: 0:03:20
# Errors: 0, Warnings: 1
