{"vcs1":{"timestamp_begin":1711618636.436587523, "rt":1.41, "ut":0.31, "st":0.21}}
{"vcselab":{"timestamp_begin":1711618637.931252340, "rt":0.94, "ut":0.31, "st":0.15}}
{"link":{"timestamp_begin":1711618638.951365246, "rt":0.46, "ut":0.17, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711618635.677210177}
{"VCS_COMP_START_TIME": 1711618635.677210177}
{"VCS_COMP_END_TIME": 1711618640.973764752}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329664}}
{"stitch_vcselab": {"peak_mem": 215180}}
