library ieee;
use ieee.std_logic_1164.all;
package operaciones is 
	component fulladder is
			port( signal a,b,cin: in std_logic;
				signal s,cout:  out std_logic);
	end component;
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
end operaciones;