

================================================================
== Vitis HLS Report for 'lc3'
================================================================
* Date:           Sat Apr 19 08:23:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lc3_isa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.154 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        9|  60.000 ns|  90.000 ns|    7|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 7 9 12 15 17 20 23 24 27 30 
2 --> 3 
3 --> 23 
4 --> 5 23 
5 --> 6 
6 --> 23 
7 --> 8 
8 --> 23 
9 --> 10 
10 --> 11 
11 --> 23 
12 --> 13 
13 --> 14 
14 --> 23 
15 --> 16 
16 --> 23 
17 --> 18 
18 --> 19 
19 --> 23 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 34 
24 --> 25 
25 --> 26 23 
26 --> 23 
27 --> 28 
28 --> 29 
29 --> 23 
30 --> 31 
31 --> 32 33 
32 --> 23 
33 --> 23 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%PC_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %PC" [lc3.cpp:1]   --->   Operation 39 'read' 'PC_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%IR_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %IR" [lc3.cpp:1]   --->   Operation 40 'read' 'IR_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1_1 = trunc i16 %IR_read" [lc3.cpp:1]   --->   Operation 41 'trunc' 'trunc_ln1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pc_offset6 = trunc i16 %IR_read" [lc3.cpp:1]   --->   Operation 42 'trunc' 'pc_offset6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1_3 = trunc i16 %IR_read" [lc3.cpp:1]   --->   Operation 43 'trunc' 'trunc_ln1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pc_offset9 = trunc i16 %IR_read" [lc3.cpp:1]   --->   Operation 44 'trunc' 'pc_offset9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1_5 = trunc i16 %IR_read" [lc3.cpp:1]   --->   Operation 45 'trunc' 'trunc_ln1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20" [lc3.cpp:1]   --->   Operation 46 'spectopmodule' 'spectopmodule_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln1 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_21, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [lc3.cpp:1]   --->   Operation 47 'specinterface' 'specinterface_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %IR"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IR, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IR, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %PC"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %PC, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %PC, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %PC_out"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %PC_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %PC_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R0"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R1"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R2"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R3"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R4"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R4, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R5"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R5, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R6"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R6, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %R7"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R7, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %N"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %N, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %N, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Z"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Z, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Z, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %P"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %P, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %P, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %n1"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p1"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %z1"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %z1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %z1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %IR_read, i32 12, i32 15" [lc3.cpp:43]   --->   Operation 99 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (2.66ns)   --->   "%switch_ln43 = switch i4 %trunc_ln, void %sw.epilog, i4 1, void %sw.bb_ifconv, i4 5, void %sw.bb45_ifconv, i4 9, void %sw.bb97, i4 2, void %sw.bb127, i4 10, void %sw.bb157, i4 6, void %sw.bb189, i4 14, void %sw.bb223, i4 3, void %sw.bb251, i4 11, void %sw.bb267, i4 7, void %sw.bb285, i4 12, void %sw.bb305, i4 4, void %sw.bb312, i4 0, void %sw.bb330" [lc3.cpp:43]   --->   Operation 100 'switch' 'switch_ln43' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:223]   --->   Operation 101 'partselect' 'trunc_ln15' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i3 %trunc_ln15" [lc3.cpp:225]   --->   Operation 102 'zext' 'zext_ln225_1' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%reg_addr_14 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln225_1" [lc3.cpp:225]   --->   Operation 103 'getelementptr' 'reg_addr_14' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%reg_load_7 = load i3 %reg_addr_14" [lc3.cpp:225]   --->   Operation 104 'load' 'reg_load_7' <Predicate = (trunc_ln == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:166]   --->   Operation 105 'partselect' 'trunc_ln10' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i3 %trunc_ln10" [lc3.cpp:168]   --->   Operation 106 'zext' 'zext_ln168' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%reg_addr_8 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln168" [lc3.cpp:168]   --->   Operation 107 'getelementptr' 'reg_addr_8' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (2.32ns)   --->   "%reg_load_3 = load i3 %reg_addr_8" [lc3.cpp:168]   --->   Operation 108 'load' 'reg_load_3' <Predicate = (trunc_ln == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 109 [1/1] (2.07ns)   --->   "%add_ln143 = add i16 %PC_read, i16 1" [lc3.cpp:143]   --->   Operation 109 'add' 'add_ln143' <Predicate = (trunc_ln == 10)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (2.07ns)   --->   "%add_ln122 = add i16 %PC_read, i16 1" [lc3.cpp:122]   --->   Operation 110 'add' 'add_ln122' <Predicate = (trunc_ln == 2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:76]   --->   Operation 111 'partselect' 'trunc_ln4' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i3 %trunc_ln4" [lc3.cpp:80]   --->   Operation 112 'zext' 'zext_ln80' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%reg_addr_2 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln80" [lc3.cpp:80]   --->   Operation 113 'getelementptr' 'reg_addr_2' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (2.32ns)   --->   "%reg_load_1 = load i3 %reg_addr_2" [lc3.cpp:80]   --->   Operation 114 'load' 'reg_load_1' <Predicate = (trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i3 %trunc_ln1_3" [lc3.cpp:83]   --->   Operation 115 'zext' 'zext_ln83' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%reg_addr_17 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln83" [lc3.cpp:83]   --->   Operation 116 'getelementptr' 'reg_addr_17' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (2.32ns)   --->   "%reg_load_10 = load i3 %reg_addr_17" [lc3.cpp:83]   --->   Operation 117 'load' 'reg_load_10' <Predicate = (trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:48]   --->   Operation 118 'partselect' 'trunc_ln2' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %trunc_ln2" [lc3.cpp:52]   --->   Operation 119 'zext' 'zext_ln52' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%reg_addr = getelementptr i16 %reg_r, i64 0, i64 %zext_ln52" [lc3.cpp:52]   --->   Operation 120 'getelementptr' 'reg_addr' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (2.32ns)   --->   "%reg_load = load i3 %reg_addr" [lc3.cpp:52]   --->   Operation 121 'load' 'reg_load' <Predicate = (trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i3 %trunc_ln1_3" [lc3.cpp:55]   --->   Operation 122 'zext' 'zext_ln55' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%reg_addr_16 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln55" [lc3.cpp:55]   --->   Operation 123 'getelementptr' 'reg_addr_16' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (2.32ns)   --->   "%reg_load_9 = load i3 %reg_addr_16" [lc3.cpp:55]   --->   Operation 124 'load' 'reg_load_9' <Predicate = (trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 2> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 11" [lc3.cpp:245]   --->   Operation 125 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 10" [lc3.cpp:246]   --->   Operation 126 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 9" [lc3.cpp:247]   --->   Operation 127 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 3 <SV = 3> <Delay = 5.71>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i1 %tmp_3" [lc3.cpp:245]   --->   Operation 128 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.00ns)   --->   "%write_ln245 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %n1, i16 %zext_ln245" [lc3.cpp:245]   --->   Operation 129 'write' 'write_ln245' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i1 %tmp_4" [lc3.cpp:246]   --->   Operation 130 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.00ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %z1, i16 %zext_ln246" [lc3.cpp:246]   --->   Operation 131 'write' 'write_ln246' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i1 %tmp_5" [lc3.cpp:247]   --->   Operation 132 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.00ns)   --->   "%write_ln247 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %p1, i16 %zext_ln247" [lc3.cpp:247]   --->   Operation 133 'write' 'write_ln247' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%n_load = load i1 %n_r"   --->   Operation 134 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.97ns)   --->   "%and_ln248 = and i1 %tmp_3, i1 %n_load" [lc3.cpp:248]   --->   Operation 135 'and' 'and_ln248' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i1 %and_ln248" [lc3.cpp:248]   --->   Operation 136 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.00ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %N, i16 %zext_ln248" [lc3.cpp:248]   --->   Operation 137 'write' 'write_ln248' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%p_load = load i1 %p_r"   --->   Operation 138 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.97ns)   --->   "%and_ln249 = and i1 %tmp_5, i1 %p_load" [lc3.cpp:249]   --->   Operation 139 'and' 'and_ln249' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i1 %and_ln249" [lc3.cpp:249]   --->   Operation 140 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.00ns)   --->   "%write_ln249 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %P, i16 %zext_ln249" [lc3.cpp:249]   --->   Operation 141 'write' 'write_ln249' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%z_load = load i1 %z_r"   --->   Operation 142 'load' 'z_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.97ns)   --->   "%and_ln250 = and i1 %tmp_4, i1 %z_load" [lc3.cpp:250]   --->   Operation 143 'and' 'and_ln250' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i1 %and_ln250" [lc3.cpp:250]   --->   Operation 144 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.00ns)   --->   "%write_ln250 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %Z, i16 %zext_ln250" [lc3.cpp:250]   --->   Operation 145 'write' 'write_ln250' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln272)   --->   "%or_ln251 = or i1 %and_ln249, i1 %and_ln250" [lc3.cpp:251]   --->   Operation 146 'or' 'or_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln272)   --->   "%or_ln251_1 = or i1 %or_ln251, i1 %and_ln248" [lc3.cpp:251]   --->   Operation 147 'or' 'or_ln251_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln272)   --->   "%select_ln272 = select i1 %or_ln251_1, i9 %pc_offset9, i9 1" [lc3.cpp:272]   --->   Operation 148 'select' 'select_ln272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln272)   --->   "%zext_ln272 = zext i9 %select_ln272" [lc3.cpp:272]   --->   Operation 149 'zext' 'zext_ln272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln272 = add i16 %zext_ln272, i16 %PC_read" [lc3.cpp:272]   --->   Operation 150 'add' 'add_ln272' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (2.66ns)   --->   "%br_ln255 = br void %sw.epilog" [lc3.cpp:255]   --->   Operation 151 'br' 'br_ln255' <Predicate = true> <Delay = 2.66>

State 4 <SV = 1> <Delay = 4.73>
ST_4 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln233 = store i16 %PC_read, i16 7" [lc3.cpp:233]   --->   Operation 152 'store' 'store_ln233' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:234]   --->   Operation 153 'partselect' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i11 %trunc_ln1_1" [lc3.cpp:237]   --->   Operation 154 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 11" [lc3.cpp:237]   --->   Operation 155 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %tmp_2, void %if.else325, void %if.then322" [lc3.cpp:237]   --->   Operation 156 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.07ns)   --->   "%add_ln272_1 = add i16 %zext_ln237, i16 %PC_read" [lc3.cpp:272]   --->   Operation 157 'add' 'add_ln272_1' <Predicate = (tmp_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (2.66ns)   --->   "%br_ln238 = br void %sw.epilog" [lc3.cpp:238]   --->   Operation 158 'br' 'br_ln238' <Predicate = (tmp_2)> <Delay = 2.66>

State 5 <SV = 2> <Delay = 2.32>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i3 %trunc_ln17" [lc3.cpp:240]   --->   Operation 159 'zext' 'zext_ln240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%reg_addr_18 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln240" [lc3.cpp:240]   --->   Operation 160 'getelementptr' 'reg_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [2/2] (2.32ns)   --->   "%reg_load_11 = load i3 %reg_addr_18" [lc3.cpp:240]   --->   Operation 161 'load' 'reg_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 6 <SV = 3> <Delay = 4.98>
ST_6 : Operation 162 [1/2] (2.32ns)   --->   "%reg_load_11 = load i3 %reg_addr_18" [lc3.cpp:240]   --->   Operation 162 'load' 'reg_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 163 [1/1] (2.66ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 2.66>

State 7 <SV = 2> <Delay = 2.32>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:229]   --->   Operation 164 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i3 %trunc_ln16" [lc3.cpp:230]   --->   Operation 165 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%reg_addr_15 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln230" [lc3.cpp:230]   --->   Operation 166 'getelementptr' 'reg_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (2.32ns)   --->   "%reg_load_8 = load i3 %reg_addr_15" [lc3.cpp:230]   --->   Operation 167 'load' 'reg_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 3> <Delay = 4.98>
ST_8 : Operation 168 [1/2] (2.32ns)   --->   "%reg_load_8 = load i3 %reg_addr_15" [lc3.cpp:230]   --->   Operation 168 'load' 'reg_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 169 [1/1] (2.66ns)   --->   "%br_ln231 = br void %sw.epilog" [lc3.cpp:231]   --->   Operation 169 'br' 'br_ln231' <Predicate = true> <Delay = 2.66>

State 9 <SV = 1> <Delay = 4.39>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:222]   --->   Operation 170 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i6 %pc_offset6" [lc3.cpp:34]   --->   Operation 171 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i3 %trunc_ln14" [lc3.cpp:225]   --->   Operation 172 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%reg_addr_13 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln225" [lc3.cpp:225]   --->   Operation 173 'getelementptr' 'reg_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [2/2] (2.32ns)   --->   "%reg_load_6 = load i3 %reg_addr_13" [lc3.cpp:225]   --->   Operation 174 'load' 'reg_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 175 [1/2] (2.32ns)   --->   "%reg_load_7 = load i3 %reg_addr_14" [lc3.cpp:225]   --->   Operation 175 'load' 'reg_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 176 [1/1] (2.07ns)   --->   "%add_ln225 = add i16 %reg_load_7, i16 %zext_ln34_1" [lc3.cpp:225]   --->   Operation 176 'add' 'add_ln225' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 2> <Delay = 5.57>
ST_10 : Operation 177 [1/2] (2.32ns)   --->   "%reg_load_6 = load i3 %reg_addr_13" [lc3.cpp:225]   --->   Operation 177 'load' 'reg_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i16 %add_ln225" [lc3.cpp:225]   --->   Operation 178 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%memory_addr_7 = getelementptr i16 %memory, i64 0, i64 %zext_ln225_2" [lc3.cpp:225]   --->   Operation 179 'getelementptr' 'memory_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln225 = store i16 %reg_load_6, i16 %memory_addr_7" [lc3.cpp:225]   --->   Operation 180 'store' 'store_ln225' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 11 <SV = 3> <Delay = 4.73>
ST_11 : Operation 181 [1/1] (2.07ns)   --->   "%add_ln221 = add i16 %PC_read, i16 1" [lc3.cpp:221]   --->   Operation 181 'add' 'add_ln221' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (2.66ns)   --->   "%br_ln227 = br void %sw.epilog" [lc3.cpp:227]   --->   Operation 182 'br' 'br_ln227' <Predicate = true> <Delay = 2.66>

State 12 <SV = 1> <Delay = 2.07>
ST_12 : Operation 183 [1/1] (2.07ns)   --->   "%add_ln214 = add i16 %PC_read, i16 1" [lc3.cpp:214]   --->   Operation 183 'add' 'add_ln214' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 2> <Delay = 7.15>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:215]   --->   Operation 184 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i9 %pc_offset9" [lc3.cpp:32]   --->   Operation 185 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i3 %trunc_ln13" [lc3.cpp:217]   --->   Operation 186 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%reg_addr_12 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln217" [lc3.cpp:217]   --->   Operation 187 'getelementptr' 'reg_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [2/2] (2.32ns)   --->   "%reg_load_5 = load i3 %reg_addr_12" [lc3.cpp:217]   --->   Operation 188 'load' 'reg_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 189 [1/1] (1.82ns)   --->   "%add_ln217 = add i10 %zext_ln32_3, i10 1" [lc3.cpp:217]   --->   Operation 189 'add' 'add_ln217' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i10 %add_ln217" [lc3.cpp:217]   --->   Operation 190 'zext' 'zext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (2.07ns)   --->   "%add_ln217_1 = add i16 %zext_ln217_1, i16 %add_ln214" [lc3.cpp:217]   --->   Operation 191 'add' 'add_ln217_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln217_2 = zext i16 %add_ln217_1" [lc3.cpp:217]   --->   Operation 192 'zext' 'zext_ln217_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%memory_addr_5 = getelementptr i16 %memory, i64 0, i64 %zext_ln217_2" [lc3.cpp:217]   --->   Operation 193 'getelementptr' 'memory_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [2/2] (3.25ns)   --->   "%memory_load_4 = load i16 %memory_addr_5" [lc3.cpp:217]   --->   Operation 194 'load' 'memory_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 14 <SV = 3> <Delay = 6.50>
ST_14 : Operation 195 [1/2] (2.32ns)   --->   "%reg_load_5 = load i3 %reg_addr_12" [lc3.cpp:217]   --->   Operation 195 'load' 'reg_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 196 [1/2] (3.25ns)   --->   "%memory_load_4 = load i16 %memory_addr_5" [lc3.cpp:217]   --->   Operation 196 'load' 'memory_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln217 = sext i16 %memory_load_4" [lc3.cpp:217]   --->   Operation 197 'sext' 'sext_ln217' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%memory_addr_6 = getelementptr i16 %memory, i64 0, i64 %sext_ln217" [lc3.cpp:217]   --->   Operation 198 'getelementptr' 'memory_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln217 = store i16 %reg_load_5, i16 %memory_addr_6" [lc3.cpp:217]   --->   Operation 199 'store' 'store_ln217' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_14 : Operation 200 [1/1] (2.66ns)   --->   "%br_ln219 = br void %sw.epilog" [lc3.cpp:219]   --->   Operation 200 'br' 'br_ln219' <Predicate = true> <Delay = 2.66>

State 15 <SV = 2> <Delay = 2.32>
ST_15 : Operation 201 [1/1] (2.07ns)   --->   "%add_ln207 = add i16 %PC_read, i16 1" [lc3.cpp:207]   --->   Operation 201 'add' 'add_ln207' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:208]   --->   Operation 202 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i3 %trunc_ln12" [lc3.cpp:210]   --->   Operation 203 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%reg_addr_11 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln210" [lc3.cpp:210]   --->   Operation 204 'getelementptr' 'reg_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [2/2] (2.32ns)   --->   "%reg_load_4 = load i3 %reg_addr_11" [lc3.cpp:210]   --->   Operation 205 'load' 'reg_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 16 <SV = 3> <Delay = 7.15>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i9 %pc_offset9" [lc3.cpp:32]   --->   Operation 206 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/2] (2.32ns)   --->   "%reg_load_4 = load i3 %reg_addr_11" [lc3.cpp:210]   --->   Operation 207 'load' 'reg_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 208 [1/1] (1.82ns)   --->   "%add_ln210 = add i10 %zext_ln32_2, i10 1" [lc3.cpp:210]   --->   Operation 208 'add' 'add_ln210' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i10 %add_ln210" [lc3.cpp:210]   --->   Operation 209 'zext' 'zext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (2.07ns)   --->   "%add_ln210_1 = add i16 %zext_ln210_1, i16 %add_ln207" [lc3.cpp:210]   --->   Operation 210 'add' 'add_ln210_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i16 %add_ln210_1" [lc3.cpp:210]   --->   Operation 211 'zext' 'zext_ln210_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%memory_addr_4 = getelementptr i16 %memory, i64 0, i64 %zext_ln210_2" [lc3.cpp:210]   --->   Operation 212 'getelementptr' 'memory_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln210 = store i16 %reg_load_4, i16 %memory_addr_4" [lc3.cpp:210]   --->   Operation 213 'store' 'store_ln210' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_16 : Operation 214 [1/1] (2.66ns)   --->   "%br_ln212 = br void %sw.epilog" [lc3.cpp:212]   --->   Operation 214 'br' 'br_ln212' <Predicate = true> <Delay = 2.66>

State 17 <SV = 1> <Delay = 2.07>
ST_17 : Operation 215 [1/1] (2.07ns)   --->   "%add_ln186 = add i16 %PC_read, i16 1" [lc3.cpp:186]   --->   Operation 215 'add' 'add_ln186' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 2> <Delay = 6.72>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:187]   --->   Operation 216 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i9 %pc_offset9" [lc3.cpp:189]   --->   Operation 217 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (2.07ns)   --->   "%add_ln189 = add i16 %add_ln186, i16 %zext_ln189_1" [lc3.cpp:189]   --->   Operation 218 'add' 'add_ln189' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i3 %trunc_ln11" [lc3.cpp:189]   --->   Operation 219 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%reg_addr_10 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln189" [lc3.cpp:189]   --->   Operation 220 'getelementptr' 'reg_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (2.32ns)   --->   "%store_ln189 = store i16 %add_ln189, i3 %reg_addr_10" [lc3.cpp:189]   --->   Operation 221 'store' 'store_ln189' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_18 : Operation 222 [1/1] (2.07ns)   --->   "%icmp_ln191 = icmp_eq  i16 %add_ln189, i16 0" [lc3.cpp:191]   --->   Operation 222 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %if.else242, void %if.then241" [lc3.cpp:191]   --->   Operation 223 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (2.07ns)   --->   "%icmp_ln195 = icmp_sgt  i16 %add_ln189, i16 0" [lc3.cpp:195]   --->   Operation 224 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln191)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 225 'store' 'store_ln0' <Predicate = (!icmp_ln191)> <Delay = 1.58>
ST_18 : Operation 226 [1/1] (0.97ns)   --->   "%xor_ln195 = xor i1 %icmp_ln195, i1 1" [lc3.cpp:195]   --->   Operation 226 'xor' 'xor_ln195' <Predicate = (!icmp_ln191)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end250"   --->   Operation 227 'br' 'br_ln0' <Predicate = (!icmp_ln191)> <Delay = 1.58>
ST_18 : Operation 228 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 228 'store' 'store_ln0' <Predicate = (icmp_ln191)> <Delay = 1.58>
ST_18 : Operation 229 [1/1] (1.58ns)   --->   "%br_ln195 = br void %if.end250" [lc3.cpp:195]   --->   Operation 229 'br' 'br_ln195' <Predicate = (icmp_ln191)> <Delay = 1.58>

State 19 <SV = 3> <Delay = 2.66>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%storemerge9 = phi i1 %xor_ln195, void %if.else242, i1 0, void %if.then241" [lc3.cpp:195]   --->   Operation 230 'phi' 'storemerge9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%storemerge7 = phi i1 %icmp_ln195, void %if.else242, i1 0, void %if.then241" [lc3.cpp:195]   --->   Operation 231 'phi' 'storemerge7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (2.18ns)   --->   "%store_ln195 = store i1 %storemerge9, i1 %n_r" [lc3.cpp:195]   --->   Operation 232 'store' 'store_ln195' <Predicate = true> <Delay = 2.18>
ST_19 : Operation 233 [1/1] (2.18ns)   --->   "%store_ln195 = store i1 %storemerge7, i1 %p_r" [lc3.cpp:195]   --->   Operation 233 'store' 'store_ln195' <Predicate = true> <Delay = 2.18>
ST_19 : Operation 234 [1/1] (2.66ns)   --->   "%br_ln205 = br void %sw.epilog" [lc3.cpp:205]   --->   Operation 234 'br' 'br_ln205' <Predicate = true> <Delay = 2.66>

State 20 <SV = 1> <Delay = 7.15>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i6 %pc_offset6" [lc3.cpp:34]   --->   Operation 235 'zext' 'zext_ln34' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_20 : Operation 236 [1/2] (2.32ns)   --->   "%reg_load_3 = load i3 %reg_addr_8" [lc3.cpp:168]   --->   Operation 236 'load' 'reg_load_3' <Predicate = (trunc_ln == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_20 : Operation 237 [1/1] (2.07ns)   --->   "%add_ln168 = add i16 %reg_load_3, i16 %zext_ln34" [lc3.cpp:168]   --->   Operation 237 'add' 'add_ln168' <Predicate = (trunc_ln == 6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i9 %pc_offset9" [lc3.cpp:32]   --->   Operation 238 'zext' 'zext_ln32_1' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (1.82ns)   --->   "%add_ln146 = add i10 %zext_ln32_1, i10 1" [lc3.cpp:146]   --->   Operation 239 'add' 'add_ln146' <Predicate = (trunc_ln == 10)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i10 %add_ln146" [lc3.cpp:146]   --->   Operation 240 'zext' 'zext_ln146_1' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (2.07ns)   --->   "%add_ln146_1 = add i16 %zext_ln146_1, i16 %add_ln143" [lc3.cpp:146]   --->   Operation 241 'add' 'add_ln146_1' <Predicate = (trunc_ln == 10)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln146_2 = zext i16 %add_ln146_1" [lc3.cpp:146]   --->   Operation 242 'zext' 'zext_ln146_2' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%memory_addr_1 = getelementptr i16 %memory, i64 0, i64 %zext_ln146_2" [lc3.cpp:146]   --->   Operation 243 'getelementptr' 'memory_addr_1' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_20 : Operation 244 [2/2] (3.25ns)   --->   "%memory_load_1 = load i16 %memory_addr_1" [lc3.cpp:146]   --->   Operation 244 'load' 'memory_load_1' <Predicate = (trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 21 <SV = 2> <Delay = 6.50>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:165]   --->   Operation 245 'partselect' 'trunc_ln9' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i16 %add_ln168" [lc3.cpp:168]   --->   Operation 246 'zext' 'zext_ln168_2' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%memory_addr_3 = getelementptr i16 %memory, i64 0, i64 %zext_ln168_2" [lc3.cpp:168]   --->   Operation 247 'getelementptr' 'memory_addr_3' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_21 : Operation 248 [2/2] (3.25ns)   --->   "%memory_load_3 = load i16 %memory_addr_3" [lc3.cpp:168]   --->   Operation 248 'load' 'memory_load_3' <Predicate = (trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:144]   --->   Operation 249 'partselect' 'trunc_ln8' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_21 : Operation 250 [1/2] (3.25ns)   --->   "%memory_load_1 = load i16 %memory_addr_1" [lc3.cpp:146]   --->   Operation 250 'load' 'memory_load_1' <Predicate = (trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln146 = sext i16 %memory_load_1" [lc3.cpp:146]   --->   Operation 251 'sext' 'sext_ln146' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%memory_addr_2 = getelementptr i16 %memory, i64 0, i64 %sext_ln146" [lc3.cpp:146]   --->   Operation 252 'getelementptr' 'memory_addr_2' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_21 : Operation 253 [2/2] (3.25ns)   --->   "%memory_load_2 = load i16 %memory_addr_2" [lc3.cpp:146]   --->   Operation 253 'load' 'memory_load_2' <Predicate = (trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 22 <SV = 3> <Delay = 6.91>
ST_22 : Operation 254 [1/1] (2.07ns)   --->   "%add_ln164 = add i16 %PC_read, i16 1" [lc3.cpp:164]   --->   Operation 254 'add' 'add_ln164' <Predicate = (trunc_ln == 6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/2] (3.25ns)   --->   "%memory_load_3 = load i16 %memory_addr_3" [lc3.cpp:168]   --->   Operation 255 'load' 'memory_load_3' <Predicate = (trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i3 %trunc_ln9" [lc3.cpp:168]   --->   Operation 256 'zext' 'zext_ln168_1' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%reg_addr_9 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln168_1" [lc3.cpp:168]   --->   Operation 257 'getelementptr' 'reg_addr_9' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (2.32ns)   --->   "%store_ln168 = store i16 %memory_load_3, i3 %reg_addr_9" [lc3.cpp:168]   --->   Operation 258 'store' 'store_ln168' <Predicate = (trunc_ln == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 259 [1/1] (2.07ns)   --->   "%icmp_ln170 = icmp_eq  i16 %memory_load_3, i16 0" [lc3.cpp:170]   --->   Operation 259 'icmp' 'icmp_ln170' <Predicate = (trunc_ln == 6)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %if.else214, void %if.then213" [lc3.cpp:170]   --->   Operation 260 'br' 'br_ln170' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (2.07ns)   --->   "%icmp_ln174 = icmp_sgt  i16 %memory_load_3, i16 0" [lc3.cpp:174]   --->   Operation 261 'icmp' 'icmp_ln174' <Predicate = (trunc_ln == 6 & !icmp_ln170)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 262 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 262 'store' 'store_ln0' <Predicate = (trunc_ln == 6 & icmp_ln170)> <Delay = 1.58>
ST_22 : Operation 263 [1/1] (1.58ns)   --->   "%br_ln174 = br void %if.end222" [lc3.cpp:174]   --->   Operation 263 'br' 'br_ln174' <Predicate = (trunc_ln == 6 & icmp_ln170)> <Delay = 1.58>
ST_22 : Operation 264 [1/2] (3.25ns)   --->   "%memory_load_2 = load i16 %memory_addr_2" [lc3.cpp:146]   --->   Operation 264 'load' 'memory_load_2' <Predicate = (trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i3 %trunc_ln8" [lc3.cpp:146]   --->   Operation 265 'zext' 'zext_ln146' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%reg_addr_7 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln146" [lc3.cpp:146]   --->   Operation 266 'getelementptr' 'reg_addr_7' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (2.32ns)   --->   "%store_ln146 = store i16 %memory_load_2, i3 %reg_addr_7" [lc3.cpp:146]   --->   Operation 267 'store' 'store_ln146' <Predicate = (trunc_ln == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 268 [1/1] (2.07ns)   --->   "%icmp_ln148 = icmp_eq  i16 %memory_load_2, i16 0" [lc3.cpp:148]   --->   Operation 268 'icmp' 'icmp_ln148' <Predicate = (trunc_ln == 10)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %if.else180, void %if.then179" [lc3.cpp:148]   --->   Operation 269 'br' 'br_ln148' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (2.07ns)   --->   "%icmp_ln152 = icmp_sgt  i16 %memory_load_2, i16 0" [lc3.cpp:152]   --->   Operation 270 'icmp' 'icmp_ln152' <Predicate = (trunc_ln == 10 & !icmp_ln148)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 271 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 271 'store' 'store_ln0' <Predicate = (trunc_ln == 10 & icmp_ln148)> <Delay = 1.58>
ST_22 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln152 = br void %if.end188" [lc3.cpp:152]   --->   Operation 272 'br' 'br_ln152' <Predicate = (trunc_ln == 10 & icmp_ln148)> <Delay = 1.58>

State 23 <SV = 4> <Delay = 4.75>
ST_23 : Operation 273 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 273 'store' 'store_ln0' <Predicate = (trunc_ln == 6 & !icmp_ln170)> <Delay = 1.58>
ST_23 : Operation 274 [1/1] (0.97ns)   --->   "%xor_ln174 = xor i1 %icmp_ln174, i1 1" [lc3.cpp:174]   --->   Operation 274 'xor' 'xor_ln174' <Predicate = (trunc_ln == 6 & !icmp_ln170)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end222"   --->   Operation 275 'br' 'br_ln0' <Predicate = (trunc_ln == 6 & !icmp_ln170)> <Delay = 1.58>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%storemerge14 = phi i1 %xor_ln174, void %if.else214, i1 0, void %if.then213" [lc3.cpp:174]   --->   Operation 276 'phi' 'storemerge14' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%storemerge12 = phi i1 %icmp_ln174, void %if.else214, i1 0, void %if.then213" [lc3.cpp:174]   --->   Operation 277 'phi' 'storemerge12' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (2.18ns)   --->   "%store_ln174 = store i1 %storemerge14, i1 %n_r" [lc3.cpp:174]   --->   Operation 278 'store' 'store_ln174' <Predicate = (trunc_ln == 6)> <Delay = 2.18>
ST_23 : Operation 279 [1/1] (2.18ns)   --->   "%store_ln174 = store i1 %storemerge12, i1 %p_r" [lc3.cpp:174]   --->   Operation 279 'store' 'store_ln174' <Predicate = (trunc_ln == 6)> <Delay = 2.18>
ST_23 : Operation 280 [1/1] (2.66ns)   --->   "%br_ln184 = br void %sw.epilog" [lc3.cpp:184]   --->   Operation 280 'br' 'br_ln184' <Predicate = (trunc_ln == 6)> <Delay = 2.66>
ST_23 : Operation 281 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 281 'store' 'store_ln0' <Predicate = (trunc_ln == 10 & !icmp_ln148)> <Delay = 1.58>
ST_23 : Operation 282 [1/1] (0.97ns)   --->   "%xor_ln152 = xor i1 %icmp_ln152, i1 1" [lc3.cpp:152]   --->   Operation 282 'xor' 'xor_ln152' <Predicate = (trunc_ln == 10 & !icmp_ln148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 283 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end188"   --->   Operation 283 'br' 'br_ln0' <Predicate = (trunc_ln == 10 & !icmp_ln148)> <Delay = 1.58>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%storemerge19 = phi i1 %xor_ln152, void %if.else180, i1 0, void %if.then179" [lc3.cpp:152]   --->   Operation 284 'phi' 'storemerge19' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "%storemerge17 = phi i1 %icmp_ln152, void %if.else180, i1 0, void %if.then179" [lc3.cpp:152]   --->   Operation 285 'phi' 'storemerge17' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_23 : Operation 286 [1/1] (2.18ns)   --->   "%store_ln152 = store i1 %storemerge19, i1 %n_r" [lc3.cpp:152]   --->   Operation 286 'store' 'store_ln152' <Predicate = (trunc_ln == 10)> <Delay = 2.18>
ST_23 : Operation 287 [1/1] (2.18ns)   --->   "%store_ln152 = store i1 %storemerge17, i1 %p_r" [lc3.cpp:152]   --->   Operation 287 'store' 'store_ln152' <Predicate = (trunc_ln == 10)> <Delay = 2.18>
ST_23 : Operation 288 [1/1] (2.66ns)   --->   "%br_ln162 = br void %sw.epilog" [lc3.cpp:162]   --->   Operation 288 'br' 'br_ln162' <Predicate = (trunc_ln == 10)> <Delay = 2.66>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%storemerge24 = phi i1 %xor_ln131, void %if.else148, i1 0, void %if.then147" [lc3.cpp:131]   --->   Operation 289 'phi' 'storemerge24' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%storemerge22 = phi i1 %icmp_ln131, void %if.else148, i1 0, void %if.then147" [lc3.cpp:131]   --->   Operation 290 'phi' 'storemerge22' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (2.18ns)   --->   "%store_ln131 = store i1 %storemerge24, i1 %n_r" [lc3.cpp:131]   --->   Operation 291 'store' 'store_ln131' <Predicate = (trunc_ln == 2)> <Delay = 2.18>
ST_23 : Operation 292 [1/1] (2.18ns)   --->   "%store_ln131 = store i1 %storemerge22, i1 %p_r" [lc3.cpp:131]   --->   Operation 292 'store' 'store_ln131' <Predicate = (trunc_ln == 2)> <Delay = 2.18>
ST_23 : Operation 293 [1/1] (2.66ns)   --->   "%br_ln141 = br void %sw.epilog" [lc3.cpp:141]   --->   Operation 293 'br' 'br_ln141' <Predicate = (trunc_ln == 2)> <Delay = 2.66>
ST_23 : Operation 294 [1/1] (1.73ns)   --->   "%icmp_ln1 = icmp_eq  i4 %trunc_ln, i4 12" [lc3.cpp:1]   --->   Operation 294 'icmp' 'icmp_ln1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [1/1] (1.73ns)   --->   "%icmp_ln1_1 = icmp_eq  i4 %trunc_ln, i4 4" [lc3.cpp:1]   --->   Operation 295 'icmp' 'icmp_ln1_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln1_1)   --->   "%or_ln1 = or i1 %icmp_ln1_1, i1 %icmp_ln1" [lc3.cpp:1]   --->   Operation 296 'or' 'or_ln1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [1/1] (1.73ns)   --->   "%icmp_ln1_2 = icmp_eq  i4 %trunc_ln, i4 0" [lc3.cpp:1]   --->   Operation 297 'icmp' 'icmp_ln1_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1_1 = or i1 %icmp_ln1_2, i1 %or_ln1" [lc3.cpp:1]   --->   Operation 298 'or' 'or_ln1_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 1> <Delay = 7.15>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %pc_offset9" [lc3.cpp:32]   --->   Operation 299 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (1.82ns)   --->   "%add_ln125 = add i10 %zext_ln32, i10 1" [lc3.cpp:125]   --->   Operation 300 'add' 'add_ln125' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i10 %add_ln125" [lc3.cpp:125]   --->   Operation 301 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (2.07ns)   --->   "%add_ln125_1 = add i16 %zext_ln125_1, i16 %add_ln122" [lc3.cpp:125]   --->   Operation 302 'add' 'add_ln125_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i16 %add_ln125_1" [lc3.cpp:125]   --->   Operation 303 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%memory_addr = getelementptr i16 %memory, i64 0, i64 %zext_ln125_2" [lc3.cpp:125]   --->   Operation 304 'getelementptr' 'memory_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 305 [2/2] (3.25ns)   --->   "%memory_load = load i16 %memory_addr" [lc3.cpp:125]   --->   Operation 305 'load' 'memory_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 25 <SV = 2> <Delay = 6.91>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:123]   --->   Operation 306 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [1/2] (3.25ns)   --->   "%memory_load = load i16 %memory_addr" [lc3.cpp:125]   --->   Operation 307 'load' 'memory_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i3 %trunc_ln7" [lc3.cpp:125]   --->   Operation 308 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%reg_addr_6 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln125" [lc3.cpp:125]   --->   Operation 309 'getelementptr' 'reg_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (2.32ns)   --->   "%store_ln125 = store i16 %memory_load, i3 %reg_addr_6" [lc3.cpp:125]   --->   Operation 310 'store' 'store_ln125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_25 : Operation 311 [1/1] (2.07ns)   --->   "%icmp_ln127 = icmp_eq  i16 %memory_load, i16 0" [lc3.cpp:127]   --->   Operation 311 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %if.else148, void %if.then147" [lc3.cpp:127]   --->   Operation 312 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (2.07ns)   --->   "%icmp_ln131 = icmp_sgt  i16 %memory_load, i16 0" [lc3.cpp:131]   --->   Operation 313 'icmp' 'icmp_ln131' <Predicate = (!icmp_ln127)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 314 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 314 'store' 'store_ln0' <Predicate = (icmp_ln127)> <Delay = 1.58>
ST_25 : Operation 315 [1/1] (1.58ns)   --->   "%br_ln131 = br void %if.end156" [lc3.cpp:131]   --->   Operation 315 'br' 'br_ln131' <Predicate = (icmp_ln127)> <Delay = 1.58>

State 26 <SV = 3> <Delay = 2.56>
ST_26 : Operation 316 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 316 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 317 [1/1] (0.97ns)   --->   "%xor_ln131 = xor i1 %icmp_ln131, i1 1" [lc3.cpp:131]   --->   Operation 317 'xor' 'xor_ln131' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 318 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end156"   --->   Operation 318 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 27 <SV = 1> <Delay = 2.32>
ST_27 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 6, i32 8" [lc3.cpp:103]   --->   Operation 319 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i3 %trunc_ln6" [lc3.cpp:104]   --->   Operation 320 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 321 [1/1] (0.00ns)   --->   "%reg_addr_4 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln104" [lc3.cpp:104]   --->   Operation 321 'getelementptr' 'reg_addr_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 322 [2/2] (2.32ns)   --->   "%reg_load_2 = load i3 %reg_addr_4" [lc3.cpp:104]   --->   Operation 322 'load' 'reg_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 28 <SV = 2> <Delay = 6.96>
ST_28 : Operation 323 [1/1] (2.07ns)   --->   "%add_ln101 = add i16 %PC_read, i16 1" [lc3.cpp:101]   --->   Operation 323 'add' 'add_ln101' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:102]   --->   Operation 324 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 325 [1/2] (2.32ns)   --->   "%reg_load_2 = load i3 %reg_addr_4" [lc3.cpp:104]   --->   Operation 325 'load' 'reg_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 326 [1/1] (0.99ns)   --->   "%xor_ln104 = xor i16 %reg_load_2, i16 65535" [lc3.cpp:104]   --->   Operation 326 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i3 %trunc_ln5" [lc3.cpp:104]   --->   Operation 327 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%reg_addr_5 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln104_1" [lc3.cpp:104]   --->   Operation 328 'getelementptr' 'reg_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (2.32ns)   --->   "%store_ln104 = store i16 %xor_ln104, i3 %reg_addr_5" [lc3.cpp:104]   --->   Operation 329 'store' 'store_ln104' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_28 : Operation 330 [1/1] (2.07ns)   --->   "%icmp_ln106 = icmp_eq  i16 %reg_load_2, i16 65535" [lc3.cpp:106]   --->   Operation 330 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %if.else118, void %if.then117" [lc3.cpp:106]   --->   Operation 331 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (2.07ns)   --->   "%icmp_ln110 = icmp_slt  i16 %reg_load_2, i16 65535" [lc3.cpp:110]   --->   Operation 332 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln106)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 333 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 333 'store' 'store_ln0' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_28 : Operation 334 [1/1] (0.97ns)   --->   "%xor_ln110 = xor i1 %icmp_ln110, i1 1" [lc3.cpp:110]   --->   Operation 334 'xor' 'xor_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 335 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end126"   --->   Operation 335 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 1.58>
ST_28 : Operation 336 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 336 'store' 'store_ln0' <Predicate = (icmp_ln106)> <Delay = 1.58>
ST_28 : Operation 337 [1/1] (1.58ns)   --->   "%br_ln110 = br void %if.end126" [lc3.cpp:110]   --->   Operation 337 'br' 'br_ln110' <Predicate = (icmp_ln106)> <Delay = 1.58>

State 29 <SV = 3> <Delay = 2.66>
ST_29 : Operation 338 [1/1] (0.00ns)   --->   "%storemerge30 = phi i1 %xor_ln110, void %if.else118, i1 0, void %if.then117" [lc3.cpp:110]   --->   Operation 338 'phi' 'storemerge30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "%storemerge28 = phi i1 %icmp_ln110, void %if.else118, i1 0, void %if.then117" [lc3.cpp:110]   --->   Operation 339 'phi' 'storemerge28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 340 [1/1] (2.18ns)   --->   "%store_ln110 = store i1 %storemerge30, i1 %n_r" [lc3.cpp:110]   --->   Operation 340 'store' 'store_ln110' <Predicate = true> <Delay = 2.18>
ST_29 : Operation 341 [1/1] (2.18ns)   --->   "%store_ln110 = store i1 %storemerge28, i1 %p_r" [lc3.cpp:110]   --->   Operation 341 'store' 'store_ln110' <Predicate = true> <Delay = 2.18>
ST_29 : Operation 342 [1/1] (2.66ns)   --->   "%br_ln120 = br void %sw.epilog" [lc3.cpp:120]   --->   Operation 342 'br' 'br_ln120' <Predicate = true> <Delay = 2.66>

State 30 <SV = 1> <Delay = 6.72>
ST_30 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%zext_ln75 = zext i5 %trunc_ln1_5" [lc3.cpp:75]   --->   Operation 343 'zext' 'zext_ln75' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_30 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:75]   --->   Operation 344 'partselect' 'trunc_ln3' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_30 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 5" [lc3.cpp:79]   --->   Operation 345 'bitselect' 'tmp_1' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_30 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i3 %trunc_ln3" [lc3.cpp:80]   --->   Operation 346 'zext' 'zext_ln80_1' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_30 : Operation 347 [1/1] (0.00ns)   --->   "%reg_addr_3 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln80_1" [lc3.cpp:80]   --->   Operation 347 'getelementptr' 'reg_addr_3' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_30 : Operation 348 [1/2] (2.32ns)   --->   "%reg_load_1 = load i3 %reg_addr_2" [lc3.cpp:80]   --->   Operation 348 'load' 'reg_load_1' <Predicate = (trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 349 [1/2] (2.32ns)   --->   "%reg_load_10 = load i3 %reg_addr_17" [lc3.cpp:83]   --->   Operation 349 'load' 'reg_load_10' <Predicate = (trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%select_ln79 = select i1 %tmp_1, i16 %zext_ln75, i16 %reg_load_10" [lc3.cpp:79]   --->   Operation 350 'select' 'select_ln79' <Predicate = (trunc_ln == 5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 351 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln80 = and i16 %reg_load_1, i16 %select_ln79" [lc3.cpp:80]   --->   Operation 351 'and' 'and_ln80' <Predicate = (trunc_ln == 5)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 352 [1/1] (2.32ns)   --->   "%store_ln80 = store i16 %and_ln80, i3 %reg_addr_3" [lc3.cpp:80]   --->   Operation 352 'store' 'store_ln80' <Predicate = (trunc_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln47 = zext i5 %trunc_ln1_5" [lc3.cpp:47]   --->   Operation 353 'zext' 'zext_ln47' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_30 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %IR_read, i32 9, i32 11" [lc3.cpp:47]   --->   Operation 354 'partselect' 'trunc_ln1' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_30 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %IR_read, i32 5" [lc3.cpp:51]   --->   Operation 355 'bitselect' 'tmp' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i3 %trunc_ln1" [lc3.cpp:52]   --->   Operation 356 'zext' 'zext_ln52_1' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%reg_addr_1 = getelementptr i16 %reg_r, i64 0, i64 %zext_ln52_1" [lc3.cpp:52]   --->   Operation 357 'getelementptr' 'reg_addr_1' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_30 : Operation 358 [1/2] (2.32ns)   --->   "%reg_load = load i3 %reg_addr" [lc3.cpp:52]   --->   Operation 358 'load' 'reg_load' <Predicate = (trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 359 [1/2] (2.32ns)   --->   "%reg_load_9 = load i3 %reg_addr_16" [lc3.cpp:55]   --->   Operation 359 'load' 'reg_load_9' <Predicate = (trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_30 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%select_ln51 = select i1 %tmp, i16 %zext_ln47, i16 %reg_load_9" [lc3.cpp:51]   --->   Operation 360 'select' 'select_ln51' <Predicate = (trunc_ln == 1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 361 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln52 = add i16 %reg_load, i16 %select_ln51" [lc3.cpp:52]   --->   Operation 361 'add' 'add_ln52' <Predicate = (trunc_ln == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 362 [1/1] (2.32ns)   --->   "%store_ln52 = store i16 %add_ln52, i3 %reg_addr_1" [lc3.cpp:52]   --->   Operation 362 'store' 'store_ln52' <Predicate = (trunc_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 31 <SV = 2> <Delay = 4.64>
ST_31 : Operation 363 [1/1] (2.07ns)   --->   "%add_ln73 = add i16 %PC_read, i16 1" [lc3.cpp:73]   --->   Operation 363 'add' 'add_ln73' <Predicate = (trunc_ln == 5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 364 [1/1] (2.07ns)   --->   "%icmp_ln85 = icmp_eq  i16 %and_ln80, i16 0" [lc3.cpp:85]   --->   Operation 364 'icmp' 'icmp_ln85' <Predicate = (trunc_ln == 5)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %if.else88, void %if.then87" [lc3.cpp:85]   --->   Operation 365 'br' 'br_ln85' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_31 : Operation 366 [1/1] (2.07ns)   --->   "%icmp_ln89 = icmp_sgt  i16 %and_ln80, i16 0" [lc3.cpp:89]   --->   Operation 366 'icmp' 'icmp_ln89' <Predicate = (trunc_ln == 5 & !icmp_ln85)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 367 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 367 'store' 'store_ln0' <Predicate = (trunc_ln == 5 & !icmp_ln85)> <Delay = 1.58>
ST_31 : Operation 368 [1/1] (0.97ns)   --->   "%xor_ln89 = xor i1 %icmp_ln89, i1 1" [lc3.cpp:89]   --->   Operation 368 'xor' 'xor_ln89' <Predicate = (trunc_ln == 5 & !icmp_ln85)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 369 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end96"   --->   Operation 369 'br' 'br_ln0' <Predicate = (trunc_ln == 5 & !icmp_ln85)> <Delay = 1.58>
ST_31 : Operation 370 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 370 'store' 'store_ln0' <Predicate = (trunc_ln == 5 & icmp_ln85)> <Delay = 1.58>
ST_31 : Operation 371 [1/1] (1.58ns)   --->   "%br_ln89 = br void %if.end96" [lc3.cpp:89]   --->   Operation 371 'br' 'br_ln89' <Predicate = (trunc_ln == 5 & icmp_ln85)> <Delay = 1.58>
ST_31 : Operation 372 [1/1] (2.07ns)   --->   "%add_ln45 = add i16 %PC_read, i16 1" [lc3.cpp:45]   --->   Operation 372 'add' 'add_ln45' <Predicate = (trunc_ln == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 373 [1/1] (2.07ns)   --->   "%icmp_ln57 = icmp_eq  i16 %add_ln52, i16 0" [lc3.cpp:57]   --->   Operation 373 'icmp' 'icmp_ln57' <Predicate = (trunc_ln == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %if.else36, void %if.then35" [lc3.cpp:57]   --->   Operation 374 'br' 'br_ln57' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_31 : Operation 375 [1/1] (2.07ns)   --->   "%icmp_ln61 = icmp_sgt  i16 %add_ln52, i16 0" [lc3.cpp:61]   --->   Operation 375 'icmp' 'icmp_ln61' <Predicate = (trunc_ln == 1 & !icmp_ln57)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 376 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %z_r"   --->   Operation 376 'store' 'store_ln0' <Predicate = (trunc_ln == 1 & !icmp_ln57)> <Delay = 1.58>
ST_31 : Operation 377 [1/1] (0.97ns)   --->   "%xor_ln61 = xor i1 %icmp_ln61, i1 1" [lc3.cpp:61]   --->   Operation 377 'xor' 'xor_ln61' <Predicate = (trunc_ln == 1 & !icmp_ln57)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 378 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end44"   --->   Operation 378 'br' 'br_ln0' <Predicate = (trunc_ln == 1 & !icmp_ln57)> <Delay = 1.58>
ST_31 : Operation 379 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %z_r"   --->   Operation 379 'store' 'store_ln0' <Predicate = (trunc_ln == 1 & icmp_ln57)> <Delay = 1.58>
ST_31 : Operation 380 [1/1] (1.58ns)   --->   "%br_ln61 = br void %if.end44" [lc3.cpp:61]   --->   Operation 380 'br' 'br_ln61' <Predicate = (trunc_ln == 1 & icmp_ln57)> <Delay = 1.58>

State 32 <SV = 3> <Delay = 2.66>
ST_32 : Operation 381 [1/1] (0.00ns)   --->   "%storemerge36 = phi i1 %xor_ln89, void %if.else88, i1 0, void %if.then87" [lc3.cpp:89]   --->   Operation 381 'phi' 'storemerge36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "%storemerge34 = phi i1 %icmp_ln89, void %if.else88, i1 0, void %if.then87" [lc3.cpp:89]   --->   Operation 382 'phi' 'storemerge34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 383 [1/1] (2.18ns)   --->   "%store_ln89 = store i1 %storemerge36, i1 %n_r" [lc3.cpp:89]   --->   Operation 383 'store' 'store_ln89' <Predicate = true> <Delay = 2.18>
ST_32 : Operation 384 [1/1] (2.18ns)   --->   "%store_ln89 = store i1 %storemerge34, i1 %p_r" [lc3.cpp:89]   --->   Operation 384 'store' 'store_ln89' <Predicate = true> <Delay = 2.18>
ST_32 : Operation 385 [1/1] (2.66ns)   --->   "%br_ln99 = br void %sw.epilog" [lc3.cpp:99]   --->   Operation 385 'br' 'br_ln99' <Predicate = true> <Delay = 2.66>

State 33 <SV = 3> <Delay = 2.66>
ST_33 : Operation 386 [1/1] (0.00ns)   --->   "%storemerge43 = phi i1 %xor_ln61, void %if.else36, i1 0, void %if.then35" [lc3.cpp:61]   --->   Operation 386 'phi' 'storemerge43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 387 [1/1] (0.00ns)   --->   "%storemerge41 = phi i1 %icmp_ln61, void %if.else36, i1 0, void %if.then35" [lc3.cpp:61]   --->   Operation 387 'phi' 'storemerge41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 388 [1/1] (2.18ns)   --->   "%store_ln61 = store i1 %storemerge43, i1 %n_r" [lc3.cpp:61]   --->   Operation 388 'store' 'store_ln61' <Predicate = true> <Delay = 2.18>
ST_33 : Operation 389 [1/1] (2.18ns)   --->   "%store_ln61 = store i1 %storemerge41, i1 %p_r" [lc3.cpp:61]   --->   Operation 389 'store' 'store_ln61' <Predicate = true> <Delay = 2.18>
ST_33 : Operation 390 [1/1] (2.66ns)   --->   "%br_ln71 = br void %sw.epilog" [lc3.cpp:71]   --->   Operation 390 'br' 'br_ln71' <Predicate = true> <Delay = 2.66>

State 34 <SV = 5> <Delay = 2.32>
ST_34 : Operation 391 [1/1] (0.00ns)   --->   "%phi_ln272 = phi i16 %add_ln272, void %sw.bb330, i16 %reg_load_8, void %sw.bb305, i16 0, void %sw.bb285, i16 0, void %sw.bb267, i16 0, void %sw.bb251, i16 0, void %if.end250, i16 0, void %if.end222, i16 0, void %if.end188, i16 0, void %if.end156, i16 0, void %if.end126, i16 0, void %if.end96, i16 0, void %if.end44, i16 %add_ln272_1, void %if.then322, i16 %reg_load_11, void %if.else325, i16 0, void %entry" [lc3.cpp:272]   --->   Operation 391 'phi' 'phi_ln272' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (0.00ns)   --->   "%PC_assign_10 = phi i16 %PC_read, void %sw.bb330, i16 %PC_read, void %sw.bb305, i16 %add_ln221, void %sw.bb285, i16 %add_ln214, void %sw.bb267, i16 %add_ln207, void %sw.bb251, i16 %add_ln186, void %if.end250, i16 %add_ln164, void %if.end222, i16 %add_ln143, void %if.end188, i16 %add_ln122, void %if.end156, i16 %add_ln101, void %if.end126, i16 %add_ln73, void %if.end96, i16 %add_ln45, void %if.end44, i16 %PC_read, void %if.then322, i16 %PC_read, void %if.else325, i16 %PC_read, void %entry" [lc3.cpp:1]   --->   Operation 392 'phi' 'PC_assign_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 393 [2/2] (2.32ns)   --->   "%reg_load_12 = load i16 0" [lc3.cpp:262]   --->   Operation 393 'load' 'reg_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_34 : Operation 394 [2/2] (2.32ns)   --->   "%reg_load_13 = load i16 1" [lc3.cpp:263]   --->   Operation 394 'load' 'reg_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 35 <SV = 6> <Delay = 2.32>
ST_35 : Operation 395 [1/2] (2.32ns)   --->   "%reg_load_12 = load i16 0" [lc3.cpp:262]   --->   Operation 395 'load' 'reg_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 396 [1/2] (2.32ns)   --->   "%reg_load_13 = load i16 1" [lc3.cpp:263]   --->   Operation 396 'load' 'reg_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 397 [2/2] (2.32ns)   --->   "%reg_load_14 = load i16 2" [lc3.cpp:264]   --->   Operation 397 'load' 'reg_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_35 : Operation 398 [2/2] (2.32ns)   --->   "%reg_load_15 = load i16 3" [lc3.cpp:265]   --->   Operation 398 'load' 'reg_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 36 <SV = 7> <Delay = 2.32>
ST_36 : Operation 399 [1/2] (2.32ns)   --->   "%reg_load_14 = load i16 2" [lc3.cpp:264]   --->   Operation 399 'load' 'reg_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 400 [1/2] (2.32ns)   --->   "%reg_load_15 = load i16 3" [lc3.cpp:265]   --->   Operation 400 'load' 'reg_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 401 [2/2] (2.32ns)   --->   "%reg_load_16 = load i16 4" [lc3.cpp:266]   --->   Operation 401 'load' 'reg_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_36 : Operation 402 [2/2] (2.32ns)   --->   "%reg_load_17 = load i16 5" [lc3.cpp:267]   --->   Operation 402 'load' 'reg_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 37 <SV = 8> <Delay = 2.32>
ST_37 : Operation 403 [1/2] (2.32ns)   --->   "%reg_load_16 = load i16 4" [lc3.cpp:266]   --->   Operation 403 'load' 'reg_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 404 [1/2] (2.32ns)   --->   "%reg_load_17 = load i16 5" [lc3.cpp:267]   --->   Operation 404 'load' 'reg_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 405 [2/2] (2.32ns)   --->   "%reg_load_18 = load i16 6" [lc3.cpp:268]   --->   Operation 405 'load' 'reg_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_37 : Operation 406 [2/2] (2.32ns)   --->   "%reg_load_19 = load i16 7" [lc3.cpp:269]   --->   Operation 406 'load' 'reg_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 38 <SV = 9> <Delay = 3.32>
ST_38 : Operation 407 [1/1] (1.00ns)   --->   "%write_ln262 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R0, i16 %reg_load_12" [lc3.cpp:262]   --->   Operation 407 'write' 'write_ln262' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 408 [1/1] (1.00ns)   --->   "%write_ln263 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R1, i16 %reg_load_13" [lc3.cpp:263]   --->   Operation 408 'write' 'write_ln263' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 409 [1/1] (1.00ns)   --->   "%write_ln264 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R2, i16 %reg_load_14" [lc3.cpp:264]   --->   Operation 409 'write' 'write_ln264' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 410 [1/1] (1.00ns)   --->   "%write_ln265 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R3, i16 %reg_load_15" [lc3.cpp:265]   --->   Operation 410 'write' 'write_ln265' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 411 [1/1] (1.00ns)   --->   "%write_ln266 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R4, i16 %reg_load_16" [lc3.cpp:266]   --->   Operation 411 'write' 'write_ln266' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 412 [1/1] (1.00ns)   --->   "%write_ln267 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R5, i16 %reg_load_17" [lc3.cpp:267]   --->   Operation 412 'write' 'write_ln267' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 413 [1/2] (2.32ns)   --->   "%reg_load_18 = load i16 6" [lc3.cpp:268]   --->   Operation 413 'load' 'reg_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 414 [1/1] (1.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R6, i16 %reg_load_18" [lc3.cpp:268]   --->   Operation 414 'write' 'write_ln268' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 415 [1/2] (2.32ns)   --->   "%reg_load_19 = load i16 7" [lc3.cpp:269]   --->   Operation 415 'load' 'reg_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_38 : Operation 416 [1/1] (1.00ns)   --->   "%write_ln269 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %R7, i16 %reg_load_19" [lc3.cpp:269]   --->   Operation 416 'write' 'write_ln269' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 417 [1/1] (1.58ns)   --->   "%br_ln1 = br i1 %or_ln1_1, void %if.end376, void %if.then373" [lc3.cpp:1]   --->   Operation 417 'br' 'br_ln1' <Predicate = true> <Delay = 1.58>
ST_38 : Operation 418 [1/1] (1.58ns)   --->   "%br_ln272 = br void %if.end376" [lc3.cpp:272]   --->   Operation 418 'br' 'br_ln272' <Predicate = (or_ln1_1)> <Delay = 1.58>
ST_38 : Operation 419 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %phi_ln272, void %if.then373, i16 %PC_assign_10, void %sw.epilog" [lc3.cpp:272]   --->   Operation 419 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 420 [1/1] (1.00ns)   --->   "%write_ln275 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %PC_out, i16 %storemerge" [lc3.cpp:275]   --->   Operation 420 'write' 'write_ln275' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_38 : Operation 421 [1/1] (0.00ns)   --->   "%ret_ln278 = ret" [lc3.cpp:278]   --->   Operation 421 'ret' 'ret_ln278' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.662ns
The critical path consists of the following:
	s_axi read operation ('PC', lc3.cpp:1) on port 'PC' (lc3.cpp:1) [23]  (1.000 ns)
	multiplexor before 'phi' operation 16 bit ('phi_ln272', lc3.cpp:272) with incoming values : ('add_ln272', lc3.cpp:272) ('reg_load_11', lc3.cpp:240) ('add_ln272_1', lc3.cpp:272) ('reg_load_8', lc3.cpp:230) [390]  (2.662 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 5.717ns
The critical path consists of the following:
	'load' operation 1 bit ('n_load') on static variable 'n_r' [95]  (0.000 ns)
	'and' operation 1 bit ('and_ln248', lc3.cpp:248) [96]  (0.978 ns)
	'or' operation 1 bit ('or_ln251_1', lc3.cpp:251) [108]  (0.000 ns)
	'select' operation 9 bit ('select_ln272', lc3.cpp:272) [109]  (0.000 ns)
	'add' operation 16 bit ('add_ln272', lc3.cpp:272) [111]  (2.077 ns)
	blocking operation 2.6617 ns on control path)

 <State 4>: 4.739ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln272_1', lc3.cpp:272) [125]  (2.077 ns)
	multiplexor before 'phi' operation 16 bit ('phi_ln272', lc3.cpp:272) with incoming values : ('add_ln272', lc3.cpp:272) ('reg_load_11', lc3.cpp:240) ('add_ln272_1', lc3.cpp:272) ('reg_load_8', lc3.cpp:230) [390]  (2.662 ns)

 <State 5>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('reg_addr_18', lc3.cpp:240) [121]  (0.000 ns)
	'load' operation 16 bit ('reg_load_11', lc3.cpp:240) on array 'reg_r' [122]  (2.322 ns)

 <State 6>: 4.984ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load_11', lc3.cpp:240) on array 'reg_r' [122]  (2.322 ns)
	multiplexor before 'phi' operation 16 bit ('phi_ln272', lc3.cpp:272) with incoming values : ('add_ln272', lc3.cpp:272) ('reg_load_11', lc3.cpp:240) ('add_ln272_1', lc3.cpp:272) ('reg_load_8', lc3.cpp:230) [390]  (2.662 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('reg_addr_15', lc3.cpp:230) [130]  (0.000 ns)
	'load' operation 16 bit ('reg_load_8', lc3.cpp:230) on array 'reg_r' [131]  (2.322 ns)

 <State 8>: 4.984ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load_8', lc3.cpp:230) on array 'reg_r' [131]  (2.322 ns)
	multiplexor before 'phi' operation 16 bit ('phi_ln272', lc3.cpp:272) with incoming values : ('add_ln272', lc3.cpp:272) ('reg_load_11', lc3.cpp:240) ('add_ln272_1', lc3.cpp:272) ('reg_load_8', lc3.cpp:230) [390]  (2.662 ns)

 <State 9>: 4.399ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load_7', lc3.cpp:225) on array 'reg_r' [143]  (2.322 ns)
	'add' operation 16 bit ('add_ln225', lc3.cpp:225) [144]  (2.077 ns)

 <State 10>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load_6', lc3.cpp:225) on array 'reg_r' [140]  (2.322 ns)
	'store' operation 0 bit ('store_ln225', lc3.cpp:225) of variable 'reg_load_6', lc3.cpp:225 on array 'memory' [147]  (3.254 ns)

 <State 11>: 4.739ns
The critical path consists of the following:
	'add' operation 16 bit ('PC', lc3.cpp:221) [134]  (2.077 ns)
	multiplexor before 'phi' operation 16 bit ('phi_ln272', lc3.cpp:272) with incoming values : ('add_ln272', lc3.cpp:272) ('reg_load_11', lc3.cpp:240) ('add_ln272_1', lc3.cpp:272) ('reg_load_8', lc3.cpp:230) [390]  (2.662 ns)

 <State 12>: 2.077ns
The critical path consists of the following:
	'add' operation 16 bit ('PC', lc3.cpp:214) [150]  (2.077 ns)

 <State 13>: 7.154ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln217', lc3.cpp:217) [156]  (1.823 ns)
	'add' operation 16 bit ('add_ln217_1', lc3.cpp:217) [158]  (2.077 ns)
	'getelementptr' operation 16 bit ('memory_addr_5', lc3.cpp:217) [160]  (0.000 ns)
	'load' operation 16 bit ('memory_load_4', lc3.cpp:217) on array 'memory' [161]  (3.254 ns)

 <State 14>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('memory_load_4', lc3.cpp:217) on array 'memory' [161]  (3.254 ns)
	'getelementptr' operation 16 bit ('memory_addr_6', lc3.cpp:217) [163]  (0.000 ns)
	'store' operation 0 bit ('store_ln217', lc3.cpp:217) of variable 'reg_load_5', lc3.cpp:217 on array 'memory' [164]  (3.254 ns)

 <State 15>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('reg_addr_11', lc3.cpp:210) [171]  (0.000 ns)
	'load' operation 16 bit ('reg_load_4', lc3.cpp:210) on array 'reg_r' [172]  (2.322 ns)

 <State 16>: 7.154ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln210', lc3.cpp:210) [173]  (1.823 ns)
	'add' operation 16 bit ('add_ln210_1', lc3.cpp:210) [175]  (2.077 ns)
	'getelementptr' operation 16 bit ('memory_addr_4', lc3.cpp:210) [177]  (0.000 ns)
	'store' operation 0 bit ('store_ln210', lc3.cpp:210) of variable 'reg_load_4', lc3.cpp:210 on array 'memory' [178]  (3.254 ns)

 <State 17>: 2.077ns
The critical path consists of the following:
	'add' operation 16 bit ('PC', lc3.cpp:186) [181]  (2.077 ns)

 <State 18>: 6.720ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln189', lc3.cpp:189) [184]  (2.077 ns)
	'icmp' operation 1 bit ('icmp_ln195', lc3.cpp:195) [191]  (2.077 ns)
	'xor' operation 1 bit ('xor_ln195', lc3.cpp:195) [193]  (0.978 ns)
	blocking operation 1.588 ns on control path)

 <State 19>: 2.662ns
The critical path consists of the following:
	multiplexor before 'phi' operation 16 bit ('phi_ln272', lc3.cpp:272) with incoming values : ('add_ln272', lc3.cpp:272) ('reg_load_11', lc3.cpp:240) ('add_ln272_1', lc3.cpp:272) ('reg_load_8', lc3.cpp:230) [390]  (2.662 ns)

 <State 20>: 7.154ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln146', lc3.cpp:146) [239]  (1.823 ns)
	'add' operation 16 bit ('add_ln146_1', lc3.cpp:146) [241]  (2.077 ns)
	'getelementptr' operation 16 bit ('memory_addr_1', lc3.cpp:146) [243]  (0.000 ns)
	'load' operation 16 bit ('memory_load_1', lc3.cpp:146) on array 'memory' [244]  (3.254 ns)

 <State 21>: 6.508ns
The critical path consists of the following:
	'load' operation 16 bit ('memory_load_1', lc3.cpp:146) on array 'memory' [244]  (3.254 ns)
	'getelementptr' operation 16 bit ('memory_addr_2', lc3.cpp:146) [246]  (0.000 ns)
	'load' operation 16 bit ('memory_load_2', lc3.cpp:146) on array 'memory' [247]  (3.254 ns)

 <State 22>: 6.919ns
The critical path consists of the following:
	'load' operation 16 bit ('memory_load_3', lc3.cpp:168) on array 'memory' [215]  (3.254 ns)
	'store' operation 0 bit ('store_ln168', lc3.cpp:168) of variable 'memory_load_3', lc3.cpp:168 on array 'reg_r' [218]  (2.322 ns)
	blocking operation 1.343 ns on control path)

 <State 23>: 4.750ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln174', lc3.cpp:174) [224]  (0.978 ns)
	multiplexor before 'phi' operation 1 bit ('storemerge14', lc3.cpp:174) with incoming values : ('xor_ln174', lc3.cpp:174) [230]  (1.588 ns)
	'phi' operation 1 bit ('storemerge14', lc3.cpp:174) with incoming values : ('xor_ln174', lc3.cpp:174) [230]  (0.000 ns)
	'store' operation 0 bit ('store_ln174', lc3.cpp:174) of variable 'storemerge14', lc3.cpp:174 on static variable 'n_r' [232]  (2.184 ns)

 <State 24>: 7.154ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln125', lc3.cpp:125) [271]  (1.823 ns)
	'add' operation 16 bit ('add_ln125_1', lc3.cpp:125) [273]  (2.077 ns)
	'getelementptr' operation 16 bit ('memory_addr', lc3.cpp:125) [275]  (0.000 ns)
	'load' operation 16 bit ('memory_load', lc3.cpp:125) on array 'memory' [276]  (3.254 ns)

 <State 25>: 6.919ns
The critical path consists of the following:
	'load' operation 16 bit ('memory_load', lc3.cpp:125) on array 'memory' [276]  (3.254 ns)
	'store' operation 0 bit ('store_ln125', lc3.cpp:125) of variable 'memory_load', lc3.cpp:125 on array 'reg_r' [279]  (2.322 ns)
	blocking operation 1.343 ns on control path)

 <State 26>: 2.566ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln131', lc3.cpp:131) [285]  (0.978 ns)
	multiplexor before 'phi' operation 1 bit ('storemerge24', lc3.cpp:131) with incoming values : ('xor_ln131', lc3.cpp:131) [291]  (1.588 ns)

 <State 27>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('reg_addr_4', lc3.cpp:104) [301]  (0.000 ns)
	'load' operation 16 bit ('reg_load_2', lc3.cpp:104) on array 'reg_r' [302]  (2.322 ns)

 <State 28>: 6.965ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load_2', lc3.cpp:104) on array 'reg_r' [302]  (2.322 ns)
	'xor' operation 16 bit ('xor_ln104', lc3.cpp:104) [303]  (0.990 ns)
	'store' operation 0 bit ('store_ln104', lc3.cpp:104) of variable 'xor_ln104', lc3.cpp:104 on array 'reg_r' [306]  (2.322 ns)
	blocking operation 1.331 ns on control path)

 <State 29>: 2.662ns
The critical path consists of the following:
	multiplexor before 'phi' operation 16 bit ('phi_ln272', lc3.cpp:272) with incoming values : ('add_ln272', lc3.cpp:272) ('reg_load_11', lc3.cpp:240) ('add_ln272_1', lc3.cpp:272) ('reg_load_8', lc3.cpp:230) [390]  (2.662 ns)

 <State 30>: 6.721ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load', lc3.cpp:52) on array 'reg_r' [366]  (2.322 ns)
	'add' operation 16 bit ('add_ln52', lc3.cpp:52) [371]  (2.077 ns)
	'store' operation 0 bit ('store_ln52', lc3.cpp:52) of variable 'add_ln52', lc3.cpp:52 on array 'reg_r' [372]  (2.322 ns)

 <State 31>: 4.643ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln89', lc3.cpp:89) [343]  (2.077 ns)
	multiplexor before 'phi' operation 1 bit ('storemerge36', lc3.cpp:89) with incoming values : ('xor_ln89', lc3.cpp:89) [351]  (1.588 ns)
	blocking operation 0.978 ns on control path)

 <State 32>: 2.662ns
The critical path consists of the following:
	multiplexor before 'phi' operation 16 bit ('phi_ln272', lc3.cpp:272) with incoming values : ('add_ln272', lc3.cpp:272) ('reg_load_11', lc3.cpp:240) ('add_ln272_1', lc3.cpp:272) ('reg_load_8', lc3.cpp:230) [390]  (2.662 ns)

 <State 33>: 2.662ns
The critical path consists of the following:
	multiplexor before 'phi' operation 16 bit ('phi_ln272', lc3.cpp:272) with incoming values : ('add_ln272', lc3.cpp:272) ('reg_load_11', lc3.cpp:240) ('add_ln272_1', lc3.cpp:272) ('reg_load_8', lc3.cpp:230) [390]  (2.662 ns)

 <State 34>: 2.322ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load_12', lc3.cpp:262) on array 'reg_r' [392]  (2.322 ns)

 <State 35>: 2.322ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load_12', lc3.cpp:262) on array 'reg_r' [392]  (2.322 ns)

 <State 36>: 2.322ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load_14', lc3.cpp:264) on array 'reg_r' [396]  (2.322 ns)

 <State 37>: 2.322ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load_16', lc3.cpp:266) on array 'reg_r' [400]  (2.322 ns)

 <State 38>: 3.322ns
The critical path consists of the following:
	'load' operation 16 bit ('reg_load_18', lc3.cpp:268) on array 'reg_r' [404]  (2.322 ns)
	s_axi write operation ('write_ln268', lc3.cpp:268) on port 'R6' (lc3.cpp:268) [405]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
