$date
	Fri May 17 11:41:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SmoothingFilter_tb $end
$var wire 8 ! outputVal [7:0] $end
$var reg 1 " clk $end
$var reg 1 # enb $end
$var reg 8 $ inputArray [7:0] $end
$var reg 1 % reset $end
$scope module DUT $end
$var wire 8 & In_Arrary [7:0] $end
$var wire 1 " clk $end
$var wire 1 # enb $end
$var wire 1 % reset $end
$var reg 8 ' In_Arrary1 [7:0] $end
$var reg 8 ( In_Arrary2 [7:0] $end
$var reg 8 ) In_Arrary3 [7:0] $end
$var reg 8 * In_Arrary4 [7:0] $end
$var reg 8 + SmoothedArray [7:0] $end
$scope begin reduced_process $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0xxxxxx +
b0 *
b0 )
b0 (
b0 '
bx &
1%
bx $
x#
0"
b0xxxxxx !
$end
#1
b0 !
b0 +
1"
#2
0"
1#
0%
b0 $
b0 &
#3
1"
#4
0"
b1 $
b1 &
#5
b1 '
1"
#6
0"
b10 $
b10 &
#7
b10 '
b1 (
1"
#8
0"
b11 $
b11 &
#9
b11 '
b10 (
b1 )
1"
#10
0"
b100 $
b100 &
#11
b1 !
b1 +
b100 '
b11 (
b10 )
b1 *
1"
#12
0"
b101 $
b101 &
#13
b10 !
b10 +
b101 '
b100 (
b11 )
b10 *
1"
#14
0"
#15
b11 !
b11 +
b101 (
b100 )
b11 *
1"
#16
0"
#17
b100 !
b100 +
b101 )
b100 *
1"
#18
0"
