{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605108096291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605108096296 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toolflow EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"toolflow\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605108097086 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1605108097161 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1605108097161 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605108098451 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605108099327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605108099327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605108099327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605108099327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605108099327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605108099327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605108099327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605108099327 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605108099327 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605108099327 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 129889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605108099652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 129891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605108099652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 129893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605108099652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 129895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605108099652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 129897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605108099652 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605108099652 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605108099742 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1605108125309 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1605108132229 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605108132379 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_ALUCtrl\[0\] iInstAddr\[10\] " "Latch instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|o_ALUCtrl\[0\] is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605108133194 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605108133194 "|MIPS_Processor|iInstAddr[10]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1605108134814 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605108134814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605108134814 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         iCLK " "  20.000         iCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605108134814 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1605108134814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_nbit:PC\|dffTrue:\\G1:2:reg_n\|s_Q " "Destination node reg_nbit:PC\|dffTrue:\\G1:2:reg_n\|s_Q" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 15263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_nbit:PC\|dffTrue:\\G1:3:reg_n\|s_Q " "Destination node reg_nbit:PC\|dffTrue:\\G1:3:reg_n\|s_Q" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 15262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_nbit:PC\|dffTrue:\\G1:4:reg_n\|s_Q " "Destination node reg_nbit:PC\|dffTrue:\\G1:4:reg_n\|s_Q" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 15261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_nbit:PC\|dffTrue:\\G1:5:reg_n\|s_Q " "Destination node reg_nbit:PC\|dffTrue:\\G1:5:reg_n\|s_Q" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 15260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_nbit:PC\|dffTrue:\\G1:6:reg_n\|s_Q " "Destination node reg_nbit:PC\|dffTrue:\\G1:6:reg_n\|s_Q" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 15259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_nbit:PC\|dffTrue:\\G1:7:reg_n\|s_Q " "Destination node reg_nbit:PC\|dffTrue:\\G1:7:reg_n\|s_Q" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 15258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_nbit:PC\|dffTrue:\\G1:8:reg_n\|s_Q " "Destination node reg_nbit:PC\|dffTrue:\\G1:8:reg_n\|s_Q" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 15257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_nbit:PC\|dffTrue:\\G1:9:reg_n\|s_Q " "Destination node reg_nbit:PC\|dffTrue:\\G1:9:reg_n\|s_Q" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 15256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_nbit:PC\|dffTrue:\\G1:10:reg_n\|s_Q " "Destination node reg_nbit:PC\|dffTrue:\\G1:10:reg_n\|s_Q" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 15255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_nbit:PC\|dffTrue:\\G1:11:reg_n\|s_Q " "Destination node reg_nbit:PC\|dffTrue:\\G1:11:reg_n\|s_Q" {  } { { "../ModelSimWork/src/dffTrue.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/dffTrue.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 15254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605108147430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1605108147430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605108147430 ""}  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 129853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605108147430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|Mux14~1  " "Automatically promoted node instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|Mux14~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605108147455 ""}  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 105574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605108147455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|Mux19~1  " "Automatically promoted node instruction_decoder:instrDecode\|opcode_decrypt:opcode_setup\|Mux19~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605108147455 ""}  } { { "../ModelSimWork/src/opcode_decrypt.vhd" "" { Text "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/ModelSimWork/src/opcode_decrypt.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE381/cisbell_mgh_381/Proj-B/cpre381-toolflow-release/QuartusWork/" { { 0 { 0 ""} 0 127675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605108147455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605108158567 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605125000558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605125000573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605125000838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605125001268 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start 