#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May 19 15:26:08 2023
# Process ID: 4988
# Current directory: E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19624 E:\Formation_SAFRAN\Composant_FPGA\Doriane\TP03_FSM\TP3_FSM\TP3_FSM.xpr
# Log file: E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM/vivado.log
# Journal file: E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM\vivado.jou
# Running On: LAPTOP-4DJ15C90, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 2, Host memory: 6322 MB
#-----------------------------------------------------------
start_gui
open_project E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM/TP3_FSM.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM/tb_tp_fsm_behav.wcfg
source tb_compteur_de_cycle.tcl
close_sim
launch_simulation
open_wave_config E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM/tb_tp_fsm_behav.wcfg
source tb_compteur_de_cycle.tcl
save_wave_config {E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM/tb_tp_fsm_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM/tb_tp_fsm_behav.wcfg
source tb_compteur_de_cycle.tcl
close_sim
launch_simulation
open_wave_config E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM/tb_tp_fsm_behav.wcfg
source tb_compteur_de_cycle.tcl
save_wave_config {E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM/tb_tp_fsm_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/TP3_FSM/tb_tp_fsm_behav.wcfg
source tb_compteur_de_cycle.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
export_ip_user_files -of_objects  [get_files E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/Q3_compteur_de_cycle.vhd] -no_script -reset -force -quiet
remove_files  E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/Q3_compteur_de_cycle.vhd
export_ip_user_files -of_objects  [get_files E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/Tb_Q3_compteur_de_cycle.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/Tb_Q3_compteur_de_cycle.vhd
close_design
add_files -norecurse E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/tp_fsm.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Formation_SAFRAN/Composant_FPGA/Doriane/TP03_FSM/tb_tp_fsm.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_simulation
close_sim
