Test Case for RCA: 
`timescale 1ns/1ps

module testbench;
    reg A0, B0, C1, A1, B1, A2, B2, A3, B3;
    wire C4_RCA, S0_RCA, S1_RCA, S2_RCA, S3_RCA;

    RCA uut_RCA (.C4(C4_RCA), .S0(S0_RCA), .S1(S1_RCA), .S2(S2_RCA), .S3(S3_RCA), 
                 .A0(A0), .B0(B0), .C1(C1), .A1(A1), .B1(B1), .A2(A2), .B2(B2), .A3(A3), .B3(B3));

    initial begin
        $dumpfile("waveform.vcd"); 
        $dumpvars(0, testbench);

        $monitor("Time = %0d | A = %b%b%b%b, B = %b%b%b%b, Cin = %b | RCA Sum = %b%b%b%b, RCA Cout = %b", 
                 $time, A3, A2, A1, A0, B3, B2, B1, B0, C1, 
                 S3_RCA, S2_RCA, S1_RCA, S0_RCA, C4_RCA);

        
        A0 = 1; A1 = 1; A2 = 1; A3 = 0; 
        B0 = 0; B1 = 0; B2 = 1; B3 = 0;
        C1 = 0;                        
        #10;

     
        A0 = 1; A1 = 1; A2 = 1; A3 = 1; 
        B0 = 1; B1 = 1; B2 = 0; B3 = 0; 
        C1 = 0;
        #10;

        
        A0 = 0; A1 = 0; A2 = 0; A3 = 1; 
        B0 = 0; B1 = 0; B2 = 0; B3 = 1; 
        C1 = 1;                          
        #10;

        
        A0 = 1; A1 = 0; A2 = 0; A3 = 1; 
        B0 = 1; B1 = 1; B2 = 0; B3 = 1; 
        C1 = 0;
        #10;

        
        A0 = 1; A1 = 1; A2 = 1; A3 = 1; 
        B0 = 1; B1 = 0; B2 = 0; B3 = 0; 
        C1 = 0;
        #10;

        
        A0 = 0; A1 = 0; A2 = 0; A3 = 1; 
        B0 = 1; B1 = 1; B2 = 1; B3 = 0; 
        C1 = 0;
        #10;

        $finish;
    end
endmodule

