#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5628984cf4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56289859de80 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f1b96a1d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56289859a4d0_0 .net "clk", 0 0, o0x7f1b96a1d018;  0 drivers
o0x7f1b96a1d048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56289859ec00_0 .net "data_address", 31 0, o0x7f1b96a1d048;  0 drivers
o0x7f1b96a1d078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628985a3ec0_0 .net "data_read", 0 0, o0x7f1b96a1d078;  0 drivers
v0x5628985a41f0_0 .var "data_readdata", 31 0;
o0x7f1b96a1d0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628985a5300_0 .net "data_write", 0 0, o0x7f1b96a1d0d8;  0 drivers
o0x7f1b96a1d108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5628985a7320_0 .net "data_writedata", 31 0, o0x7f1b96a1d108;  0 drivers
S_0x562898578640 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f1b96a1d258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5628985be390_0 .net "instr_address", 31 0, o0x7f1b96a1d258;  0 drivers
v0x5628985be490_0 .var "instr_readdata", 31 0;
S_0x56289858af30 .scope module, "slt_tb" "slt_tb" 5 1;
 .timescale 0 0;
v0x5628985ccae0_0 .net "active", 0 0, L_0x5628985e6e40;  1 drivers
v0x5628985ccba0_0 .var "clk", 0 0;
v0x5628985ccc40_0 .var "clk_enable", 0 0;
v0x5628985ccd30_0 .net "data_address", 31 0, L_0x5628985e4a10;  1 drivers
v0x5628985ccdd0_0 .net "data_read", 0 0, L_0x5628985e2590;  1 drivers
v0x5628985ccec0_0 .var "data_readdata", 31 0;
v0x5628985ccf90_0 .net "data_write", 0 0, L_0x5628985e23b0;  1 drivers
v0x5628985cd060_0 .net "data_writedata", 31 0, L_0x5628985e4700;  1 drivers
v0x5628985cd130_0 .net "instr_address", 31 0, L_0x5628985e5d70;  1 drivers
v0x5628985cd290_0 .var "instr_readdata", 31 0;
v0x5628985cd330_0 .net "register_v0", 31 0, L_0x5628985e4690;  1 drivers
v0x5628985cd420_0 .var "reset", 0 0;
S_0x56289858b300 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x56289858af30;
 .timescale 0 0;
v0x5628985be660_0 .var "expected", 31 0;
v0x5628985be760_0 .var "funct", 5 0;
v0x5628985be840_0 .var "i", 4 0;
v0x5628985be900_0 .var "imm", 15 0;
v0x5628985be9e0_0 .var "imm_instr", 31 0;
v0x5628985beb10_0 .var "opcode", 5 0;
v0x5628985bebf0_0 .var "r_instr", 31 0;
v0x5628985becd0_0 .var "rd", 4 0;
v0x5628985bedb0_0 .var "rs", 4 0;
v0x5628985bee90_0 .var "rt", 4 0;
v0x5628985bef70_0 .var "shamt", 4 0;
v0x5628985bf050_0 .var "test", 31 0;
E_0x562898517b40 .event posedge, v0x5628985c0f80_0;
S_0x56289858b730 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x56289858af30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56289859a3b0 .functor OR 1, L_0x5628985ddd90, L_0x5628985de010, C4<0>, C4<0>;
L_0x562898504d80 .functor BUFZ 1, L_0x5628985dd7f0, C4<0>, C4<0>, C4<0>;
L_0x5628985a40d0 .functor BUFZ 1, L_0x5628985dd990, C4<0>, C4<0>, C4<0>;
L_0x5628985a5160 .functor BUFZ 1, L_0x5628985dd990, C4<0>, C4<0>, C4<0>;
L_0x5628985de550 .functor AND 1, L_0x5628985dd7f0, L_0x5628985de850, C4<1>, C4<1>;
L_0x5628985a7200 .functor OR 1, L_0x5628985de550, L_0x5628985de430, C4<0>, C4<0>;
L_0x562898548bf0 .functor OR 1, L_0x5628985a7200, L_0x5628985de660, C4<0>, C4<0>;
L_0x5628985deaf0 .functor OR 1, L_0x562898548bf0, L_0x5628985e0150, C4<0>, C4<0>;
L_0x5628985dec00 .functor OR 1, L_0x5628985deaf0, L_0x5628985df8b0, C4<0>, C4<0>;
L_0x5628985decc0 .functor BUFZ 1, L_0x5628985ddab0, C4<0>, C4<0>, C4<0>;
L_0x5628985df7a0 .functor AND 1, L_0x5628985df210, L_0x5628985df570, C4<1>, C4<1>;
L_0x5628985df8b0 .functor OR 1, L_0x5628985def10, L_0x5628985df7a0, C4<0>, C4<0>;
L_0x5628985e0150 .functor AND 1, L_0x5628985dfc80, L_0x5628985dff30, C4<1>, C4<1>;
L_0x5628985e0900 .functor OR 1, L_0x5628985e03a0, L_0x5628985e06c0, C4<0>, C4<0>;
L_0x5628985dfa10 .functor OR 1, L_0x5628985e0e70, L_0x5628985e1170, C4<0>, C4<0>;
L_0x5628985e1050 .functor AND 1, L_0x5628985e0b80, L_0x5628985dfa10, C4<1>, C4<1>;
L_0x5628985e1970 .functor OR 1, L_0x5628985e1600, L_0x5628985e1880, C4<0>, C4<0>;
L_0x5628985e1c70 .functor OR 1, L_0x5628985e1970, L_0x5628985e1a80, C4<0>, C4<0>;
L_0x5628985e1e20 .functor AND 1, L_0x5628985dd7f0, L_0x5628985e1c70, C4<1>, C4<1>;
L_0x5628985e1fd0 .functor AND 1, L_0x5628985dd7f0, L_0x5628985e1ee0, C4<1>, C4<1>;
L_0x5628985e22f0 .functor AND 1, L_0x5628985dd7f0, L_0x5628985e1d80, C4<1>, C4<1>;
L_0x5628985e2590 .functor BUFZ 1, L_0x5628985a40d0, C4<0>, C4<0>, C4<0>;
L_0x5628985e3220 .functor AND 1, L_0x5628985e6e40, L_0x5628985dec00, C4<1>, C4<1>;
L_0x5628985e3330 .functor OR 1, L_0x5628985df8b0, L_0x5628985e0150, C4<0>, C4<0>;
L_0x5628985e4700 .functor BUFZ 32, L_0x5628985e4580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5628985e47c0 .functor BUFZ 32, L_0x5628985e3510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5628985e4910 .functor BUFZ 32, L_0x5628985e4580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5628985e4a10 .functor BUFZ 32, v0x5628985c0010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5628985e5a10 .functor AND 1, v0x5628985ccc40_0, L_0x5628985e1e20, C4<1>, C4<1>;
L_0x5628985e5a80 .functor AND 1, L_0x5628985e5a10, v0x5628985c9c70_0, C4<1>, C4<1>;
L_0x5628985e5d70 .functor BUFZ 32, v0x5628985c1040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5628985e6e40 .functor BUFZ 1, v0x5628985c9c70_0, C4<0>, C4<0>, C4<0>;
L_0x5628985e6fc0 .functor AND 1, v0x5628985ccc40_0, v0x5628985c9c70_0, C4<1>, C4<1>;
v0x5628985c3d60_0 .net *"_ivl_100", 31 0, L_0x5628985dfa80;  1 drivers
L_0x7f1b969d4498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c3e60_0 .net *"_ivl_103", 25 0, L_0x7f1b969d4498;  1 drivers
L_0x7f1b969d44e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c3f40_0 .net/2u *"_ivl_104", 31 0, L_0x7f1b969d44e0;  1 drivers
v0x5628985c4000_0 .net *"_ivl_106", 0 0, L_0x5628985dfc80;  1 drivers
v0x5628985c40c0_0 .net *"_ivl_109", 5 0, L_0x5628985dfe90;  1 drivers
L_0x7f1b969d4528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5628985c41a0_0 .net/2u *"_ivl_110", 5 0, L_0x7f1b969d4528;  1 drivers
v0x5628985c4280_0 .net *"_ivl_112", 0 0, L_0x5628985dff30;  1 drivers
v0x5628985c4340_0 .net *"_ivl_116", 31 0, L_0x5628985e02b0;  1 drivers
L_0x7f1b969d4570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c4420_0 .net *"_ivl_119", 25 0, L_0x7f1b969d4570;  1 drivers
L_0x7f1b969d40a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5628985c4500_0 .net/2u *"_ivl_12", 5 0, L_0x7f1b969d40a8;  1 drivers
L_0x7f1b969d45b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5628985c45e0_0 .net/2u *"_ivl_120", 31 0, L_0x7f1b969d45b8;  1 drivers
v0x5628985c46c0_0 .net *"_ivl_122", 0 0, L_0x5628985e03a0;  1 drivers
v0x5628985c4780_0 .net *"_ivl_124", 31 0, L_0x5628985e05d0;  1 drivers
L_0x7f1b969d4600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c4860_0 .net *"_ivl_127", 25 0, L_0x7f1b969d4600;  1 drivers
L_0x7f1b969d4648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5628985c4940_0 .net/2u *"_ivl_128", 31 0, L_0x7f1b969d4648;  1 drivers
v0x5628985c4a20_0 .net *"_ivl_130", 0 0, L_0x5628985e06c0;  1 drivers
v0x5628985c4ae0_0 .net *"_ivl_134", 31 0, L_0x5628985e0a90;  1 drivers
L_0x7f1b969d4690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c4cd0_0 .net *"_ivl_137", 25 0, L_0x7f1b969d4690;  1 drivers
L_0x7f1b969d46d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c4db0_0 .net/2u *"_ivl_138", 31 0, L_0x7f1b969d46d8;  1 drivers
v0x5628985c4e90_0 .net *"_ivl_140", 0 0, L_0x5628985e0b80;  1 drivers
v0x5628985c4f50_0 .net *"_ivl_143", 5 0, L_0x5628985e0dd0;  1 drivers
L_0x7f1b969d4720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5628985c5030_0 .net/2u *"_ivl_144", 5 0, L_0x7f1b969d4720;  1 drivers
v0x5628985c5110_0 .net *"_ivl_146", 0 0, L_0x5628985e0e70;  1 drivers
v0x5628985c51d0_0 .net *"_ivl_149", 5 0, L_0x5628985e10d0;  1 drivers
L_0x7f1b969d4768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5628985c52b0_0 .net/2u *"_ivl_150", 5 0, L_0x7f1b969d4768;  1 drivers
v0x5628985c5390_0 .net *"_ivl_152", 0 0, L_0x5628985e1170;  1 drivers
v0x5628985c5450_0 .net *"_ivl_155", 0 0, L_0x5628985dfa10;  1 drivers
v0x5628985c5510_0 .net *"_ivl_159", 1 0, L_0x5628985e1510;  1 drivers
L_0x7f1b969d40f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5628985c55f0_0 .net/2u *"_ivl_16", 5 0, L_0x7f1b969d40f0;  1 drivers
L_0x7f1b969d47b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5628985c56d0_0 .net/2u *"_ivl_160", 1 0, L_0x7f1b969d47b0;  1 drivers
v0x5628985c57b0_0 .net *"_ivl_162", 0 0, L_0x5628985e1600;  1 drivers
L_0x7f1b969d47f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5628985c5870_0 .net/2u *"_ivl_164", 5 0, L_0x7f1b969d47f8;  1 drivers
v0x5628985c5950_0 .net *"_ivl_166", 0 0, L_0x5628985e1880;  1 drivers
v0x5628985c5c20_0 .net *"_ivl_169", 0 0, L_0x5628985e1970;  1 drivers
L_0x7f1b969d4840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5628985c5ce0_0 .net/2u *"_ivl_170", 5 0, L_0x7f1b969d4840;  1 drivers
v0x5628985c5dc0_0 .net *"_ivl_172", 0 0, L_0x5628985e1a80;  1 drivers
v0x5628985c5e80_0 .net *"_ivl_175", 0 0, L_0x5628985e1c70;  1 drivers
L_0x7f1b969d4888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5628985c5f40_0 .net/2u *"_ivl_178", 5 0, L_0x7f1b969d4888;  1 drivers
v0x5628985c6020_0 .net *"_ivl_180", 0 0, L_0x5628985e1ee0;  1 drivers
L_0x7f1b969d48d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5628985c60e0_0 .net/2u *"_ivl_184", 5 0, L_0x7f1b969d48d0;  1 drivers
v0x5628985c61c0_0 .net *"_ivl_186", 0 0, L_0x5628985e1d80;  1 drivers
L_0x7f1b969d4918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5628985c6280_0 .net/2u *"_ivl_190", 0 0, L_0x7f1b969d4918;  1 drivers
v0x5628985c6360_0 .net *"_ivl_20", 31 0, L_0x5628985ddc50;  1 drivers
L_0x7f1b969d4960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5628985c6440_0 .net/2u *"_ivl_200", 4 0, L_0x7f1b969d4960;  1 drivers
v0x5628985c6520_0 .net *"_ivl_203", 4 0, L_0x5628985e2ab0;  1 drivers
v0x5628985c6600_0 .net *"_ivl_205", 4 0, L_0x5628985e2cd0;  1 drivers
v0x5628985c66e0_0 .net *"_ivl_206", 4 0, L_0x5628985e2d70;  1 drivers
v0x5628985c67c0_0 .net *"_ivl_213", 0 0, L_0x5628985e3330;  1 drivers
L_0x7f1b969d49a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5628985c6880_0 .net/2u *"_ivl_214", 31 0, L_0x7f1b969d49a8;  1 drivers
v0x5628985c6960_0 .net *"_ivl_216", 31 0, L_0x5628985e3470;  1 drivers
v0x5628985c6a40_0 .net *"_ivl_218", 31 0, L_0x5628985e3720;  1 drivers
v0x5628985c6b20_0 .net *"_ivl_220", 31 0, L_0x5628985e38b0;  1 drivers
v0x5628985c6c00_0 .net *"_ivl_222", 31 0, L_0x5628985e3bf0;  1 drivers
L_0x7f1b969d4138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c6ce0_0 .net *"_ivl_23", 25 0, L_0x7f1b969d4138;  1 drivers
v0x5628985c6dc0_0 .net *"_ivl_235", 0 0, L_0x5628985e5a10;  1 drivers
L_0x7f1b969d4ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5628985c6e80_0 .net/2u *"_ivl_238", 31 0, L_0x7f1b969d4ac8;  1 drivers
L_0x7f1b969d4180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5628985c6f60_0 .net/2u *"_ivl_24", 31 0, L_0x7f1b969d4180;  1 drivers
v0x5628985c7040_0 .net *"_ivl_243", 15 0, L_0x5628985e5ed0;  1 drivers
v0x5628985c7120_0 .net *"_ivl_244", 17 0, L_0x5628985e6140;  1 drivers
L_0x7f1b969d4b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5628985c7200_0 .net *"_ivl_247", 1 0, L_0x7f1b969d4b10;  1 drivers
v0x5628985c72e0_0 .net *"_ivl_250", 15 0, L_0x5628985e6280;  1 drivers
L_0x7f1b969d4b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5628985c73c0_0 .net *"_ivl_252", 1 0, L_0x7f1b969d4b58;  1 drivers
v0x5628985c74a0_0 .net *"_ivl_255", 0 0, L_0x5628985e6690;  1 drivers
L_0x7f1b969d4ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5628985c7580_0 .net/2u *"_ivl_256", 13 0, L_0x7f1b969d4ba0;  1 drivers
L_0x7f1b969d4be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c7660_0 .net/2u *"_ivl_258", 13 0, L_0x7f1b969d4be8;  1 drivers
v0x5628985c7b50_0 .net *"_ivl_26", 0 0, L_0x5628985ddd90;  1 drivers
v0x5628985c7c10_0 .net *"_ivl_260", 13 0, L_0x5628985e6970;  1 drivers
v0x5628985c7cf0_0 .net *"_ivl_28", 31 0, L_0x5628985ddf20;  1 drivers
L_0x7f1b969d41c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c7dd0_0 .net *"_ivl_31", 25 0, L_0x7f1b969d41c8;  1 drivers
L_0x7f1b969d4210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5628985c7eb0_0 .net/2u *"_ivl_32", 31 0, L_0x7f1b969d4210;  1 drivers
v0x5628985c7f90_0 .net *"_ivl_34", 0 0, L_0x5628985de010;  1 drivers
v0x5628985c8050_0 .net *"_ivl_4", 31 0, L_0x5628985cd690;  1 drivers
v0x5628985c8130_0 .net *"_ivl_45", 2 0, L_0x5628985de300;  1 drivers
L_0x7f1b969d4258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5628985c8210_0 .net/2u *"_ivl_46", 2 0, L_0x7f1b969d4258;  1 drivers
v0x5628985c82f0_0 .net *"_ivl_51", 2 0, L_0x5628985de5c0;  1 drivers
L_0x7f1b969d42a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5628985c83d0_0 .net/2u *"_ivl_52", 2 0, L_0x7f1b969d42a0;  1 drivers
v0x5628985c84b0_0 .net *"_ivl_57", 0 0, L_0x5628985de850;  1 drivers
v0x5628985c8570_0 .net *"_ivl_59", 0 0, L_0x5628985de550;  1 drivers
v0x5628985c8630_0 .net *"_ivl_61", 0 0, L_0x5628985a7200;  1 drivers
v0x5628985c86f0_0 .net *"_ivl_63", 0 0, L_0x562898548bf0;  1 drivers
v0x5628985c87b0_0 .net *"_ivl_65", 0 0, L_0x5628985deaf0;  1 drivers
L_0x7f1b969d4018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c8870_0 .net *"_ivl_7", 25 0, L_0x7f1b969d4018;  1 drivers
v0x5628985c8950_0 .net *"_ivl_70", 31 0, L_0x5628985dede0;  1 drivers
L_0x7f1b969d42e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c8a30_0 .net *"_ivl_73", 25 0, L_0x7f1b969d42e8;  1 drivers
L_0x7f1b969d4330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5628985c8b10_0 .net/2u *"_ivl_74", 31 0, L_0x7f1b969d4330;  1 drivers
v0x5628985c8bf0_0 .net *"_ivl_76", 0 0, L_0x5628985def10;  1 drivers
v0x5628985c8cb0_0 .net *"_ivl_78", 31 0, L_0x5628985df080;  1 drivers
L_0x7f1b969d4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c8d90_0 .net/2u *"_ivl_8", 31 0, L_0x7f1b969d4060;  1 drivers
L_0x7f1b969d4378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c8e70_0 .net *"_ivl_81", 25 0, L_0x7f1b969d4378;  1 drivers
L_0x7f1b969d43c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5628985c8f50_0 .net/2u *"_ivl_82", 31 0, L_0x7f1b969d43c0;  1 drivers
v0x5628985c9030_0 .net *"_ivl_84", 0 0, L_0x5628985df210;  1 drivers
v0x5628985c90f0_0 .net *"_ivl_87", 0 0, L_0x5628985df380;  1 drivers
v0x5628985c91d0_0 .net *"_ivl_88", 31 0, L_0x5628985df120;  1 drivers
L_0x7f1b969d4408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985c92b0_0 .net *"_ivl_91", 30 0, L_0x7f1b969d4408;  1 drivers
L_0x7f1b969d4450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5628985c9390_0 .net/2u *"_ivl_92", 31 0, L_0x7f1b969d4450;  1 drivers
v0x5628985c9470_0 .net *"_ivl_94", 0 0, L_0x5628985df570;  1 drivers
v0x5628985c9530_0 .net *"_ivl_97", 0 0, L_0x5628985df7a0;  1 drivers
v0x5628985c95f0_0 .net "active", 0 0, L_0x5628985e6e40;  alias, 1 drivers
v0x5628985c96b0_0 .net "alu_op1", 31 0, L_0x5628985e47c0;  1 drivers
v0x5628985c9770_0 .net "alu_op2", 31 0, L_0x5628985e4910;  1 drivers
v0x5628985c9830_0 .net "alui_instr", 0 0, L_0x5628985de430;  1 drivers
v0x5628985c98f0_0 .net "b_flag", 0 0, v0x5628985bfb40_0;  1 drivers
v0x5628985c9990_0 .net "b_imm", 17 0, L_0x5628985e6550;  1 drivers
v0x5628985c9a50_0 .net "b_offset", 31 0, L_0x5628985e6b00;  1 drivers
v0x5628985c9b30_0 .net "clk", 0 0, v0x5628985ccba0_0;  1 drivers
v0x5628985c9bd0_0 .net "clk_enable", 0 0, v0x5628985ccc40_0;  1 drivers
v0x5628985c9c70_0 .var "cpu_active", 0 0;
v0x5628985c9d10_0 .net "curr_addr", 31 0, v0x5628985c1040_0;  1 drivers
v0x5628985c9e00_0 .net "curr_addr_p4", 31 0, L_0x5628985e5cd0;  1 drivers
v0x5628985c9ec0_0 .net "data_address", 31 0, L_0x5628985e4a10;  alias, 1 drivers
v0x5628985c9fa0_0 .net "data_read", 0 0, L_0x5628985e2590;  alias, 1 drivers
v0x5628985ca060_0 .net "data_readdata", 31 0, v0x5628985ccec0_0;  1 drivers
v0x5628985ca140_0 .net "data_write", 0 0, L_0x5628985e23b0;  alias, 1 drivers
v0x5628985ca200_0 .net "data_writedata", 31 0, L_0x5628985e4700;  alias, 1 drivers
v0x5628985ca2e0_0 .net "funct_code", 5 0, L_0x5628985cd560;  1 drivers
v0x5628985ca3c0_0 .net "hi_out", 31 0, v0x5628985c1700_0;  1 drivers
v0x5628985ca4b0_0 .net "hl_reg_enable", 0 0, L_0x5628985e5a80;  1 drivers
v0x5628985ca550_0 .net "instr_address", 31 0, L_0x5628985e5d70;  alias, 1 drivers
v0x5628985ca610_0 .net "instr_opcode", 5 0, L_0x5628985cd4c0;  1 drivers
v0x5628985ca6f0_0 .net "instr_readdata", 31 0, v0x5628985cd290_0;  1 drivers
v0x5628985ca7b0_0 .net "j_imm", 0 0, L_0x5628985e0900;  1 drivers
v0x5628985ca850_0 .net "j_reg", 0 0, L_0x5628985e1050;  1 drivers
v0x5628985ca910_0 .net "l_type", 0 0, L_0x5628985de660;  1 drivers
v0x5628985ca9d0_0 .net "link_const", 0 0, L_0x5628985df8b0;  1 drivers
v0x5628985caa90_0 .net "link_reg", 0 0, L_0x5628985e0150;  1 drivers
v0x5628985cab50_0 .net "lo_out", 31 0, v0x5628985c1f50_0;  1 drivers
v0x5628985cac40_0 .net "lw", 0 0, L_0x5628985dd990;  1 drivers
v0x5628985cace0_0 .net "mem_read", 0 0, L_0x5628985a40d0;  1 drivers
v0x5628985cada0_0 .net "mem_to_reg", 0 0, L_0x5628985a5160;  1 drivers
v0x5628985cb670_0 .net "mem_write", 0 0, L_0x5628985decc0;  1 drivers
v0x5628985cb730_0 .net "memaddroffset", 31 0, v0x5628985c0010_0;  1 drivers
v0x5628985cb820_0 .net "mfhi", 0 0, L_0x5628985e1fd0;  1 drivers
v0x5628985cb8c0_0 .net "mflo", 0 0, L_0x5628985e22f0;  1 drivers
v0x5628985cb980_0 .net "movefrom", 0 0, L_0x56289859a3b0;  1 drivers
v0x5628985cba40_0 .net "muldiv", 0 0, L_0x5628985e1e20;  1 drivers
v0x5628985cbb00_0 .var "next_instr_addr", 31 0;
v0x5628985cbbf0_0 .net "pc_enable", 0 0, L_0x5628985e6fc0;  1 drivers
v0x5628985cbcc0_0 .net "r_format", 0 0, L_0x5628985dd7f0;  1 drivers
v0x5628985cbd60_0 .net "reg_a_read_data", 31 0, L_0x5628985e3510;  1 drivers
v0x5628985cbe30_0 .net "reg_a_read_index", 4 0, L_0x5628985e2760;  1 drivers
v0x5628985cbf00_0 .net "reg_b_read_data", 31 0, L_0x5628985e4580;  1 drivers
v0x5628985cbfd0_0 .net "reg_b_read_index", 4 0, L_0x5628985e29c0;  1 drivers
v0x5628985cc0a0_0 .net "reg_dst", 0 0, L_0x562898504d80;  1 drivers
v0x5628985cc140_0 .net "reg_write", 0 0, L_0x5628985dec00;  1 drivers
v0x5628985cc200_0 .net "reg_write_data", 31 0, L_0x5628985e3d80;  1 drivers
v0x5628985cc2f0_0 .net "reg_write_enable", 0 0, L_0x5628985e3220;  1 drivers
v0x5628985cc3c0_0 .net "reg_write_index", 4 0, L_0x5628985e3090;  1 drivers
v0x5628985cc490_0 .net "register_v0", 31 0, L_0x5628985e4690;  alias, 1 drivers
v0x5628985cc560_0 .net "reset", 0 0, v0x5628985cd420_0;  1 drivers
v0x5628985cc690_0 .net "result", 31 0, v0x5628985c0470_0;  1 drivers
v0x5628985cc760_0 .net "result_hi", 31 0, v0x5628985bfd70_0;  1 drivers
v0x5628985cc800_0 .net "result_lo", 31 0, v0x5628985bff30_0;  1 drivers
v0x5628985cc8a0_0 .net "sw", 0 0, L_0x5628985ddab0;  1 drivers
E_0x562898519600/0 .event anyedge, v0x5628985bfb40_0, v0x5628985c9e00_0, v0x5628985c9a50_0, v0x5628985ca7b0_0;
E_0x562898519600/1 .event anyedge, v0x5628985bfe50_0, v0x5628985ca850_0, v0x5628985c2d40_0;
E_0x562898519600 .event/or E_0x562898519600/0, E_0x562898519600/1;
L_0x5628985cd4c0 .part v0x5628985cd290_0, 26, 6;
L_0x5628985cd560 .part v0x5628985cd290_0, 0, 6;
L_0x5628985cd690 .concat [ 6 26 0 0], L_0x5628985cd4c0, L_0x7f1b969d4018;
L_0x5628985dd7f0 .cmp/eq 32, L_0x5628985cd690, L_0x7f1b969d4060;
L_0x5628985dd990 .cmp/eq 6, L_0x5628985cd4c0, L_0x7f1b969d40a8;
L_0x5628985ddab0 .cmp/eq 6, L_0x5628985cd4c0, L_0x7f1b969d40f0;
L_0x5628985ddc50 .concat [ 6 26 0 0], L_0x5628985cd4c0, L_0x7f1b969d4138;
L_0x5628985ddd90 .cmp/eq 32, L_0x5628985ddc50, L_0x7f1b969d4180;
L_0x5628985ddf20 .concat [ 6 26 0 0], L_0x5628985cd4c0, L_0x7f1b969d41c8;
L_0x5628985de010 .cmp/eq 32, L_0x5628985ddf20, L_0x7f1b969d4210;
L_0x5628985de300 .part L_0x5628985cd4c0, 3, 3;
L_0x5628985de430 .cmp/eq 3, L_0x5628985de300, L_0x7f1b969d4258;
L_0x5628985de5c0 .part L_0x5628985cd4c0, 3, 3;
L_0x5628985de660 .cmp/eq 3, L_0x5628985de5c0, L_0x7f1b969d42a0;
L_0x5628985de850 .reduce/nor L_0x5628985e1e20;
L_0x5628985dede0 .concat [ 6 26 0 0], L_0x5628985cd4c0, L_0x7f1b969d42e8;
L_0x5628985def10 .cmp/eq 32, L_0x5628985dede0, L_0x7f1b969d4330;
L_0x5628985df080 .concat [ 6 26 0 0], L_0x5628985cd4c0, L_0x7f1b969d4378;
L_0x5628985df210 .cmp/eq 32, L_0x5628985df080, L_0x7f1b969d43c0;
L_0x5628985df380 .part v0x5628985cd290_0, 20, 1;
L_0x5628985df120 .concat [ 1 31 0 0], L_0x5628985df380, L_0x7f1b969d4408;
L_0x5628985df570 .cmp/eq 32, L_0x5628985df120, L_0x7f1b969d4450;
L_0x5628985dfa80 .concat [ 6 26 0 0], L_0x5628985cd4c0, L_0x7f1b969d4498;
L_0x5628985dfc80 .cmp/eq 32, L_0x5628985dfa80, L_0x7f1b969d44e0;
L_0x5628985dfe90 .part v0x5628985cd290_0, 0, 6;
L_0x5628985dff30 .cmp/eq 6, L_0x5628985dfe90, L_0x7f1b969d4528;
L_0x5628985e02b0 .concat [ 6 26 0 0], L_0x5628985cd4c0, L_0x7f1b969d4570;
L_0x5628985e03a0 .cmp/eq 32, L_0x5628985e02b0, L_0x7f1b969d45b8;
L_0x5628985e05d0 .concat [ 6 26 0 0], L_0x5628985cd4c0, L_0x7f1b969d4600;
L_0x5628985e06c0 .cmp/eq 32, L_0x5628985e05d0, L_0x7f1b969d4648;
L_0x5628985e0a90 .concat [ 6 26 0 0], L_0x5628985cd4c0, L_0x7f1b969d4690;
L_0x5628985e0b80 .cmp/eq 32, L_0x5628985e0a90, L_0x7f1b969d46d8;
L_0x5628985e0dd0 .part v0x5628985cd290_0, 0, 6;
L_0x5628985e0e70 .cmp/eq 6, L_0x5628985e0dd0, L_0x7f1b969d4720;
L_0x5628985e10d0 .part v0x5628985cd290_0, 0, 6;
L_0x5628985e1170 .cmp/eq 6, L_0x5628985e10d0, L_0x7f1b969d4768;
L_0x5628985e1510 .part L_0x5628985cd560, 3, 2;
L_0x5628985e1600 .cmp/eq 2, L_0x5628985e1510, L_0x7f1b969d47b0;
L_0x5628985e1880 .cmp/eq 6, L_0x5628985cd560, L_0x7f1b969d47f8;
L_0x5628985e1a80 .cmp/eq 6, L_0x5628985cd560, L_0x7f1b969d4840;
L_0x5628985e1ee0 .cmp/eq 6, L_0x5628985cd560, L_0x7f1b969d4888;
L_0x5628985e1d80 .cmp/eq 6, L_0x5628985cd560, L_0x7f1b969d48d0;
L_0x5628985e23b0 .functor MUXZ 1, L_0x7f1b969d4918, L_0x5628985decc0, L_0x5628985e6e40, C4<>;
L_0x5628985e2760 .part v0x5628985cd290_0, 21, 5;
L_0x5628985e29c0 .part v0x5628985cd290_0, 16, 5;
L_0x5628985e2ab0 .part v0x5628985cd290_0, 11, 5;
L_0x5628985e2cd0 .part v0x5628985cd290_0, 16, 5;
L_0x5628985e2d70 .functor MUXZ 5, L_0x5628985e2cd0, L_0x5628985e2ab0, L_0x562898504d80, C4<>;
L_0x5628985e3090 .functor MUXZ 5, L_0x5628985e2d70, L_0x7f1b969d4960, L_0x5628985df8b0, C4<>;
L_0x5628985e3470 .arith/sum 32, L_0x5628985e5cd0, L_0x7f1b969d49a8;
L_0x5628985e3720 .functor MUXZ 32, v0x5628985c0470_0, v0x5628985ccec0_0, L_0x5628985a5160, C4<>;
L_0x5628985e38b0 .functor MUXZ 32, L_0x5628985e3720, v0x5628985c1f50_0, L_0x5628985e22f0, C4<>;
L_0x5628985e3bf0 .functor MUXZ 32, L_0x5628985e38b0, v0x5628985c1700_0, L_0x5628985e1fd0, C4<>;
L_0x5628985e3d80 .functor MUXZ 32, L_0x5628985e3bf0, L_0x5628985e3470, L_0x5628985e3330, C4<>;
L_0x5628985e5cd0 .arith/sum 32, v0x5628985c1040_0, L_0x7f1b969d4ac8;
L_0x5628985e5ed0 .part v0x5628985cd290_0, 0, 16;
L_0x5628985e6140 .concat [ 16 2 0 0], L_0x5628985e5ed0, L_0x7f1b969d4b10;
L_0x5628985e6280 .part L_0x5628985e6140, 0, 16;
L_0x5628985e6550 .concat [ 2 16 0 0], L_0x7f1b969d4b58, L_0x5628985e6280;
L_0x5628985e6690 .part L_0x5628985e6550, 17, 1;
L_0x5628985e6970 .functor MUXZ 14, L_0x7f1b969d4be8, L_0x7f1b969d4ba0, L_0x5628985e6690, C4<>;
L_0x5628985e6b00 .concat [ 18 14 0 0], L_0x5628985e6550, L_0x5628985e6970;
S_0x56289859dab0 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x56289858b730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5628985bf4d0_0 .net *"_ivl_10", 15 0, L_0x5628985e53d0;  1 drivers
L_0x7f1b969d4a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628985bf5d0_0 .net/2u *"_ivl_14", 15 0, L_0x7f1b969d4a80;  1 drivers
v0x5628985bf6b0_0 .net *"_ivl_17", 15 0, L_0x5628985e5640;  1 drivers
v0x5628985bf770_0 .net *"_ivl_5", 0 0, L_0x5628985e4cb0;  1 drivers
v0x5628985bf850_0 .net *"_ivl_6", 15 0, L_0x5628985e4d50;  1 drivers
v0x5628985bf980_0 .net *"_ivl_9", 15 0, L_0x5628985e5120;  1 drivers
v0x5628985bfa60_0 .net "addr_rt", 4 0, L_0x5628985e5970;  1 drivers
v0x5628985bfb40_0 .var "b_flag", 0 0;
v0x5628985bfc00_0 .net "funct", 5 0, L_0x5628985e4c10;  1 drivers
v0x5628985bfd70_0 .var "hi", 31 0;
v0x5628985bfe50_0 .net "instructionword", 31 0, v0x5628985cd290_0;  alias, 1 drivers
v0x5628985bff30_0 .var "lo", 31 0;
v0x5628985c0010_0 .var "memaddroffset", 31 0;
v0x5628985c00f0_0 .var "multresult", 63 0;
v0x5628985c01d0_0 .net "op1", 31 0, L_0x5628985e47c0;  alias, 1 drivers
v0x5628985c02b0_0 .net "op2", 31 0, L_0x5628985e4910;  alias, 1 drivers
v0x5628985c0390_0 .net "opcode", 5 0, L_0x5628985e4b70;  1 drivers
v0x5628985c0470_0 .var "result", 31 0;
v0x5628985c0550_0 .net "shamt", 4 0, L_0x5628985e5870;  1 drivers
v0x5628985c0630_0 .net/s "sign_op1", 31 0, L_0x5628985e47c0;  alias, 1 drivers
v0x5628985c06f0_0 .net/s "sign_op2", 31 0, L_0x5628985e4910;  alias, 1 drivers
v0x5628985c0790_0 .net "simmediatedata", 31 0, L_0x5628985e54b0;  1 drivers
v0x5628985c0850_0 .net "simmediatedatas", 31 0, L_0x5628985e54b0;  alias, 1 drivers
v0x5628985c0910_0 .net "uimmediatedata", 31 0, L_0x5628985e5730;  1 drivers
v0x5628985c09d0_0 .net "unsign_op1", 31 0, L_0x5628985e47c0;  alias, 1 drivers
v0x5628985c0a90_0 .net "unsign_op2", 31 0, L_0x5628985e4910;  alias, 1 drivers
v0x5628985c0ba0_0 .var "unsigned_result", 31 0;
E_0x5628984f17b0/0 .event anyedge, v0x5628985c0390_0, v0x5628985bfc00_0, v0x5628985c02b0_0, v0x5628985c0550_0;
E_0x5628984f17b0/1 .event anyedge, v0x5628985c01d0_0, v0x5628985c00f0_0, v0x5628985bfa60_0, v0x5628985c0790_0;
E_0x5628984f17b0/2 .event anyedge, v0x5628985c0910_0, v0x5628985c0ba0_0;
E_0x5628984f17b0 .event/or E_0x5628984f17b0/0, E_0x5628984f17b0/1, E_0x5628984f17b0/2;
L_0x5628985e4b70 .part v0x5628985cd290_0, 26, 6;
L_0x5628985e4c10 .part v0x5628985cd290_0, 0, 6;
L_0x5628985e4cb0 .part v0x5628985cd290_0, 15, 1;
LS_0x5628985e4d50_0_0 .concat [ 1 1 1 1], L_0x5628985e4cb0, L_0x5628985e4cb0, L_0x5628985e4cb0, L_0x5628985e4cb0;
LS_0x5628985e4d50_0_4 .concat [ 1 1 1 1], L_0x5628985e4cb0, L_0x5628985e4cb0, L_0x5628985e4cb0, L_0x5628985e4cb0;
LS_0x5628985e4d50_0_8 .concat [ 1 1 1 1], L_0x5628985e4cb0, L_0x5628985e4cb0, L_0x5628985e4cb0, L_0x5628985e4cb0;
LS_0x5628985e4d50_0_12 .concat [ 1 1 1 1], L_0x5628985e4cb0, L_0x5628985e4cb0, L_0x5628985e4cb0, L_0x5628985e4cb0;
L_0x5628985e4d50 .concat [ 4 4 4 4], LS_0x5628985e4d50_0_0, LS_0x5628985e4d50_0_4, LS_0x5628985e4d50_0_8, LS_0x5628985e4d50_0_12;
L_0x5628985e5120 .part v0x5628985cd290_0, 0, 16;
L_0x5628985e53d0 .concat [ 16 0 0 0], L_0x5628985e5120;
L_0x5628985e54b0 .concat [ 16 16 0 0], L_0x5628985e53d0, L_0x5628985e4d50;
L_0x5628985e5640 .part v0x5628985cd290_0, 0, 16;
L_0x5628985e5730 .concat [ 16 16 0 0], L_0x5628985e5640, L_0x7f1b969d4a80;
L_0x5628985e5870 .part v0x5628985cd290_0, 6, 5;
L_0x5628985e5970 .part v0x5628985cd290_0, 16, 5;
S_0x5628985c0dd0 .scope module, "cpu_pc" "pc" 6 234, 8 1 0, S_0x56289858b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5628985c0f80_0 .net "clk", 0 0, v0x5628985ccba0_0;  alias, 1 drivers
v0x5628985c1040_0 .var "curr_addr", 31 0;
v0x5628985c1120_0 .net "enable", 0 0, L_0x5628985e6fc0;  alias, 1 drivers
v0x5628985c11c0_0 .net "next_addr", 31 0, v0x5628985cbb00_0;  1 drivers
v0x5628985c12a0_0 .net "reset", 0 0, v0x5628985cd420_0;  alias, 1 drivers
S_0x5628985c1450 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x56289858b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5628985c1630_0 .net "clk", 0 0, v0x5628985ccba0_0;  alias, 1 drivers
v0x5628985c1700_0 .var "data", 31 0;
v0x5628985c17c0_0 .net "data_in", 31 0, v0x5628985bfd70_0;  alias, 1 drivers
v0x5628985c18c0_0 .net "data_out", 31 0, v0x5628985c1700_0;  alias, 1 drivers
v0x5628985c1980_0 .net "enable", 0 0, L_0x5628985e5a80;  alias, 1 drivers
v0x5628985c1a90_0 .net "reset", 0 0, v0x5628985cd420_0;  alias, 1 drivers
S_0x5628985c1be0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x56289858b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5628985c1e40_0 .net "clk", 0 0, v0x5628985ccba0_0;  alias, 1 drivers
v0x5628985c1f50_0 .var "data", 31 0;
v0x5628985c2030_0 .net "data_in", 31 0, v0x5628985bff30_0;  alias, 1 drivers
v0x5628985c2100_0 .net "data_out", 31 0, v0x5628985c1f50_0;  alias, 1 drivers
v0x5628985c21c0_0 .net "enable", 0 0, L_0x5628985e5a80;  alias, 1 drivers
v0x5628985c22b0_0 .net "reset", 0 0, v0x5628985cd420_0;  alias, 1 drivers
S_0x5628985c2420 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x56289858b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5628985e3510 .functor BUFZ 32, L_0x5628985e4120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5628985e4580 .functor BUFZ 32, L_0x5628985e43a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5628985c31a0_2 .array/port v0x5628985c31a0, 2;
L_0x5628985e4690 .functor BUFZ 32, v0x5628985c31a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5628985c2650_0 .net *"_ivl_0", 31 0, L_0x5628985e4120;  1 drivers
v0x5628985c2750_0 .net *"_ivl_10", 6 0, L_0x5628985e4440;  1 drivers
L_0x7f1b969d4a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5628985c2830_0 .net *"_ivl_13", 1 0, L_0x7f1b969d4a38;  1 drivers
v0x5628985c28f0_0 .net *"_ivl_2", 6 0, L_0x5628985e41c0;  1 drivers
L_0x7f1b969d49f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5628985c29d0_0 .net *"_ivl_5", 1 0, L_0x7f1b969d49f0;  1 drivers
v0x5628985c2b00_0 .net *"_ivl_8", 31 0, L_0x5628985e43a0;  1 drivers
v0x5628985c2be0_0 .net "r_clk", 0 0, v0x5628985ccba0_0;  alias, 1 drivers
v0x5628985c2c80_0 .net "r_clk_enable", 0 0, v0x5628985ccc40_0;  alias, 1 drivers
v0x5628985c2d40_0 .net "read_data1", 31 0, L_0x5628985e3510;  alias, 1 drivers
v0x5628985c2e20_0 .net "read_data2", 31 0, L_0x5628985e4580;  alias, 1 drivers
v0x5628985c2f00_0 .net "read_reg1", 4 0, L_0x5628985e2760;  alias, 1 drivers
v0x5628985c2fe0_0 .net "read_reg2", 4 0, L_0x5628985e29c0;  alias, 1 drivers
v0x5628985c30c0_0 .net "register_v0", 31 0, L_0x5628985e4690;  alias, 1 drivers
v0x5628985c31a0 .array "registers", 0 31, 31 0;
v0x5628985c3770_0 .net "reset", 0 0, v0x5628985cd420_0;  alias, 1 drivers
v0x5628985c3810_0 .net "write_control", 0 0, L_0x5628985e3220;  alias, 1 drivers
v0x5628985c38d0_0 .net "write_data", 31 0, L_0x5628985e3d80;  alias, 1 drivers
v0x5628985c3ac0_0 .net "write_reg", 4 0, L_0x5628985e3090;  alias, 1 drivers
L_0x5628985e4120 .array/port v0x5628985c31a0, L_0x5628985e41c0;
L_0x5628985e41c0 .concat [ 5 2 0 0], L_0x5628985e2760, L_0x7f1b969d49f0;
L_0x5628985e43a0 .array/port v0x5628985c31a0, L_0x5628985e4440;
L_0x5628985e4440 .concat [ 5 2 0 0], L_0x5628985e29c0, L_0x7f1b969d4a38;
    .scope S_0x5628985c2420;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5628985c31a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5628985c2420;
T_1 ;
    %wait E_0x562898517b40;
    %load/vec4 v0x5628985c3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5628985c2c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5628985c3810_0;
    %load/vec4 v0x5628985c3ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5628985c38d0_0;
    %load/vec4 v0x5628985c3ac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5628985c31a0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56289859dab0;
T_2 ;
    %wait E_0x5628984f17b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
    %load/vec4 v0x5628985c0390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x5628985bfc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x5628985c06f0_0;
    %ix/getv 4, v0x5628985c0550_0;
    %shiftl 4;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x5628985c06f0_0;
    %ix/getv 4, v0x5628985c0550_0;
    %shiftr 4;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x5628985c06f0_0;
    %ix/getv 4, v0x5628985c0550_0;
    %shiftr/s 4;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x5628985c06f0_0;
    %load/vec4 v0x5628985c09d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x5628985c06f0_0;
    %load/vec4 v0x5628985c09d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x5628985c06f0_0;
    %load/vec4 v0x5628985c09d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x5628985c0630_0;
    %pad/s 64;
    %load/vec4 v0x5628985c06f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5628985c00f0_0, 0, 64;
    %load/vec4 v0x5628985c00f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5628985bfd70_0, 0, 32;
    %load/vec4 v0x5628985c00f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5628985bff30_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x5628985c09d0_0;
    %pad/u 64;
    %load/vec4 v0x5628985c0a90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5628985c00f0_0, 0, 64;
    %load/vec4 v0x5628985c00f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5628985bfd70_0, 0, 32;
    %load/vec4 v0x5628985c00f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5628985bff30_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c06f0_0;
    %mod/s;
    %store/vec4 v0x5628985bfd70_0, 0, 32;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c06f0_0;
    %div/s;
    %store/vec4 v0x5628985bff30_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0a90_0;
    %mod;
    %store/vec4 v0x5628985bfd70_0, 0, 32;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0a90_0;
    %div;
    %store/vec4 v0x5628985bff30_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x5628985c01d0_0;
    %store/vec4 v0x5628985bfd70_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x5628985c01d0_0;
    %store/vec4 v0x5628985bff30_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c06f0_0;
    %add;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0a90_0;
    %add;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0a90_0;
    %sub;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0a90_0;
    %and;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0a90_0;
    %or;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0a90_0;
    %xor;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0a90_0;
    %or;
    %inv;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c06f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0a90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x5628985bfa60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x5628985c0630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x5628985c0630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x5628985c0630_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x5628985c0630_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c06f0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c02b0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x5628985c0630_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x5628985c0630_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985bfb40_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c0790_0;
    %add;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0790_0;
    %add;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c0790_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0850_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0910_0;
    %and;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0910_0;
    %or;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5628985c09d0_0;
    %load/vec4 v0x5628985c0910_0;
    %xor;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x5628985c0910_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5628985c0ba0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c0790_0;
    %add;
    %store/vec4 v0x5628985c0010_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c0790_0;
    %add;
    %store/vec4 v0x5628985c0010_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c0790_0;
    %add;
    %store/vec4 v0x5628985c0010_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c0790_0;
    %add;
    %store/vec4 v0x5628985c0010_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c0790_0;
    %add;
    %store/vec4 v0x5628985c0010_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c0790_0;
    %add;
    %store/vec4 v0x5628985c0010_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c0790_0;
    %add;
    %store/vec4 v0x5628985c0010_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x5628985c0630_0;
    %load/vec4 v0x5628985c0790_0;
    %add;
    %store/vec4 v0x5628985c0010_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5628985c0ba0_0;
    %store/vec4 v0x5628985c0470_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5628985c1be0;
T_3 ;
    %wait E_0x562898517b40;
    %load/vec4 v0x5628985c22b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5628985c1f50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5628985c21c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5628985c2030_0;
    %assign/vec4 v0x5628985c1f50_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5628985c1450;
T_4 ;
    %wait E_0x562898517b40;
    %load/vec4 v0x5628985c1a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5628985c1700_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5628985c1980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5628985c17c0_0;
    %assign/vec4 v0x5628985c1700_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5628985c0dd0;
T_5 ;
    %wait E_0x562898517b40;
    %load/vec4 v0x5628985c12a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5628985c1040_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5628985c1120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5628985c11c0_0;
    %assign/vec4 v0x5628985c1040_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56289858b730;
T_6 ;
    %wait E_0x562898517b40;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x5628985cc560_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5628985ca6f0_0, v0x5628985c95f0_0, v0x5628985cc140_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5628985cbe30_0, v0x5628985cbfd0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5628985cbd60_0, v0x5628985cbf00_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5628985cc200_0, v0x5628985cc690_0, v0x5628985cc3c0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5628985cba40_0, v0x5628985cc800_0, v0x5628985cc760_0, v0x5628985cab50_0, v0x5628985ca3c0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x5628985c9d10_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x56289858b730;
T_7 ;
    %wait E_0x562898519600;
    %load/vec4 v0x5628985c98f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5628985c9e00_0;
    %load/vec4 v0x5628985c9a50_0;
    %add;
    %store/vec4 v0x5628985cbb00_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5628985ca7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5628985c9e00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5628985ca6f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5628985cbb00_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5628985ca850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5628985cbd60_0;
    %store/vec4 v0x5628985cbb00_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5628985c9e00_0;
    %store/vec4 v0x5628985cbb00_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56289858b730;
T_8 ;
    %wait E_0x562898517b40;
    %load/vec4 v0x5628985cc560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985c9c70_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5628985c9d10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5628985c9c70_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56289858af30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985ccba0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5628985ccba0_0;
    %inv;
    %store/vec4 v0x5628985ccba0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x56289858af30;
T_10 ;
    %fork t_1, S_0x56289858b300;
    %jmp t_0;
    .scope S_0x56289858b300;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985cd420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628985ccc40_0, 0, 1;
    %wait E_0x562898517b40;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628985cd420_0, 0, 1;
    %wait E_0x562898517b40;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5628985be840_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5628985ccec0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5628985beb10_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5628985bedb0_0, 0, 5;
    %load/vec4 v0x5628985be840_0;
    %store/vec4 v0x5628985bee90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5628985be900_0, 0, 16;
    %load/vec4 v0x5628985beb10_0;
    %load/vec4 v0x5628985bedb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5628985bee90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5628985be900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5628985be9e0_0, 0, 32;
    %load/vec4 v0x5628985be9e0_0;
    %store/vec4 v0x5628985cd290_0, 0, 32;
    %load/vec4 v0x5628985ccec0_0;
    %load/vec4 v0x5628985be840_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5628985ccec0_0, 0, 32;
    %wait E_0x562898517b40;
    %delay 2, 0;
    %load/vec4 v0x5628985ccf90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x5628985ccdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x5628985be840_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5628985be840_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5628985be840_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5628985beb10_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x5628985be760_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5628985bef70_0, 0, 5;
    %load/vec4 v0x5628985be840_0;
    %subi 1, 0, 5;
    %store/vec4 v0x5628985bedb0_0, 0, 5;
    %load/vec4 v0x5628985be840_0;
    %store/vec4 v0x5628985bee90_0, 0, 5;
    %load/vec4 v0x5628985be840_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5628985becd0_0, 0, 5;
    %load/vec4 v0x5628985beb10_0;
    %load/vec4 v0x5628985bedb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5628985bee90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5628985becd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5628985bef70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5628985be760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5628985bebf0_0, 0, 32;
    %load/vec4 v0x5628985bebf0_0;
    %store/vec4 v0x5628985cd290_0, 0, 32;
    %wait E_0x562898517b40;
    %delay 2, 0;
    %load/vec4 v0x5628985be840_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5628985be840_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5628985be840_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5628985bf050_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5628985beb10_0, 0, 6;
    %load/vec4 v0x5628985be840_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5628985bedb0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5628985bee90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5628985be900_0, 0, 16;
    %load/vec4 v0x5628985beb10_0;
    %load/vec4 v0x5628985bedb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5628985bee90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5628985be900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5628985be9e0_0, 0, 32;
    %load/vec4 v0x5628985be9e0_0;
    %store/vec4 v0x5628985cd290_0, 0, 32;
    %wait E_0x562898517b40;
    %delay 2, 0;
    %load/vec4 v0x5628985be840_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x5628985bf050_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x5628985bf050_0;
    %load/vec4 v0x5628985be840_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5628985be660_0, 0, 32;
    %load/vec4 v0x5628985bf050_0;
    %load/vec4 v0x5628985be840_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5628985bf050_0, 0, 32;
    %load/vec4 v0x5628985cd330_0;
    %load/vec4 v0x5628985be660_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5628985be660_0, v0x5628985cd330_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x5628985be840_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5628985be840_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56289858af30;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/slt_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
