

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_last_axi_write_tt'
================================================================
* Date:           Mon Jun 26 10:21:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- last_axi_write_tt  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.30>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 11 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln11_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln11"   --->   Operation 12 'read' 'trunc_ln11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln259_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln259"   --->   Operation 13 'read' 'zext_ln259_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tt_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tt"   --->   Operation 14 'read' 'tt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add405_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add405"   --->   Operation 15 'read' 'add405_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln259_cast = zext i35 %zext_ln259_read"   --->   Operation 16 'zext' 'zext_ln259_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %T_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 2048, void @empty_12, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %i_4"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body408"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i32 %i_4" [src/runge_kutta_45.cpp:260]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %T_BUS"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln259 = icmp_eq  i32 %i, i32 %add405_read" [src/runge_kutta_45.cpp:259]   --->   Operation 23 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%add_ln259 = add i32 %i, i32 1" [src/runge_kutta_45.cpp:259]   --->   Operation 24 'add' 'add_ln259' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %for.body408.split_ifconv, void %write_size.loopexit.exitStub" [src/runge_kutta_45.cpp:259]   --->   Operation 25 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_4_cast186 = zext i32 %i" [src/runge_kutta_45.cpp:260]   --->   Operation 26 'zext' 'i_4_cast186' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i85 %tt_loc_V, i64 0, i64 %i_4_cast186"   --->   Operation 27 'getelementptr' 'tt_loc_V_addr' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12 %tt_loc_V_addr"   --->   Operation 28 'load' 'p_Val2_s' <Predicate = (!icmp_ln259)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %i, i3 0" [src/runge_kutta_45.cpp:260]   --->   Operation 29 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln260_2 = zext i35 %shl_ln6" [src/runge_kutta_45.cpp:260]   --->   Operation 30 'zext' 'zext_ln260_2' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i32 %i" [src/runge_kutta_45.cpp:260]   --->   Operation 31 'trunc' 'trunc_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln260_2 = add i64 %zext_ln260_2, i64 %tt_read" [src/runge_kutta_45.cpp:260]   --->   Operation 32 'add' 'add_ln260_2' <Predicate = (!icmp_ln259)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln260 = add i64 %add_ln260_2, i64 %zext_ln259_cast" [src/runge_kutta_45.cpp:260]   --->   Operation 33 'add' 'add_ln260' <Predicate = (!icmp_ln259)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln260, i32 4, i32 63" [src/runge_kutta_45.cpp:260]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln259 = store i32 %add_ln259, i32 %i_4" [src/runge_kutta_45.cpp:259]   --->   Operation 35 'store' 'store_ln259' <Predicate = (!icmp_ln259)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12 %tt_loc_V_addr"   --->   Operation 36 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 4096> <RAM>
ST_2 : Operation 37 [1/1] (3.00ns)   --->   "%icmp_ln1086 = icmp_eq  i85 %p_Val2_s, i85 0"   --->   Operation 37 'icmp' 'icmp_ln1086' <Predicate = true> <Delay = 3.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %p_Val2_s, i32 84"   --->   Operation 38 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (4.12ns)   --->   "%tmp_V = sub i85 0, i85 %p_Val2_s"   --->   Operation 39 'sub' 'tmp_V' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.05ns)   --->   "%tmp_V_4 = select i1 %p_Result_10, i85 %tmp_V, i85 %p_Val2_s"   --->   Operation 40 'select' 'tmp_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i85.i32.i32, i85 %tmp_V_4, i32 21, i32 84"   --->   Operation 41 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1"   --->   Operation 42 'ctlz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%NZeros = trunc i64 %tmp_s"   --->   Operation 43 'trunc' 'NZeros' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.77ns)   --->   "%hitNonZero = icmp_eq  i64 %t, i64 0"   --->   Operation 44 'icmp' 'hitNonZero' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1267 = trunc i85 %tmp_V_4"   --->   Operation 45 'trunc' 'trunc_ln1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln1267, i43 8796093022207"   --->   Operation 46 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_11, i1 1"   --->   Operation 47 'ctlz' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1269 = trunc i64 %tmp_3"   --->   Operation 48 'trunc' 'trunc_ln1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.55ns)   --->   "%NZeros_4 = add i32 %trunc_ln1269, i32 %NZeros"   --->   Operation 49 'add' 'NZeros_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.69ns)   --->   "%NZeros_6 = select i1 %hitNonZero, i32 %NZeros_4, i32 %NZeros"   --->   Operation 50 'select' 'NZeros_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln1095 = sub i32 85, i32 %NZeros_6"   --->   Operation 51 'sub' 'sub_ln1095' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1095, i32 4294967243"   --->   Operation 52 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 53 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln1097 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 54 'icmp' 'icmp_ln1097' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %sub_ln1095"   --->   Operation 55 'trunc' 'trunc_ln1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.87ns)   --->   "%sub_ln1098 = sub i7 11, i7 %trunc_ln1098"   --->   Operation 56 'sub' 'sub_ln1098' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%zext_ln1098 = zext i7 %sub_ln1098"   --->   Operation 57 'zext' 'zext_ln1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%lshr_ln1098 = lshr i85 38685626227668133590597631, i85 %zext_ln1098"   --->   Operation 58 'lshr' 'lshr_ln1098' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%p_Result_s = and i85 %tmp_V_4, i85 %lshr_ln1098"   --->   Operation 59 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (3.04ns) (out node of the LUT)   --->   "%icmp_ln1098 = icmp_ne  i85 %p_Result_s, i85 0"   --->   Operation 60 'icmp' 'icmp_ln1098' <Predicate = true> <Delay = 3.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%a = and i1 %icmp_ln1097, i1 %icmp_ln1098"   --->   Operation 61 'and' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 62 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%xor_ln1100 = xor i1 %tmp_4, i1 1"   --->   Operation 63 'xor' 'xor_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i85.i32, i85 %tmp_V_4, i32 %lsb_index"   --->   Operation 64 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%and_ln1100 = and i1 %p_Result_7, i1 %xor_ln1100"   --->   Operation 65 'and' 'and_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%or_ln1100 = or i1 %and_ln1100, i1 %a"   --->   Operation 66 'or' 'or_ln1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1100_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1100"   --->   Operation 67 'bitconcatenate' 'or_ln1100_3' <Predicate = true> <Delay = 0.97>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln1105 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 68 'icmp' 'icmp_ln1105' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln1105 = add i32 %sub_ln1095, i32 4294967242"   --->   Operation 69 'add' 'add_ln1105' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1105 = zext i32 %add_ln1105"   --->   Operation 70 'zext' 'zext_ln1105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln1105 = lshr i85 %tmp_V_4, i85 %zext_ln1105"   --->   Operation 71 'lshr' 'lshr_ln1105' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.55ns)   --->   "%sub_ln1106 = sub i32 54, i32 %sub_ln1095"   --->   Operation 72 'sub' 'sub_ln1106' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1106 = zext i32 %sub_ln1106"   --->   Operation 73 'zext' 'zext_ln1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln1106 = shl i85 %tmp_V_4, i85 %zext_ln1106"   --->   Operation 74 'shl' 'shl_ln1106' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln1106 = trunc i85 %lshr_ln1105"   --->   Operation 75 'trunc' 'trunc_ln1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%trunc_ln1106_2 = trunc i85 %shl_ln1106"   --->   Operation 76 'trunc' 'trunc_ln1106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m = select i1 %icmp_ln1105, i64 %trunc_ln1106, i64 %trunc_ln1106_2"   --->   Operation 77 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1112 = zext i2 %or_ln1100_3"   --->   Operation 78 'zext' 'zext_ln1112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (4.67ns) (out node of the LUT)   --->   "%m_5 = add i64 %m, i64 %zext_ln1112"   --->   Operation 79 'add' 'm_5' <Predicate = true> <Delay = 4.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 80 'partselect' 'm_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%zext_ln1113 = zext i63 %m_8"   --->   Operation 81 'zext' 'zext_ln1113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54"   --->   Operation 82 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.69ns)   --->   "%select_ln1094 = select i1 %p_Result_8, i11 1023, i11 1022"   --->   Operation 83 'select' 'select_ln1094' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln1094 = trunc i32 %NZeros_6"   --->   Operation 84 'trunc' 'trunc_ln1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116 = sub i11 30, i11 %trunc_ln1094"   --->   Operation 85 'sub' 'sub_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1122 = add i11 %sub_ln1116, i11 %select_ln1094"   --->   Operation 86 'add' 'add_ln1122' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_10, i11 %add_ln1122"   --->   Operation 87 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%p_Result_12 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln1113, i12 %tmp_5, i32 52, i32 63"   --->   Operation 88 'partset' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%select_ln1086 = select i1 %icmp_ln1086, i64 0, i64 %p_Result_12"   --->   Operation 89 'select' 'select_ln1086' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln260_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln260, i3 0" [src/runge_kutta_45.cpp:260]   --->   Operation 90 'bitconcatenate' 'trunc_ln260_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%zext_ln260 = zext i64 %select_ln1086" [src/runge_kutta_45.cpp:260]   --->   Operation 91 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln260_1 = add i4 %trunc_ln11_read, i4 %trunc_ln260_1" [src/runge_kutta_45.cpp:260]   --->   Operation 92 'add' 'add_ln260_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i4 %add_ln260_1" [src/runge_kutta_45.cpp:260]   --->   Operation 93 'zext' 'zext_ln260_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (3.25ns)   --->   "%shl_ln260 = shl i16 255, i16 %zext_ln260_1" [src/runge_kutta_45.cpp:260]   --->   Operation 94 'shl' 'shl_ln260' <Predicate = true> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%shl_ln260_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln260_1, i3 0" [src/runge_kutta_45.cpp:260]   --->   Operation 95 'bitconcatenate' 'shl_ln260_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln260_1)   --->   "%zext_ln260_3 = zext i7 %shl_ln260_2" [src/runge_kutta_45.cpp:260]   --->   Operation 96 'zext' 'zext_ln260_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (4.59ns) (out node of the LUT)   --->   "%shl_ln260_1 = shl i128 %zext_ln260, i128 %zext_ln260_3" [src/runge_kutta_45.cpp:260]   --->   Operation 97 'shl' 'shl_ln260_1' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i60 %trunc_ln" [src/runge_kutta_45.cpp:260]   --->   Operation 98 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i128 %T_BUS, i64 %sext_ln260" [src/runge_kutta_45.cpp:260]   --->   Operation 99 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (36.5ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %T_BUS_addr, i32 1" [src/runge_kutta_45.cpp:260]   --->   Operation 100 'writereq' 'empty' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 101 [1/1] (36.5ns)   --->   "%write_ln260 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %T_BUS_addr, i128 %shl_ln260_1, i16 %shl_ln260" [src/runge_kutta_45.cpp:260]   --->   Operation 101 'write' 'write_ln260' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 102 [5/5] (36.5ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr" [src/runge_kutta_45.cpp:260]   --->   Operation 102 'writeresp' 'empty_59' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 103 [4/5] (36.5ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr" [src/runge_kutta_45.cpp:260]   --->   Operation 103 'writeresp' 'empty_59' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 104 [3/5] (36.5ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr" [src/runge_kutta_45.cpp:260]   --->   Operation 104 'writeresp' 'empty_59' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 105 [2/5] (36.5ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr" [src/runge_kutta_45.cpp:260]   --->   Operation 105 'writeresp' 'empty_59' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln259)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/runge_kutta_45.cpp:259]   --->   Operation 106 'specloopname' 'specloopname_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/5] (36.5ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr" [src/runge_kutta_45.cpp:260]   --->   Operation 107 'writeresp' 'empty_59' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.body408" [src/runge_kutta_45.cpp:259]   --->   Operation 108 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 5.31ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', src/runge_kutta_45.cpp:260) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln260_2', src/runge_kutta_45.cpp:260) [85]  (0 ns)
	'add' operation ('add_ln260', src/runge_kutta_45.cpp:260) [86]  (5.31 ns)

 <State 2>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('T_BUS_addr', src/runge_kutta_45.cpp:260) [96]  (0 ns)
	bus request operation ('empty', src/runge_kutta_45.cpp:260) on port 'T_BUS' (src/runge_kutta_45.cpp:260) [97]  (36.5 ns)

 <State 3>: 36.5ns
The critical path consists of the following:
	bus write operation ('write_ln260', src/runge_kutta_45.cpp:260) on port 'T_BUS' (src/runge_kutta_45.cpp:260) [98]  (36.5 ns)

 <State 4>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_59', src/runge_kutta_45.cpp:260) on port 'T_BUS' (src/runge_kutta_45.cpp:260) [99]  (36.5 ns)

 <State 5>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_59', src/runge_kutta_45.cpp:260) on port 'T_BUS' (src/runge_kutta_45.cpp:260) [99]  (36.5 ns)

 <State 6>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_59', src/runge_kutta_45.cpp:260) on port 'T_BUS' (src/runge_kutta_45.cpp:260) [99]  (36.5 ns)

 <State 7>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_59', src/runge_kutta_45.cpp:260) on port 'T_BUS' (src/runge_kutta_45.cpp:260) [99]  (36.5 ns)

 <State 8>: 36.5ns
The critical path consists of the following:
	bus response operation ('empty_59', src/runge_kutta_45.cpp:260) on port 'T_BUS' (src/runge_kutta_45.cpp:260) [99]  (36.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
