// Seed: 3519149822
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(*);
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd79,
    parameter id_4 = 32'd84
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  output logic [7:0] id_5;
  input wire _id_4;
  input wire id_3;
  input wire _id_2;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_1,
      id_1
  );
  inout wire id_1;
  assign id_5[id_4-1 : id_2] = id_1;
  assign id_5 = id_1;
  wire id_7 = id_4;
  supply0 id_8 = 1;
endmodule
