ModuleName shift_register_4bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 480 ,Y1: 120 ,X2: 480 ,Y2: 176
Edge X1: 240 ,Y1: 120 ,X2: 480 ,Y2: 120
Edge X1: 168 ,Y1: 120 ,X2: 240 ,Y2: 120
Edge X1: 240 ,Y1: 120 ,X2: 240 ,Y2: 176
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 480 ,Y1: 224 ,X2: 480 ,Y2: 264
Edge X1: 240 ,Y1: 264 ,X2: 480 ,Y2: 264
Edge X1: 176 ,Y1: 264 ,X2: 240 ,Y2: 264
Edge X1: 240 ,Y1: 224 ,X2: 240 ,Y2: 264
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 176 ,Y1: 208 ,X2: 240 ,Y2: 208
End
Branches
End
Wire Name: b4
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 648 ,Y1: 176 ,X2: 680 ,Y2: 176
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 192 ,X2: 480 ,Y2: 192
Edge X1: 464 ,Y1: 192 ,X2: 464 ,Y2: 296
Edge X1: 216 ,Y1: 296 ,X2: 464 ,Y2: 296
Edge X1: 216 ,Y1: 192 ,X2: 216 ,Y2: 296
Edge X1: 176 ,Y1: 296 ,X2: 216 ,Y2: 296
Edge X1: 216 ,Y1: 192 ,X2: 240 ,Y2: 192
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 416 ,Y1: 152 ,X2: 440 ,Y2: 152
Edge X1: 416 ,Y1: 152 ,X2: 416 ,Y2: 176
Edge X1: 408 ,Y1: 176 ,X2: 416 ,Y2: 176
Edge X1: 416 ,Y1: 176 ,X2: 440 ,Y2: 176
Edge X1: 440 ,Y1: 176 ,X2: 440 ,Y2: 208
Edge X1: 440 ,Y1: 208 ,X2: 480 ,Y2: 208
End
Branches
End
End
Ports
Port Left: 168 Top: 120 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 264 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 208 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 680 Top: 176 ,Orientation: 0
Portname: ten_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 176 Top: 296 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 440 Top: 152 ,Orientation: 0
Portname: one_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 264 Top: 168
Name: s0
LibraryName: (NoLibraryName)
IpName: register_4bit
SymbolParameters
End
Symbol Left: 504 Top: 168
Name: s1
LibraryName: (NoLibraryName)
IpName: register_4bit
SymbolParameters
End
End
Texts
End
Links
End
