
module up(
    clk,rst,out
    );
  output reg [7:0] out;
  input clk,rst;
  always @(posedge clk)
  if (rst)
     out <= 7'b0;
  else
    out<=out+1;
  
endmodule
