INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:39:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.773ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        6.117ns  (logic 2.067ns (33.788%)  route 4.050ns (66.212%))
  Logic Levels:           20  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2008, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X15Y166        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y166        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=20, routed)          0.365     1.089    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X16Y166        LUT4 (Prop_lut4_I0_O)        0.043     1.132 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.132    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.370 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.370    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.420 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.420    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.470 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.470    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.572 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[0]
                         net (fo=10, routed)          0.248     1.820    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_7
    SLICE_X17Y168        LUT3 (Prop_lut3_I1_O)        0.119     1.939 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10/O
                         net (fo=33, routed)          0.480     2.419    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_5
    SLICE_X18Y171        LUT6 (Prop_lut6_I5_O)        0.043     2.462 f  lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_3/O
                         net (fo=3, routed)           0.290     2.751    lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_3_n_0
    SLICE_X19Y169        LUT5 (Prop_lut5_I3_O)        0.043     2.794 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_22/O
                         net (fo=11, routed)          0.360     3.154    lsq1/handshake_lsq_lsq1_core/dataReg_reg[25]
    SLICE_X18Y170        LUT4 (Prop_lut4_I3_O)        0.043     3.197 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=10, routed)          0.108     3.305    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X18Y170        LUT6 (Prop_lut6_I0_O)        0.043     3.348 r  lsq1/handshake_lsq_lsq1_core/level4_c1[17]_i_3/O
                         net (fo=50, routed)          0.432     3.780    lsq1/handshake_lsq_lsq1_core/level4_c1[17]_i_3_n_0
    SLICE_X19Y171        LUT6 (Prop_lut6_I1_O)        0.043     3.823 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_2/O
                         net (fo=1, routed)           0.363     4.186    addf0/operator/ltOp_carry__1_0[2]
    SLICE_X16Y171        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     4.382 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.382    addf0/operator/ltOp_carry__0_n_0
    SLICE_X16Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.432 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.432    addf0/operator/ltOp_carry__1_n_0
    SLICE_X16Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.482 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.482    addf0/operator/ltOp_carry__2_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.604 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.195     4.799    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X19Y173        LUT6 (Prop_lut6_I5_O)        0.127     4.926 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.097     5.024    addf0/operator/p_1_in[0]
    SLICE_X18Y173        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277     5.301 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.360     5.660    addf0/operator/RightShifterComponent/O[1]
    SLICE_X19Y175        LUT4 (Prop_lut4_I0_O)        0.126     5.786 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.196     5.982    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X18Y176        LUT5 (Prop_lut5_I0_O)        0.043     6.025 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.262     6.287    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X18Y177        LUT3 (Prop_lut3_I1_O)        0.043     6.330 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.296     6.625    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X19Y178        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=2008, unset)         0.483     6.183    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y178        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X19Y178        FDRE (Setup_fdre_C_R)       -0.295     5.852    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                 -0.773    




