
kiera.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b54  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08002d10  08002d10  00012d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d88  08002d88  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002d88  08002d88  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d88  08002d88  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d88  08002d88  00012d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d8c  08002d8c  00012d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002d90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  2000000c  08002d9c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  08002d9c  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012b60  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000220a  00000000  00000000  00032b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00000320  00000000  00000000  00034da6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df0  00000000  00000000  000350c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d30  00000000  00000000  00035eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e5ea  00000000  00000000  00036be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e7a3  00000000  00000000  000651d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00118590  00000000  00000000  00073975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0018bf05  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000037a4  00000000  00000000  0018bf58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08002cf8 	.word	0x08002cf8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08002cf8 	.word	0x08002cf8

080001fc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80001fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000200:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000202:	2400      	movs	r4, #0
 8000204:	9405      	str	r4, [sp, #20]
 8000206:	9406      	str	r4, [sp, #24]
 8000208:	9407      	str	r4, [sp, #28]
 800020a:	9408      	str	r4, [sp, #32]
 800020c:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800020e:	4b4e      	ldr	r3, [pc, #312]	; (8000348 <_ZL12MX_GPIO_Initv+0x14c>)
 8000210:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000212:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000216:	64da      	str	r2, [r3, #76]	; 0x4c
 8000218:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800021a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800021e:	9200      	str	r2, [sp, #0]
 8000220:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000222:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000224:	f042 0201 	orr.w	r2, r2, #1
 8000228:	64da      	str	r2, [r3, #76]	; 0x4c
 800022a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800022c:	f002 0201 	and.w	r2, r2, #1
 8000230:	9201      	str	r2, [sp, #4]
 8000232:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000234:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000236:	f042 0204 	orr.w	r2, r2, #4
 800023a:	64da      	str	r2, [r3, #76]	; 0x4c
 800023c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800023e:	f002 0204 	and.w	r2, r2, #4
 8000242:	9202      	str	r2, [sp, #8]
 8000244:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000246:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000248:	f042 0202 	orr.w	r2, r2, #2
 800024c:	64da      	str	r2, [r3, #76]	; 0x4c
 800024e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000250:	f002 0202 	and.w	r2, r2, #2
 8000254:	9203      	str	r2, [sp, #12]
 8000256:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000258:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800025a:	f042 0208 	orr.w	r2, r2, #8
 800025e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000262:	f003 0308 	and.w	r3, r3, #8
 8000266:	9304      	str	r3, [sp, #16]
 8000268:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ControlLed4_Pin|ControlLed3_Pin|ControlLed2_Pin|ControlLed1_Pin, GPIO_PIN_RESET);
 800026a:	4e38      	ldr	r6, [pc, #224]	; (800034c <_ZL12MX_GPIO_Initv+0x150>)
 800026c:	4622      	mov	r2, r4
 800026e:	21f0      	movs	r1, #240	; 0xf0
 8000270:	4630      	mov	r0, r6
 8000272:	f001 f9df 	bl	8001634 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SW5_Pin */
  GPIO_InitStruct.Pin = SW5_Pin;
 8000276:	f04f 0802 	mov.w	r8, #2
 800027a:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800027e:	f44f 1588 	mov.w	r5, #1114112	; 0x110000
 8000282:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000284:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(SW5_GPIO_Port, &GPIO_InitStruct);
 8000286:	a905      	add	r1, sp, #20
 8000288:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800028c:	f001 f840 	bl	8001310 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000290:	27f0      	movs	r7, #240	; 0xf0
 8000292:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000294:	f8cd 8018 	str.w	r8, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000298:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800029a:	2303      	movs	r3, #3
 800029c:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800029e:	2305      	movs	r3, #5
 80002a0:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002a2:	a905      	add	r1, sp, #20
 80002a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002a8:	f001 f832 	bl	8001310 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 SW2_1_Pin SW2_2_Pin
                           SW2_3_Pin SW2_4_Pin SW3_Pin SW4_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|SW2_1_Pin|SW2_2_Pin
 80002ac:	f44f 637f 	mov.w	r3, #4080	; 0xff0
 80002b0:	9305      	str	r3, [sp, #20]
                          |SW2_3_Pin|SW2_4_Pin|SW3_Pin|SW4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002b2:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002b4:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002b6:	a905      	add	r1, sp, #20
 80002b8:	4825      	ldr	r0, [pc, #148]	; (8000350 <_ZL12MX_GPIO_Initv+0x154>)
 80002ba:	f001 f829 	bl	8001310 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_1_Pin SW1_2_Pin SW1_3_Pin SW1_4_Pin */
  GPIO_InitStruct.Pin = SW1_1_Pin|SW1_2_Pin|SW1_3_Pin|SW1_4_Pin;
 80002be:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80002c2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002c4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002c8:	a905      	add	r1, sp, #20
 80002ca:	4630      	mov	r0, r6
 80002cc:	f001 f820 	bl	8001310 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW6_Pin */
  GPIO_InitStruct.Pin = SW6_Pin;
 80002d0:	2304      	movs	r3, #4
 80002d2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002d4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002d6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(SW6_GPIO_Port, &GPIO_InitStruct);
 80002d8:	a905      	add	r1, sp, #20
 80002da:	481e      	ldr	r0, [pc, #120]	; (8000354 <_ZL12MX_GPIO_Initv+0x158>)
 80002dc:	f001 f818 	bl	8001310 <HAL_GPIO_Init>

  /*Configure GPIO pins : ControlLed4_Pin ControlLed3_Pin ControlLed2_Pin ControlLed1_Pin */
  GPIO_InitStruct.Pin = ControlLed4_Pin|ControlLed3_Pin|ControlLed2_Pin|ControlLed1_Pin;
 80002e0:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002e2:	2301      	movs	r3, #1
 80002e4:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e6:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002ea:	a905      	add	r1, sp, #20
 80002ec:	4630      	mov	r0, r6
 80002ee:	f001 f80f 	bl	8001310 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80002f2:	4622      	mov	r2, r4
 80002f4:	4621      	mov	r1, r4
 80002f6:	2007      	movs	r0, #7
 80002f8:	f000 ffe0 	bl	80012bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80002fc:	2007      	movs	r0, #7
 80002fe:	f000 fff9 	bl	80012f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000302:	4622      	mov	r2, r4
 8000304:	4621      	mov	r1, r4
 8000306:	2008      	movs	r0, #8
 8000308:	f000 ffd8 	bl	80012bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800030c:	2008      	movs	r0, #8
 800030e:	f000 fff1 	bl	80012f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000312:	4622      	mov	r2, r4
 8000314:	4621      	mov	r1, r4
 8000316:	200a      	movs	r0, #10
 8000318:	f000 ffd0 	bl	80012bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800031c:	200a      	movs	r0, #10
 800031e:	f000 ffe9 	bl	80012f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000322:	4622      	mov	r2, r4
 8000324:	4621      	mov	r1, r4
 8000326:	2017      	movs	r0, #23
 8000328:	f000 ffc8 	bl	80012bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800032c:	2017      	movs	r0, #23
 800032e:	f000 ffe1 	bl	80012f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000332:	4622      	mov	r2, r4
 8000334:	4621      	mov	r1, r4
 8000336:	2028      	movs	r0, #40	; 0x28
 8000338:	f000 ffc0 	bl	80012bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800033c:	2028      	movs	r0, #40	; 0x28
 800033e:	f000 ffd9 	bl	80012f4 <HAL_NVIC_EnableIRQ>

}
 8000342:	b00a      	add	sp, #40	; 0x28
 8000344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000348:	40021000 	.word	0x40021000
 800034c:	48000400 	.word	0x48000400
 8000350:	48000800 	.word	0x48000800
 8000354:	48000c00 	.word	0x48000c00

08000358 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000358:	b082      	sub	sp, #8
//	timer = HAL_GetTick();
	PUTM_CAN::Steering_Wheel_event scroll_state{};
 800035a:	2300      	movs	r3, #0
 800035c:	f8ad 3004 	strh.w	r3, [sp, #4]
 8000360:	f88d 3006 	strb.w	r3, [sp, #6]

	if (GPIO_Pin == SW3_Pin)
 8000364:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8000368:	d020      	beq.n	80003ac <HAL_GPIO_EXTI_Callback+0x54>
	{
		sw3_pressed = 1;
	} else if (GPIO_Pin == SW4_Pin)
 800036a:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800036e:	d022      	beq.n	80003b6 <HAL_GPIO_EXTI_Callback+0x5e>
	{
		sw4_pressed = 1;
	} else if (GPIO_Pin == SW5_Pin)
 8000370:	2802      	cmp	r0, #2
 8000372:	d024      	beq.n	80003be <HAL_GPIO_EXTI_Callback+0x66>
	{
		sw5_pressed = 1;
	} else if (GPIO_Pin == SW6_Pin)
 8000374:	2804      	cmp	r0, #4
 8000376:	d026      	beq.n	80003c6 <HAL_GPIO_EXTI_Callback+0x6e>
	{
		sw6_pressed = 1;
	} else {
		if (GPIO_Pin == SW1_1_Pin)
 8000378:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800037c:	d027      	beq.n	80003ce <HAL_GPIO_EXTI_Callback+0x76>
		{
			last_left_scroll_state = PUTM_CAN::scrollStates::scroll_1;
		} else if (GPIO_Pin == SW1_2_Pin)
 800037e:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8000382:	d02b      	beq.n	80003dc <HAL_GPIO_EXTI_Callback+0x84>
		{
			last_left_scroll_state = PUTM_CAN::scrollStates::scroll_2;
		} else if (GPIO_Pin == SW1_3_Pin)
 8000384:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8000388:	d02c      	beq.n	80003e4 <HAL_GPIO_EXTI_Callback+0x8c>
		{
			last_left_scroll_state = PUTM_CAN::scrollStates::scroll_3;
		} else if (GPIO_Pin == SW1_4_Pin)
 800038a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800038e:	d02d      	beq.n	80003ec <HAL_GPIO_EXTI_Callback+0x94>
		{
			last_left_scroll_state = PUTM_CAN::scrollStates::scroll_4;
		} else if (GPIO_Pin == SW2_1_Pin)
 8000390:	2840      	cmp	r0, #64	; 0x40
 8000392:	d02f      	beq.n	80003f4 <HAL_GPIO_EXTI_Callback+0x9c>
		{
			last_right_scroll_state = PUTM_CAN::scrollStates::scroll_1;
		} else if (GPIO_Pin == SW2_2_Pin)
 8000394:	2880      	cmp	r0, #128	; 0x80
 8000396:	d031      	beq.n	80003fc <HAL_GPIO_EXTI_Callback+0xa4>
		{
			last_right_scroll_state = PUTM_CAN::scrollStates::scroll_2;
		} else if (GPIO_Pin == SW2_3_Pin)
 8000398:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800039c:	d032      	beq.n	8000404 <HAL_GPIO_EXTI_Callback+0xac>
		{
			last_right_scroll_state = PUTM_CAN::scrollStates::scroll_3;
		} else if (GPIO_Pin == SW2_4_Pin)
 800039e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80003a2:	d117      	bne.n	80003d4 <HAL_GPIO_EXTI_Callback+0x7c>
		{
			last_right_scroll_state = PUTM_CAN::scrollStates::scroll_4;
 80003a4:	4b19      	ldr	r3, [pc, #100]	; (800040c <HAL_GPIO_EXTI_Callback+0xb4>)
 80003a6:	2203      	movs	r2, #3
 80003a8:	701a      	strb	r2, [r3, #0]
 80003aa:	e013      	b.n	80003d4 <HAL_GPIO_EXTI_Callback+0x7c>
		sw3_pressed = 1;
 80003ac:	4b18      	ldr	r3, [pc, #96]	; (8000410 <HAL_GPIO_EXTI_Callback+0xb8>)
 80003ae:	2201      	movs	r2, #1
 80003b0:	701a      	strb	r2, [r3, #0]

		scroll_activated = 1;
	}


}
 80003b2:	b002      	add	sp, #8
 80003b4:	4770      	bx	lr
		sw4_pressed = 1;
 80003b6:	4b17      	ldr	r3, [pc, #92]	; (8000414 <HAL_GPIO_EXTI_Callback+0xbc>)
 80003b8:	2201      	movs	r2, #1
 80003ba:	701a      	strb	r2, [r3, #0]
 80003bc:	e7f9      	b.n	80003b2 <HAL_GPIO_EXTI_Callback+0x5a>
		sw5_pressed = 1;
 80003be:	4b16      	ldr	r3, [pc, #88]	; (8000418 <HAL_GPIO_EXTI_Callback+0xc0>)
 80003c0:	2201      	movs	r2, #1
 80003c2:	701a      	strb	r2, [r3, #0]
 80003c4:	e7f5      	b.n	80003b2 <HAL_GPIO_EXTI_Callback+0x5a>
		sw6_pressed = 1;
 80003c6:	4b15      	ldr	r3, [pc, #84]	; (800041c <HAL_GPIO_EXTI_Callback+0xc4>)
 80003c8:	2201      	movs	r2, #1
 80003ca:	701a      	strb	r2, [r3, #0]
 80003cc:	e7f1      	b.n	80003b2 <HAL_GPIO_EXTI_Callback+0x5a>
			last_left_scroll_state = PUTM_CAN::scrollStates::scroll_1;
 80003ce:	4b14      	ldr	r3, [pc, #80]	; (8000420 <HAL_GPIO_EXTI_Callback+0xc8>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	701a      	strb	r2, [r3, #0]
		scroll_activated = 1;
 80003d4:	4b13      	ldr	r3, [pc, #76]	; (8000424 <HAL_GPIO_EXTI_Callback+0xcc>)
 80003d6:	2201      	movs	r2, #1
 80003d8:	701a      	strb	r2, [r3, #0]
}
 80003da:	e7ea      	b.n	80003b2 <HAL_GPIO_EXTI_Callback+0x5a>
			last_left_scroll_state = PUTM_CAN::scrollStates::scroll_2;
 80003dc:	4b10      	ldr	r3, [pc, #64]	; (8000420 <HAL_GPIO_EXTI_Callback+0xc8>)
 80003de:	2201      	movs	r2, #1
 80003e0:	701a      	strb	r2, [r3, #0]
 80003e2:	e7f7      	b.n	80003d4 <HAL_GPIO_EXTI_Callback+0x7c>
			last_left_scroll_state = PUTM_CAN::scrollStates::scroll_3;
 80003e4:	4b0e      	ldr	r3, [pc, #56]	; (8000420 <HAL_GPIO_EXTI_Callback+0xc8>)
 80003e6:	2202      	movs	r2, #2
 80003e8:	701a      	strb	r2, [r3, #0]
 80003ea:	e7f3      	b.n	80003d4 <HAL_GPIO_EXTI_Callback+0x7c>
			last_left_scroll_state = PUTM_CAN::scrollStates::scroll_4;
 80003ec:	4b0c      	ldr	r3, [pc, #48]	; (8000420 <HAL_GPIO_EXTI_Callback+0xc8>)
 80003ee:	2203      	movs	r2, #3
 80003f0:	701a      	strb	r2, [r3, #0]
 80003f2:	e7ef      	b.n	80003d4 <HAL_GPIO_EXTI_Callback+0x7c>
			last_right_scroll_state = PUTM_CAN::scrollStates::scroll_1;
 80003f4:	4b05      	ldr	r3, [pc, #20]	; (800040c <HAL_GPIO_EXTI_Callback+0xb4>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	701a      	strb	r2, [r3, #0]
 80003fa:	e7eb      	b.n	80003d4 <HAL_GPIO_EXTI_Callback+0x7c>
			last_right_scroll_state = PUTM_CAN::scrollStates::scroll_2;
 80003fc:	4b03      	ldr	r3, [pc, #12]	; (800040c <HAL_GPIO_EXTI_Callback+0xb4>)
 80003fe:	2201      	movs	r2, #1
 8000400:	701a      	strb	r2, [r3, #0]
 8000402:	e7e7      	b.n	80003d4 <HAL_GPIO_EXTI_Callback+0x7c>
			last_right_scroll_state = PUTM_CAN::scrollStates::scroll_3;
 8000404:	4b01      	ldr	r3, [pc, #4]	; (800040c <HAL_GPIO_EXTI_Callback+0xb4>)
 8000406:	2202      	movs	r2, #2
 8000408:	701a      	strb	r2, [r3, #0]
 800040a:	e7e3      	b.n	80003d4 <HAL_GPIO_EXTI_Callback+0x7c>
 800040c:	2000005d 	.word	0x2000005d
 8000410:	2000005f 	.word	0x2000005f
 8000414:	20000060 	.word	0x20000060
 8000418:	20000061 	.word	0x20000061
 800041c:	20000062 	.word	0x20000062
 8000420:	2000005c 	.word	0x2000005c
 8000424:	2000005e 	.word	0x2000005e

08000428 <heartbeat>:

	reset_flags();
}

void heartbeat()
{
 8000428:	b510      	push	{r4, lr}
 800042a:	b08a      	sub	sp, #40	; 0x28

	PUTM_CAN::Steering_Wheel_main pcb_alive{0, PUTM_CAN::Steering_Wheel_states::OK};
 800042c:	2300      	movs	r3, #0
 800042e:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
 8000432:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
  CAN_TxHeaderTypeDef header;
  uint8_t buff[max_dlc_size];

  constexpr Can_tx_message(const T &data,
                           const CAN_TxHeaderTypeDef &message_header)
      : header{message_header} {
 8000436:	f10d 0c04 	add.w	ip, sp, #4
 800043a:	4c0b      	ldr	r4, [pc, #44]	; (8000468 <heartbeat+0x40>)
 800043c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800043e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000442:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000446:	e88c 0003 	stmia.w	ip, {r0, r1}
    static_assert(std::is_standard_layout<T>(), "Object must by C like struct");
    static_assert(std::is_trivially_copyable<T>(),
                  "Object must by C like struct");
    static_assert(sizeof(T) <= max_dlc_size,
                  "Object size must be less than 8bytes");
    std::memcpy(this->buff, &data, sizeof(T));
 800044a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800044c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8000450:	0c1b      	lsrs	r3, r3, #16
 8000452:	f88d 301e 	strb.w	r3, [sp, #30]
  }

  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
    static uint32_t TxMailbox(0);
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8000456:	4b05      	ldr	r3, [pc, #20]	; (800046c <heartbeat+0x44>)
 8000458:	aa07      	add	r2, sp, #28
 800045a:	a901      	add	r1, sp, #4
 800045c:	4804      	ldr	r0, [pc, #16]	; (8000470 <heartbeat+0x48>)
 800045e:	f000 fd7e 	bl	8000f5e <HAL_CAN_AddTxMessage>
	auto steering_wheel_heartbeat = PUTM_CAN::Can_tx_message<PUTM_CAN::Steering_Wheel_main>
	(pcb_alive, PUTM_CAN::can_tx_header_STEERING_WHEEL_MAIN);

 	steering_wheel_heartbeat.send(hcan1);

}
 8000462:	b00a      	add	sp, #40	; 0x28
 8000464:	bd10      	pop	{r4, pc}
 8000466:	bf00      	nop
 8000468:	08002d10 	.word	0x08002d10
 800046c:	20000028 	.word	0x20000028
 8000470:	20000030 	.word	0x20000030

08000474 <reset_flags>:
	reset_flags();
}

void reset_flags()
{
	sw3_pressed = 0;
 8000474:	2300      	movs	r3, #0
 8000476:	4a05      	ldr	r2, [pc, #20]	; (800048c <reset_flags+0x18>)
 8000478:	7013      	strb	r3, [r2, #0]
	sw4_pressed = 0;
 800047a:	4a05      	ldr	r2, [pc, #20]	; (8000490 <reset_flags+0x1c>)
 800047c:	7013      	strb	r3, [r2, #0]
	sw5_pressed = 0;
 800047e:	4a05      	ldr	r2, [pc, #20]	; (8000494 <reset_flags+0x20>)
 8000480:	7013      	strb	r3, [r2, #0]
	sw6_pressed = 0;
 8000482:	4a05      	ldr	r2, [pc, #20]	; (8000498 <reset_flags+0x24>)
 8000484:	7013      	strb	r3, [r2, #0]
	scroll_activated = 0;
 8000486:	4a05      	ldr	r2, [pc, #20]	; (800049c <reset_flags+0x28>)
 8000488:	7013      	strb	r3, [r2, #0]
}
 800048a:	4770      	bx	lr
 800048c:	2000005f 	.word	0x2000005f
 8000490:	20000060 	.word	0x20000060
 8000494:	20000061 	.word	0x20000061
 8000498:	20000062 	.word	0x20000062
 800049c:	2000005e 	.word	0x2000005e

080004a0 <_Z10send_frameN8PUTM_CAN12buttonStatesE>:
{
 80004a0:	b510      	push	{r4, lr}
 80004a2:	b08a      	sub	sp, #40	; 0x28
	PUTM_CAN::Steering_Wheel_event payload{};
 80004a4:	2300      	movs	r3, #0
 80004a6:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
 80004aa:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
	payload.l_s_1 = last_left_scroll_state;
 80004ae:	4b15      	ldr	r3, [pc, #84]	; (8000504 <_Z10send_frameN8PUTM_CAN12buttonStatesE+0x64>)
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
	payload.r_s_1 = last_right_scroll_state;
 80004b6:	4b14      	ldr	r3, [pc, #80]	; (8000508 <_Z10send_frameN8PUTM_CAN12buttonStatesE+0x68>)
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
	payload.button = button;
 80004be:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
      : header{message_header} {
 80004c2:	f10d 0c04 	add.w	ip, sp, #4
 80004c6:	4c11      	ldr	r4, [pc, #68]	; (800050c <_Z10send_frameN8PUTM_CAN12buttonStatesE+0x6c>)
 80004c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80004ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80004ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80004d2:	e88c 0003 	stmia.w	ip, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 80004d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80004d8:	f8ad 301c 	strh.w	r3, [sp, #28]
 80004dc:	0c1b      	lsrs	r3, r3, #16
 80004de:	f88d 301e 	strb.w	r3, [sp, #30]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 80004e2:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <_Z10send_frameN8PUTM_CAN12buttonStatesE+0x70>)
 80004e4:	aa07      	add	r2, sp, #28
 80004e6:	a901      	add	r1, sp, #4
 80004e8:	480a      	ldr	r0, [pc, #40]	; (8000514 <_Z10send_frameN8PUTM_CAN12buttonStatesE+0x74>)
 80004ea:	f000 fd38 	bl	8000f5e <HAL_CAN_AddTxMessage>
	if (HAL_OK not_eq steering_wheel_frame.send(hcan1)) {
 80004ee:	b918      	cbnz	r0, 80004f8 <_Z10send_frameN8PUTM_CAN12buttonStatesE+0x58>
	reset_flags();
 80004f0:	f7ff ffc0 	bl	8000474 <reset_flags>
}
 80004f4:	b00a      	add	sp, #40	; 0x28
 80004f6:	bd10      	pop	{r4, pc}
		HAL_GPIO_TogglePin(ControlLed1_GPIO_Port, ControlLed1_Pin);
 80004f8:	2180      	movs	r1, #128	; 0x80
 80004fa:	4807      	ldr	r0, [pc, #28]	; (8000518 <_Z10send_frameN8PUTM_CAN12buttonStatesE+0x78>)
 80004fc:	f001 f8b2 	bl	8001664 <HAL_GPIO_TogglePin>
 8000500:	e7f6      	b.n	80004f0 <_Z10send_frameN8PUTM_CAN12buttonStatesE+0x50>
 8000502:	bf00      	nop
 8000504:	2000005c 	.word	0x2000005c
 8000508:	2000005d 	.word	0x2000005d
 800050c:	08002d28 	.word	0x08002d28
 8000510:	2000002c 	.word	0x2000002c
 8000514:	20000030 	.word	0x20000030
 8000518:	48000400 	.word	0x48000400

0800051c <wait_for_second_button>:
{
 800051c:	b508      	push	{r3, lr}
	HAL_Delay(500);
 800051e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000522:	f000 faef 	bl	8000b04 <HAL_Delay>
	if (sw3_pressed && sw4_pressed)	{
 8000526:	4b21      	ldr	r3, [pc, #132]	; (80005ac <wait_for_second_button+0x90>)
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	b113      	cbz	r3, 8000532 <wait_for_second_button+0x16>
 800052c:	4a20      	ldr	r2, [pc, #128]	; (80005b0 <wait_for_second_button+0x94>)
 800052e:	7812      	ldrb	r2, [r2, #0]
 8000530:	bb2a      	cbnz	r2, 800057e <wait_for_second_button+0x62>
	} else if (sw3_pressed && sw5_pressed) {
 8000532:	b113      	cbz	r3, 800053a <wait_for_second_button+0x1e>
 8000534:	4a1f      	ldr	r2, [pc, #124]	; (80005b4 <wait_for_second_button+0x98>)
 8000536:	7812      	ldrb	r2, [r2, #0]
 8000538:	bb3a      	cbnz	r2, 800058a <wait_for_second_button+0x6e>
	} else if (sw3_pressed && sw6_pressed) {
 800053a:	b113      	cbz	r3, 8000542 <wait_for_second_button+0x26>
 800053c:	4a1e      	ldr	r2, [pc, #120]	; (80005b8 <wait_for_second_button+0x9c>)
 800053e:	7812      	ldrb	r2, [r2, #0]
 8000540:	bb2a      	cbnz	r2, 800058e <wait_for_second_button+0x72>
	} else if (sw4_pressed && sw5_pressed) {
 8000542:	4a1b      	ldr	r2, [pc, #108]	; (80005b0 <wait_for_second_button+0x94>)
 8000544:	7812      	ldrb	r2, [r2, #0]
 8000546:	b112      	cbz	r2, 800054e <wait_for_second_button+0x32>
 8000548:	491a      	ldr	r1, [pc, #104]	; (80005b4 <wait_for_second_button+0x98>)
 800054a:	7809      	ldrb	r1, [r1, #0]
 800054c:	b989      	cbnz	r1, 8000572 <wait_for_second_button+0x56>
	} else if (sw4_pressed && sw6_pressed) {
 800054e:	b112      	cbz	r2, 8000556 <wait_for_second_button+0x3a>
 8000550:	4919      	ldr	r1, [pc, #100]	; (80005b8 <wait_for_second_button+0x9c>)
 8000552:	7809      	ldrb	r1, [r1, #0]
 8000554:	b9e9      	cbnz	r1, 8000592 <wait_for_second_button+0x76>
	} else if (sw5_pressed && sw6_pressed) {
 8000556:	4917      	ldr	r1, [pc, #92]	; (80005b4 <wait_for_second_button+0x98>)
 8000558:	7809      	ldrb	r1, [r1, #0]
 800055a:	b111      	cbz	r1, 8000562 <wait_for_second_button+0x46>
 800055c:	4816      	ldr	r0, [pc, #88]	; (80005b8 <wait_for_second_button+0x9c>)
 800055e:	7800      	ldrb	r0, [r0, #0]
 8000560:	b9c8      	cbnz	r0, 8000596 <wait_for_second_button+0x7a>
	} else if (sw3_pressed) {
 8000562:	b9d3      	cbnz	r3, 800059a <wait_for_second_button+0x7e>
	} else if (sw4_pressed) {
 8000564:	b9da      	cbnz	r2, 800059e <wait_for_second_button+0x82>
	} else if (sw5_pressed) {
 8000566:	b9e1      	cbnz	r1, 80005a2 <wait_for_second_button+0x86>
	} else if (sw6_pressed) {
 8000568:	4b13      	ldr	r3, [pc, #76]	; (80005b8 <wait_for_second_button+0x9c>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	b9db      	cbnz	r3, 80005a6 <wait_for_second_button+0x8a>
	PUTM_CAN::buttonStates button = PUTM_CAN::buttonStates::not_pressed;
 800056e:	2000      	movs	r0, #0
 8000570:	e006      	b.n	8000580 <wait_for_second_button+0x64>
		HAL_GPIO_TogglePin(ControlLed2_GPIO_Port, ControlLed2_Pin);
 8000572:	2140      	movs	r1, #64	; 0x40
 8000574:	4811      	ldr	r0, [pc, #68]	; (80005bc <wait_for_second_button+0xa0>)
 8000576:	f001 f875 	bl	8001664 <HAL_GPIO_TogglePin>
		button = PUTM_CAN::buttonStates::button2_3;
 800057a:	2008      	movs	r0, #8
		HAL_GPIO_TogglePin(ControlLed2_GPIO_Port, ControlLed2_Pin);
 800057c:	e000      	b.n	8000580 <wait_for_second_button+0x64>
		button = PUTM_CAN::buttonStates::button1_2;
 800057e:	2005      	movs	r0, #5
	send_frame(button);
 8000580:	f7ff ff8e 	bl	80004a0 <_Z10send_frameN8PUTM_CAN12buttonStatesE>
	reset_flags();
 8000584:	f7ff ff76 	bl	8000474 <reset_flags>
}
 8000588:	bd08      	pop	{r3, pc}
		button = PUTM_CAN::buttonStates::button1_3;
 800058a:	2006      	movs	r0, #6
 800058c:	e7f8      	b.n	8000580 <wait_for_second_button+0x64>
		button = PUTM_CAN::buttonStates::button1_4;
 800058e:	2007      	movs	r0, #7
 8000590:	e7f6      	b.n	8000580 <wait_for_second_button+0x64>
		button = PUTM_CAN::buttonStates::button2_4;
 8000592:	2009      	movs	r0, #9
 8000594:	e7f4      	b.n	8000580 <wait_for_second_button+0x64>
		button = PUTM_CAN::buttonStates::button3_4;
 8000596:	200a      	movs	r0, #10
 8000598:	e7f2      	b.n	8000580 <wait_for_second_button+0x64>
		button = PUTM_CAN::buttonStates::button1;
 800059a:	2001      	movs	r0, #1
 800059c:	e7f0      	b.n	8000580 <wait_for_second_button+0x64>
		button = PUTM_CAN::buttonStates::button2;
 800059e:	2002      	movs	r0, #2
 80005a0:	e7ee      	b.n	8000580 <wait_for_second_button+0x64>
		button = PUTM_CAN::buttonStates::button3;
 80005a2:	2003      	movs	r0, #3
 80005a4:	e7ec      	b.n	8000580 <wait_for_second_button+0x64>
		button = PUTM_CAN::buttonStates::button4;
 80005a6:	2004      	movs	r0, #4
 80005a8:	e7ea      	b.n	8000580 <wait_for_second_button+0x64>
 80005aa:	bf00      	nop
 80005ac:	2000005f 	.word	0x2000005f
 80005b0:	20000060 	.word	0x20000060
 80005b4:	20000061 	.word	0x20000061
 80005b8:	20000062 	.word	0x20000062
 80005bc:	48000400 	.word	0x48000400

080005c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80005c2:	6802      	ldr	r2, [r0, #0]
 80005c4:	4b03      	ldr	r3, [pc, #12]	; (80005d4 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80005c6:	429a      	cmp	r2, r3
 80005c8:	d000      	beq.n	80005cc <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80005ca:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 80005cc:	f000 fa7a 	bl	8000ac4 <HAL_IncTick>
}
 80005d0:	e7fb      	b.n	80005ca <HAL_TIM_PeriodElapsedCallback+0xa>
 80005d2:	bf00      	nop
 80005d4:	40012c00 	.word	0x40012c00

080005d8 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005da:	e7fe      	b.n	80005da <Error_Handler+0x2>

080005dc <_ZL12MX_CAN1_Initv>:
{
 80005dc:	b508      	push	{r3, lr}
  hcan1.Instance = CAN1;
 80005de:	480d      	ldr	r0, [pc, #52]	; (8000614 <_ZL12MX_CAN1_Initv+0x38>)
 80005e0:	4b0d      	ldr	r3, [pc, #52]	; (8000618 <_ZL12MX_CAN1_Initv+0x3c>)
 80005e2:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 8;
 80005e4:	2308      	movs	r3, #8
 80005e6:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80005e8:	2300      	movs	r3, #0
 80005ea:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80005ec:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 80005ee:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 80005f2:	6102      	str	r2, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80005f4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80005f8:	6142      	str	r2, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80005fa:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80005fc:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 80005fe:	2201      	movs	r2, #1
 8000600:	7682      	strb	r2, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000602:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000604:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000606:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000608:	f000 faa0 	bl	8000b4c <HAL_CAN_Init>
 800060c:	b900      	cbnz	r0, 8000610 <_ZL12MX_CAN1_Initv+0x34>
}
 800060e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000610:	f7ff ffe2 	bl	80005d8 <Error_Handler>
 8000614:	20000030 	.word	0x20000030
 8000618:	40006400 	.word	0x40006400

0800061c <_Z18SystemClock_Configv>:
{
 800061c:	b500      	push	{lr}
 800061e:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000620:	2248      	movs	r2, #72	; 0x48
 8000622:	2100      	movs	r1, #0
 8000624:	a806      	add	r0, sp, #24
 8000626:	f002 fb5f 	bl	8002ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800062a:	2000      	movs	r0, #0
 800062c:	9001      	str	r0, [sp, #4]
 800062e:	9002      	str	r0, [sp, #8]
 8000630:	9003      	str	r0, [sp, #12]
 8000632:	9004      	str	r0, [sp, #16]
 8000634:	9005      	str	r0, [sp, #20]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000636:	f001 f867 	bl	8001708 <HAL_PWREx_ControlVoltageScaling>
 800063a:	bb20      	cbnz	r0, 8000686 <_Z18SystemClock_Configv+0x6a>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800063c:	2310      	movs	r3, #16
 800063e:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000640:	2201      	movs	r2, #1
 8000642:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000644:	2300      	movs	r3, #0
 8000646:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000648:	2360      	movs	r3, #96	; 0x60
 800064a:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064c:	2302      	movs	r3, #2
 800064e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000650:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000652:	9213      	str	r2, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000654:	223c      	movs	r2, #60	; 0x3c
 8000656:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000658:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800065a:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800065c:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065e:	a806      	add	r0, sp, #24
 8000660:	f001 f8f6 	bl	8001850 <HAL_RCC_OscConfig>
 8000664:	b988      	cbnz	r0, 800068a <_Z18SystemClock_Configv+0x6e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000666:	230f      	movs	r3, #15
 8000668:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066a:	2303      	movs	r3, #3
 800066c:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066e:	2300      	movs	r3, #0
 8000670:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000672:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000674:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000676:	2105      	movs	r1, #5
 8000678:	a801      	add	r0, sp, #4
 800067a:	f001 fd65 	bl	8002148 <HAL_RCC_ClockConfig>
 800067e:	b930      	cbnz	r0, 800068e <_Z18SystemClock_Configv+0x72>
}
 8000680:	b019      	add	sp, #100	; 0x64
 8000682:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000686:	f7ff ffa7 	bl	80005d8 <Error_Handler>
    Error_Handler();
 800068a:	f7ff ffa5 	bl	80005d8 <Error_Handler>
    Error_Handler();
 800068e:	f7ff ffa3 	bl	80005d8 <Error_Handler>
	...

08000694 <main>:
{
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 8000698:	f000 f9fb 	bl	8000a92 <HAL_Init>
  SystemClock_Config();
 800069c:	f7ff ffbe 	bl	800061c <_Z18SystemClock_Configv>
  MX_GPIO_Init();
 80006a0:	f7ff fdac 	bl	80001fc <_ZL12MX_GPIO_Initv>
  MX_CAN1_Init();
 80006a4:	f7ff ff9a 	bl	80005dc <_ZL12MX_CAN1_Initv>
  sFilterConfig.FilterBank = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	9305      	str	r3, [sp, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80006ac:	9306      	str	r3, [sp, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80006ae:	2201      	movs	r2, #1
 80006b0:	9207      	str	r2, [sp, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 80006b2:	9300      	str	r3, [sp, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 80006b4:	9301      	str	r3, [sp, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 80006b6:	9302      	str	r3, [sp, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 80006b8:	9303      	str	r3, [sp, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80006ba:	9304      	str	r3, [sp, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80006bc:	9208      	str	r2, [sp, #32]
	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 80006be:	4669      	mov	r1, sp
 80006c0:	4822      	ldr	r0, [pc, #136]	; (800074c <main+0xb8>)
 80006c2:	f000 fb3e 	bl	8000d42 <HAL_CAN_ConfigFilter>
 80006c6:	b108      	cbz	r0, 80006cc <main+0x38>
		Error_Handler();
 80006c8:	f7ff ff86 	bl	80005d8 <Error_Handler>
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 80006cc:	481f      	ldr	r0, [pc, #124]	; (800074c <main+0xb8>)
 80006ce:	f000 fc02 	bl	8000ed6 <HAL_CAN_Start>
 80006d2:	b108      	cbz	r0, 80006d8 <main+0x44>
		Error_Handler();
 80006d4:	f7ff ff80 	bl	80005d8 <Error_Handler>
	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK) {
 80006d8:	2103      	movs	r1, #3
 80006da:	481c      	ldr	r0, [pc, #112]	; (800074c <main+0xb8>)
 80006dc:	f000 fd0f 	bl	80010fe <HAL_CAN_ActivateNotification>
 80006e0:	b108      	cbz	r0, 80006e6 <main+0x52>
		Error_Handler();
 80006e2:	f7ff ff79 	bl	80005d8 <Error_Handler>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80006e6:	2102      	movs	r1, #2
 80006e8:	4818      	ldr	r0, [pc, #96]	; (800074c <main+0xb8>)
 80006ea:	f000 fd08 	bl	80010fe <HAL_CAN_ActivateNotification>
  uint32_t timer = HAL_GetTick();
 80006ee:	f000 f9fd 	bl	8000aec <HAL_GetTick>
 80006f2:	4605      	mov	r5, r0
 80006f4:	e00a      	b.n	800070c <main+0x78>
		  wait_for_second_button();
 80006f6:	f7ff ff11 	bl	800051c <wait_for_second_button>
	  if (scroll_activated) {
 80006fa:	4b15      	ldr	r3, [pc, #84]	; (8000750 <main+0xbc>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	b9d3      	cbnz	r3, 8000736 <main+0xa2>
	  if (timer + 500 < HAL_GetTick())
 8000700:	f505 74fa 	add.w	r4, r5, #500	; 0x1f4
 8000704:	f000 f9f2 	bl	8000aec <HAL_GetTick>
 8000708:	4284      	cmp	r4, r0
 800070a:	d318      	bcc.n	800073e <main+0xaa>
	  i++;
 800070c:	4a11      	ldr	r2, [pc, #68]	; (8000754 <main+0xc0>)
 800070e:	6813      	ldr	r3, [r2, #0]
 8000710:	3301      	adds	r3, #1
 8000712:	6013      	str	r3, [r2, #0]
	  if (sw3_pressed or sw4_pressed or sw5_pressed or sw6_pressed) {
 8000714:	4b10      	ldr	r3, [pc, #64]	; (8000758 <main+0xc4>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d1ec      	bne.n	80006f6 <main+0x62>
 800071c:	4b0f      	ldr	r3, [pc, #60]	; (800075c <main+0xc8>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d1e8      	bne.n	80006f6 <main+0x62>
 8000724:	4b0e      	ldr	r3, [pc, #56]	; (8000760 <main+0xcc>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d1e4      	bne.n	80006f6 <main+0x62>
 800072c:	4b0d      	ldr	r3, [pc, #52]	; (8000764 <main+0xd0>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d0e2      	beq.n	80006fa <main+0x66>
 8000734:	e7df      	b.n	80006f6 <main+0x62>
		  send_frame(PUTM_CAN::buttonStates::not_pressed);
 8000736:	2000      	movs	r0, #0
 8000738:	f7ff feb2 	bl	80004a0 <_Z10send_frameN8PUTM_CAN12buttonStatesE>
 800073c:	e7e0      	b.n	8000700 <main+0x6c>
		  heartbeat();
 800073e:	f7ff fe73 	bl	8000428 <heartbeat>
		  timer = HAL_GetTick();
 8000742:	f000 f9d3 	bl	8000aec <HAL_GetTick>
 8000746:	4605      	mov	r5, r0
 8000748:	e7e0      	b.n	800070c <main+0x78>
 800074a:	bf00      	nop
 800074c:	20000030 	.word	0x20000030
 8000750:	2000005e 	.word	0x2000005e
 8000754:	20000058 	.word	0x20000058
 8000758:	2000005f 	.word	0x2000005f
 800075c:	20000060 	.word	0x20000060
 8000760:	20000061 	.word	0x20000061
 8000764:	20000062 	.word	0x20000062

08000768 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800076e:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <HAL_MspInit+0x44>)
 8000770:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000772:	4a0e      	ldr	r2, [pc, #56]	; (80007ac <HAL_MspInit+0x44>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	6613      	str	r3, [r2, #96]	; 0x60
 800077a:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <HAL_MspInit+0x44>)
 800077c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	607b      	str	r3, [r7, #4]
 8000784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000786:	4b09      	ldr	r3, [pc, #36]	; (80007ac <HAL_MspInit+0x44>)
 8000788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800078a:	4a08      	ldr	r2, [pc, #32]	; (80007ac <HAL_MspInit+0x44>)
 800078c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000790:	6593      	str	r3, [r2, #88]	; 0x58
 8000792:	4b06      	ldr	r3, [pc, #24]	; (80007ac <HAL_MspInit+0x44>)
 8000794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800079e:	bf00      	nop
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	40021000 	.word	0x40021000

080007b0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08a      	sub	sp, #40	; 0x28
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	60da      	str	r2, [r3, #12]
 80007c6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a18      	ldr	r2, [pc, #96]	; (8000830 <HAL_CAN_MspInit+0x80>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d129      	bne.n	8000826 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007d2:	4b18      	ldr	r3, [pc, #96]	; (8000834 <HAL_CAN_MspInit+0x84>)
 80007d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007d6:	4a17      	ldr	r2, [pc, #92]	; (8000834 <HAL_CAN_MspInit+0x84>)
 80007d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007dc:	6593      	str	r3, [r2, #88]	; 0x58
 80007de:	4b15      	ldr	r3, [pc, #84]	; (8000834 <HAL_CAN_MspInit+0x84>)
 80007e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007e6:	613b      	str	r3, [r7, #16]
 80007e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ea:	4b12      	ldr	r3, [pc, #72]	; (8000834 <HAL_CAN_MspInit+0x84>)
 80007ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ee:	4a11      	ldr	r2, [pc, #68]	; (8000834 <HAL_CAN_MspInit+0x84>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007f6:	4b0f      	ldr	r3, [pc, #60]	; (8000834 <HAL_CAN_MspInit+0x84>)
 80007f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000802:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000808:	2302      	movs	r3, #2
 800080a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	2300      	movs	r3, #0
 800080e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000810:	2303      	movs	r3, #3
 8000812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000814:	2309      	movs	r3, #9
 8000816:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000818:	f107 0314 	add.w	r3, r7, #20
 800081c:	4619      	mov	r1, r3
 800081e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000822:	f000 fd75 	bl	8001310 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000826:	bf00      	nop
 8000828:	3728      	adds	r7, #40	; 0x28
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40006400 	.word	0x40006400
 8000834:	40021000 	.word	0x40021000

08000838 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b08c      	sub	sp, #48	; 0x30
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000844:	2300      	movs	r3, #0
 8000846:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000848:	2200      	movs	r2, #0
 800084a:	6879      	ldr	r1, [r7, #4]
 800084c:	2019      	movs	r0, #25
 800084e:	f000 fd35 	bl	80012bc <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000852:	2019      	movs	r0, #25
 8000854:	f000 fd4e 	bl	80012f4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000858:	4b1e      	ldr	r3, [pc, #120]	; (80008d4 <HAL_InitTick+0x9c>)
 800085a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800085c:	4a1d      	ldr	r2, [pc, #116]	; (80008d4 <HAL_InitTick+0x9c>)
 800085e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000862:	6613      	str	r3, [r2, #96]	; 0x60
 8000864:	4b1b      	ldr	r3, [pc, #108]	; (80008d4 <HAL_InitTick+0x9c>)
 8000866:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000868:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800086c:	60fb      	str	r3, [r7, #12]
 800086e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000870:	f107 0210 	add.w	r2, r7, #16
 8000874:	f107 0314 	add.w	r3, r7, #20
 8000878:	4611      	mov	r1, r2
 800087a:	4618      	mov	r0, r3
 800087c:	f001 fe4c 	bl	8002518 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000880:	f001 fe34 	bl	80024ec <HAL_RCC_GetPCLK2Freq>
 8000884:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000888:	4a13      	ldr	r2, [pc, #76]	; (80008d8 <HAL_InitTick+0xa0>)
 800088a:	fba2 2303 	umull	r2, r3, r2, r3
 800088e:	0c9b      	lsrs	r3, r3, #18
 8000890:	3b01      	subs	r3, #1
 8000892:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000894:	4b11      	ldr	r3, [pc, #68]	; (80008dc <HAL_InitTick+0xa4>)
 8000896:	4a12      	ldr	r2, [pc, #72]	; (80008e0 <HAL_InitTick+0xa8>)
 8000898:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800089a:	4b10      	ldr	r3, [pc, #64]	; (80008dc <HAL_InitTick+0xa4>)
 800089c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008a0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80008a2:	4a0e      	ldr	r2, [pc, #56]	; (80008dc <HAL_InitTick+0xa4>)
 80008a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008a6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	; (80008dc <HAL_InitTick+0xa4>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	; (80008dc <HAL_InitTick+0xa4>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80008b4:	4809      	ldr	r0, [pc, #36]	; (80008dc <HAL_InitTick+0xa4>)
 80008b6:	f001 ff21 	bl	80026fc <HAL_TIM_Base_Init>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d104      	bne.n	80008ca <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80008c0:	4806      	ldr	r0, [pc, #24]	; (80008dc <HAL_InitTick+0xa4>)
 80008c2:	f001 ff7d 	bl	80027c0 <HAL_TIM_Base_Start_IT>
 80008c6:	4603      	mov	r3, r0
 80008c8:	e000      	b.n	80008cc <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80008ca:	2301      	movs	r3, #1
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	3730      	adds	r7, #48	; 0x30
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	40021000 	.word	0x40021000
 80008d8:	431bde83 	.word	0x431bde83
 80008dc:	20000064 	.word	0x20000064
 80008e0:	40012c00 	.word	0x40012c00

080008e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008e8:	e7fe      	b.n	80008e8 <NMI_Handler+0x4>

080008ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ee:	e7fe      	b.n	80008ee <HardFault_Handler+0x4>

080008f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f4:	e7fe      	b.n	80008f4 <MemManage_Handler+0x4>

080008f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008f6:	b480      	push	{r7}
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008fa:	e7fe      	b.n	80008fa <BusFault_Handler+0x4>

080008fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000900:	e7fe      	b.n	8000900 <UsageFault_Handler+0x4>

08000902 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr

0800091e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800091e:	b480      	push	{r7}
 8000920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000922:	bf00      	nop
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr

0800092c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000930:	bf00      	nop
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr

0800093a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800093a:	b580      	push	{r7, lr}
 800093c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW5_Pin);
 800093e:	2002      	movs	r0, #2
 8000940:	f000 feaa 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000944:	bf00      	nop
 8000946:	bd80      	pop	{r7, pc}

08000948 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW6_Pin);
 800094c:	2004      	movs	r0, #4
 800094e:	f000 fea3 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}

08000956 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000956:	b580      	push	{r7, lr}
 8000958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800095a:	2010      	movs	r0, #16
 800095c:	f000 fe9c 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}

08000964 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000968:	2020      	movs	r0, #32
 800096a:	f000 fe95 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW2_1_Pin);
 800096e:	2040      	movs	r0, #64	; 0x40
 8000970:	f000 fe92 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW2_2_Pin);
 8000974:	2080      	movs	r0, #128	; 0x80
 8000976:	f000 fe8f 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW2_3_Pin);
 800097a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800097e:	f000 fe8b 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW2_4_Pin);
 8000982:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000986:	f000 fe87 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000994:	4802      	ldr	r0, [pc, #8]	; (80009a0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000996:	f001 ff83 	bl	80028a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000064 	.word	0x20000064

080009a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW3_Pin);
 80009a8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80009ac:	f000 fe74 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW4_Pin);
 80009b0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80009b4:	f000 fe70 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW1_1_Pin);
 80009b8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80009bc:	f000 fe6c 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW1_2_Pin);
 80009c0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80009c4:	f000 fe68 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW1_3_Pin);
 80009c8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80009cc:	f000 fe64 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW1_4_Pin);
 80009d0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80009d4:	f000 fe60 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}

080009dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80009e0:	4b15      	ldr	r3, [pc, #84]	; (8000a38 <SystemInit+0x5c>)
 80009e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009e6:	4a14      	ldr	r2, [pc, #80]	; (8000a38 <SystemInit+0x5c>)
 80009e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80009f0:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <SystemInit+0x60>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a11      	ldr	r2, [pc, #68]	; (8000a3c <SystemInit+0x60>)
 80009f6:	f043 0301 	orr.w	r3, r3, #1
 80009fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <SystemInit+0x60>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000a02:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <SystemInit+0x60>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4a0d      	ldr	r2, [pc, #52]	; (8000a3c <SystemInit+0x60>)
 8000a08:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000a0c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000a10:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000a12:	4b0a      	ldr	r3, [pc, #40]	; (8000a3c <SystemInit+0x60>)
 8000a14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a18:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a1a:	4b08      	ldr	r3, [pc, #32]	; (8000a3c <SystemInit+0x60>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a07      	ldr	r2, [pc, #28]	; (8000a3c <SystemInit+0x60>)
 8000a20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a24:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000a26:	4b05      	ldr	r3, [pc, #20]	; (8000a3c <SystemInit+0x60>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
}
 8000a2c:	bf00      	nop
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	e000ed00 	.word	0xe000ed00
 8000a3c:	40021000 	.word	0x40021000

08000a40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a44:	f7ff ffca 	bl	80009dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000a48:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000a4a:	e003      	b.n	8000a54 <LoopCopyDataInit>

08000a4c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000a4c:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000a4e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000a50:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000a52:	3104      	adds	r1, #4

08000a54 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000a54:	480a      	ldr	r0, [pc, #40]	; (8000a80 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000a56:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000a58:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000a5a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000a5c:	d3f6      	bcc.n	8000a4c <CopyDataInit>
	ldr	r2, =_sbss
 8000a5e:	4a0a      	ldr	r2, [pc, #40]	; (8000a88 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000a60:	e002      	b.n	8000a68 <LoopFillZerobss>

08000a62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000a62:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000a64:	f842 3b04 	str.w	r3, [r2], #4

08000a68 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000a68:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <LoopForever+0x16>)
	cmp	r2, r3
 8000a6a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000a6c:	d3f9      	bcc.n	8000a62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a6e:	f002 f917 	bl	8002ca0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a72:	f7ff fe0f 	bl	8000694 <main>

08000a76 <LoopForever>:

LoopForever:
    b LoopForever
 8000a76:	e7fe      	b.n	8000a76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a78:	20050000 	.word	0x20050000
	ldr	r3, =_sidata
 8000a7c:	08002d90 	.word	0x08002d90
	ldr	r0, =_sdata
 8000a80:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000a84:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000a88:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000a8c:	200000b4 	.word	0x200000b4

08000a90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a90:	e7fe      	b.n	8000a90 <ADC1_2_IRQHandler>

08000a92 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b082      	sub	sp, #8
 8000a96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a9c:	2003      	movs	r0, #3
 8000a9e:	f000 fc02 	bl	80012a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000aa2:	200f      	movs	r0, #15
 8000aa4:	f7ff fec8 	bl	8000838 <HAL_InitTick>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d002      	beq.n	8000ab4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	71fb      	strb	r3, [r7, #7]
 8000ab2:	e001      	b.n	8000ab8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ab4:	f7ff fe58 	bl	8000768 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <HAL_IncTick+0x20>)
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	461a      	mov	r2, r3
 8000ace:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <HAL_IncTick+0x24>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	4a04      	ldr	r2, [pc, #16]	; (8000ae8 <HAL_IncTick+0x24>)
 8000ad6:	6013      	str	r3, [r2, #0]
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	20000008 	.word	0x20000008
 8000ae8:	200000b0 	.word	0x200000b0

08000aec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  return uwTick;
 8000af0:	4b03      	ldr	r3, [pc, #12]	; (8000b00 <HAL_GetTick+0x14>)
 8000af2:	681b      	ldr	r3, [r3, #0]
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	200000b0 	.word	0x200000b0

08000b04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b0c:	f7ff ffee 	bl	8000aec <HAL_GetTick>
 8000b10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b1c:	d005      	beq.n	8000b2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b1e:	4b0a      	ldr	r3, [pc, #40]	; (8000b48 <HAL_Delay+0x44>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	461a      	mov	r2, r3
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	4413      	add	r3, r2
 8000b28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b2a:	bf00      	nop
 8000b2c:	f7ff ffde 	bl	8000aec <HAL_GetTick>
 8000b30:	4602      	mov	r2, r0
 8000b32:	68bb      	ldr	r3, [r7, #8]
 8000b34:	1ad3      	subs	r3, r2, r3
 8000b36:	68fa      	ldr	r2, [r7, #12]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d8f7      	bhi.n	8000b2c <HAL_Delay+0x28>
  {
  }
}
 8000b3c:	bf00      	nop
 8000b3e:	bf00      	nop
 8000b40:	3710      	adds	r7, #16
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000008 	.word	0x20000008

08000b4c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d101      	bne.n	8000b5e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e0ed      	b.n	8000d3a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d102      	bne.n	8000b70 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f7ff fe20 	bl	80007b0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f042 0201 	orr.w	r2, r2, #1
 8000b7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b80:	f7ff ffb4 	bl	8000aec <HAL_GetTick>
 8000b84:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b86:	e012      	b.n	8000bae <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b88:	f7ff ffb0 	bl	8000aec <HAL_GetTick>
 8000b8c:	4602      	mov	r2, r0
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	2b0a      	cmp	r3, #10
 8000b94:	d90b      	bls.n	8000bae <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2205      	movs	r2, #5
 8000ba6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	e0c5      	b.n	8000d3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f003 0301 	and.w	r3, r3, #1
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d0e5      	beq.n	8000b88 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f022 0202 	bic.w	r2, r2, #2
 8000bca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000bcc:	f7ff ff8e 	bl	8000aec <HAL_GetTick>
 8000bd0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000bd2:	e012      	b.n	8000bfa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000bd4:	f7ff ff8a 	bl	8000aec <HAL_GetTick>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	2b0a      	cmp	r3, #10
 8000be0:	d90b      	bls.n	8000bfa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000be6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2205      	movs	r2, #5
 8000bf2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	e09f      	b.n	8000d3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f003 0302 	and.w	r3, r3, #2
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d1e5      	bne.n	8000bd4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	7e1b      	ldrb	r3, [r3, #24]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d108      	bne.n	8000c22 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	e007      	b.n	8000c32 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000c30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	7e5b      	ldrb	r3, [r3, #25]
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d108      	bne.n	8000c4c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	e007      	b.n	8000c5c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000c5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	7e9b      	ldrb	r3, [r3, #26]
 8000c60:	2b01      	cmp	r3, #1
 8000c62:	d108      	bne.n	8000c76 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f042 0220 	orr.w	r2, r2, #32
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	e007      	b.n	8000c86 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f022 0220 	bic.w	r2, r2, #32
 8000c84:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	7edb      	ldrb	r3, [r3, #27]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d108      	bne.n	8000ca0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f022 0210 	bic.w	r2, r2, #16
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	e007      	b.n	8000cb0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f042 0210 	orr.w	r2, r2, #16
 8000cae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	7f1b      	ldrb	r3, [r3, #28]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d108      	bne.n	8000cca <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f042 0208 	orr.w	r2, r2, #8
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	e007      	b.n	8000cda <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f022 0208 	bic.w	r2, r2, #8
 8000cd8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	7f5b      	ldrb	r3, [r3, #29]
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d108      	bne.n	8000cf4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f042 0204 	orr.w	r2, r2, #4
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	e007      	b.n	8000d04 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f022 0204 	bic.w	r2, r2, #4
 8000d02:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	689a      	ldr	r2, [r3, #8]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	431a      	orrs	r2, r3
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	691b      	ldr	r3, [r3, #16]
 8000d12:	431a      	orrs	r2, r3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	695b      	ldr	r3, [r3, #20]
 8000d18:	ea42 0103 	orr.w	r1, r2, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	1e5a      	subs	r2, r3, #1
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	430a      	orrs	r2, r1
 8000d28:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2201      	movs	r2, #1
 8000d34:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3710      	adds	r7, #16
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000d42:	b480      	push	{r7}
 8000d44:	b087      	sub	sp, #28
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
 8000d4a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d58:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000d5a:	7cfb      	ldrb	r3, [r7, #19]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d003      	beq.n	8000d68 <HAL_CAN_ConfigFilter+0x26>
 8000d60:	7cfb      	ldrb	r3, [r7, #19]
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	f040 80aa 	bne.w	8000ebc <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000d6e:	f043 0201 	orr.w	r2, r3, #1
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	695b      	ldr	r3, [r3, #20]
 8000d7c:	f003 031f 	and.w	r3, r3, #31
 8000d80:	2201      	movs	r2, #1
 8000d82:	fa02 f303 	lsl.w	r3, r2, r3
 8000d86:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	43db      	mvns	r3, r3
 8000d92:	401a      	ands	r2, r3
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	69db      	ldr	r3, [r3, #28]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d123      	bne.n	8000dea <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	43db      	mvns	r3, r3
 8000dac:	401a      	ands	r2, r3
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000dc0:	683a      	ldr	r2, [r7, #0]
 8000dc2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000dc4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	3248      	adds	r2, #72	; 0x48
 8000dca:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000dde:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000de0:	6979      	ldr	r1, [r7, #20]
 8000de2:	3348      	adds	r3, #72	; 0x48
 8000de4:	00db      	lsls	r3, r3, #3
 8000de6:	440b      	add	r3, r1
 8000de8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	69db      	ldr	r3, [r3, #28]
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d122      	bne.n	8000e38 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	431a      	orrs	r2, r3
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e0e:	683a      	ldr	r2, [r7, #0]
 8000e10:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e12:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	3248      	adds	r2, #72	; 0x48
 8000e18:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e2c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e2e:	6979      	ldr	r1, [r7, #20]
 8000e30:	3348      	adds	r3, #72	; 0x48
 8000e32:	00db      	lsls	r3, r3, #3
 8000e34:	440b      	add	r3, r1
 8000e36:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d109      	bne.n	8000e54 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	43db      	mvns	r3, r3
 8000e4a:	401a      	ands	r2, r3
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000e52:	e007      	b.n	8000e64 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	431a      	orrs	r2, r3
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	691b      	ldr	r3, [r3, #16]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d109      	bne.n	8000e80 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	43db      	mvns	r3, r3
 8000e76:	401a      	ands	r2, r3
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000e7e:	e007      	b.n	8000e90 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	6a1b      	ldr	r3, [r3, #32]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d107      	bne.n	8000ea8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	431a      	orrs	r2, r3
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000eae:	f023 0201 	bic.w	r2, r3, #1
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	e006      	b.n	8000eca <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ec0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ec8:	2301      	movs	r3, #1
  }
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	371c      	adds	r7, #28
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b084      	sub	sp, #16
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d12e      	bne.n	8000f48 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2202      	movs	r2, #2
 8000eee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f022 0201 	bic.w	r2, r2, #1
 8000f00:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000f02:	f7ff fdf3 	bl	8000aec <HAL_GetTick>
 8000f06:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000f08:	e012      	b.n	8000f30 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f0a:	f7ff fdef 	bl	8000aec <HAL_GetTick>
 8000f0e:	4602      	mov	r2, r0
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	2b0a      	cmp	r3, #10
 8000f16:	d90b      	bls.n	8000f30 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2205      	movs	r2, #5
 8000f28:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	e012      	b.n	8000f56 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d1e5      	bne.n	8000f0a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2200      	movs	r2, #0
 8000f42:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000f44:	2300      	movs	r3, #0
 8000f46:	e006      	b.n	8000f56 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f4c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000f54:	2301      	movs	r3, #1
  }
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	b089      	sub	sp, #36	; 0x24
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	60f8      	str	r0, [r7, #12]
 8000f66:	60b9      	str	r1, [r7, #8]
 8000f68:	607a      	str	r2, [r7, #4]
 8000f6a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f72:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f7c:	7ffb      	ldrb	r3, [r7, #31]
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d003      	beq.n	8000f8a <HAL_CAN_AddTxMessage+0x2c>
 8000f82:	7ffb      	ldrb	r3, [r7, #31]
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	f040 80ad 	bne.w	80010e4 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d10a      	bne.n	8000faa <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d105      	bne.n	8000faa <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000f9e:	69bb      	ldr	r3, [r7, #24]
 8000fa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	f000 8095 	beq.w	80010d4 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	0e1b      	lsrs	r3, r3, #24
 8000fae:	f003 0303 	and.w	r3, r3, #3
 8000fb2:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	409a      	lsls	r2, r3
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d10d      	bne.n	8000fe2 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000fd0:	68f9      	ldr	r1, [r7, #12]
 8000fd2:	6809      	ldr	r1, [r1, #0]
 8000fd4:	431a      	orrs	r2, r3
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	3318      	adds	r3, #24
 8000fda:	011b      	lsls	r3, r3, #4
 8000fdc:	440b      	add	r3, r1
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	e00f      	b.n	8001002 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000fec:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ff2:	68f9      	ldr	r1, [r7, #12]
 8000ff4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000ff6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	3318      	adds	r3, #24
 8000ffc:	011b      	lsls	r3, r3, #4
 8000ffe:	440b      	add	r3, r1
 8001000:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	6819      	ldr	r1, [r3, #0]
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	691a      	ldr	r2, [r3, #16]
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	3318      	adds	r3, #24
 800100e:	011b      	lsls	r3, r3, #4
 8001010:	440b      	add	r3, r1
 8001012:	3304      	adds	r3, #4
 8001014:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	7d1b      	ldrb	r3, [r3, #20]
 800101a:	2b01      	cmp	r3, #1
 800101c:	d111      	bne.n	8001042 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	3318      	adds	r3, #24
 8001026:	011b      	lsls	r3, r3, #4
 8001028:	4413      	add	r3, r2
 800102a:	3304      	adds	r3, #4
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	68fa      	ldr	r2, [r7, #12]
 8001030:	6811      	ldr	r1, [r2, #0]
 8001032:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	3318      	adds	r3, #24
 800103a:	011b      	lsls	r3, r3, #4
 800103c:	440b      	add	r3, r1
 800103e:	3304      	adds	r3, #4
 8001040:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	3307      	adds	r3, #7
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	061a      	lsls	r2, r3, #24
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3306      	adds	r3, #6
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	041b      	lsls	r3, r3, #16
 8001052:	431a      	orrs	r2, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3305      	adds	r3, #5
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	021b      	lsls	r3, r3, #8
 800105c:	4313      	orrs	r3, r2
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	3204      	adds	r2, #4
 8001062:	7812      	ldrb	r2, [r2, #0]
 8001064:	4610      	mov	r0, r2
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	6811      	ldr	r1, [r2, #0]
 800106a:	ea43 0200 	orr.w	r2, r3, r0
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	011b      	lsls	r3, r3, #4
 8001072:	440b      	add	r3, r1
 8001074:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001078:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3303      	adds	r3, #3
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	061a      	lsls	r2, r3, #24
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3302      	adds	r3, #2
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	041b      	lsls	r3, r3, #16
 800108a:	431a      	orrs	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3301      	adds	r3, #1
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	021b      	lsls	r3, r3, #8
 8001094:	4313      	orrs	r3, r2
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	7812      	ldrb	r2, [r2, #0]
 800109a:	4610      	mov	r0, r2
 800109c:	68fa      	ldr	r2, [r7, #12]
 800109e:	6811      	ldr	r1, [r2, #0]
 80010a0:	ea43 0200 	orr.w	r2, r3, r0
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	011b      	lsls	r3, r3, #4
 80010a8:	440b      	add	r3, r1
 80010aa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80010ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	3318      	adds	r3, #24
 80010b8:	011b      	lsls	r3, r3, #4
 80010ba:	4413      	add	r3, r2
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	6811      	ldr	r1, [r2, #0]
 80010c2:	f043 0201 	orr.w	r2, r3, #1
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	3318      	adds	r3, #24
 80010ca:	011b      	lsls	r3, r3, #4
 80010cc:	440b      	add	r3, r1
 80010ce:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80010d0:	2300      	movs	r3, #0
 80010d2:	e00e      	b.n	80010f2 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010d8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	e006      	b.n	80010f2 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
  }
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3724      	adds	r7, #36	; 0x24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80010fe:	b480      	push	{r7}
 8001100:	b085      	sub	sp, #20
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
 8001106:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800110e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d002      	beq.n	800111c <HAL_CAN_ActivateNotification+0x1e>
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	2b02      	cmp	r3, #2
 800111a:	d109      	bne.n	8001130 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	6959      	ldr	r1, [r3, #20]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	683a      	ldr	r2, [r7, #0]
 8001128:	430a      	orrs	r2, r1
 800112a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800112c:	2300      	movs	r3, #0
 800112e:	e006      	b.n	800113e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001134:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800113c:	2301      	movs	r3, #1
  }
}
 800113e:	4618      	mov	r0, r3
 8001140:	3714      	adds	r7, #20
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
	...

0800114c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f003 0307 	and.w	r3, r3, #7
 800115a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800115c:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <__NVIC_SetPriorityGrouping+0x44>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001162:	68ba      	ldr	r2, [r7, #8]
 8001164:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001168:	4013      	ands	r3, r2
 800116a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001174:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001178:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800117c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800117e:	4a04      	ldr	r2, [pc, #16]	; (8001190 <__NVIC_SetPriorityGrouping+0x44>)
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	60d3      	str	r3, [r2, #12]
}
 8001184:	bf00      	nop
 8001186:	3714      	adds	r7, #20
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	e000ed00 	.word	0xe000ed00

08001194 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001198:	4b04      	ldr	r3, [pc, #16]	; (80011ac <__NVIC_GetPriorityGrouping+0x18>)
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	0a1b      	lsrs	r3, r3, #8
 800119e:	f003 0307 	and.w	r3, r3, #7
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	db0b      	blt.n	80011da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	f003 021f 	and.w	r2, r3, #31
 80011c8:	4907      	ldr	r1, [pc, #28]	; (80011e8 <__NVIC_EnableIRQ+0x38>)
 80011ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ce:	095b      	lsrs	r3, r3, #5
 80011d0:	2001      	movs	r0, #1
 80011d2:	fa00 f202 	lsl.w	r2, r0, r2
 80011d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	e000e100 	.word	0xe000e100

080011ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	6039      	str	r1, [r7, #0]
 80011f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	db0a      	blt.n	8001216 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	b2da      	uxtb	r2, r3
 8001204:	490c      	ldr	r1, [pc, #48]	; (8001238 <__NVIC_SetPriority+0x4c>)
 8001206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120a:	0112      	lsls	r2, r2, #4
 800120c:	b2d2      	uxtb	r2, r2
 800120e:	440b      	add	r3, r1
 8001210:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001214:	e00a      	b.n	800122c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	b2da      	uxtb	r2, r3
 800121a:	4908      	ldr	r1, [pc, #32]	; (800123c <__NVIC_SetPriority+0x50>)
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	f003 030f 	and.w	r3, r3, #15
 8001222:	3b04      	subs	r3, #4
 8001224:	0112      	lsls	r2, r2, #4
 8001226:	b2d2      	uxtb	r2, r2
 8001228:	440b      	add	r3, r1
 800122a:	761a      	strb	r2, [r3, #24]
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	e000e100 	.word	0xe000e100
 800123c:	e000ed00 	.word	0xe000ed00

08001240 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001240:	b480      	push	{r7}
 8001242:	b089      	sub	sp, #36	; 0x24
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f003 0307 	and.w	r3, r3, #7
 8001252:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	f1c3 0307 	rsb	r3, r3, #7
 800125a:	2b04      	cmp	r3, #4
 800125c:	bf28      	it	cs
 800125e:	2304      	movcs	r3, #4
 8001260:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	3304      	adds	r3, #4
 8001266:	2b06      	cmp	r3, #6
 8001268:	d902      	bls.n	8001270 <NVIC_EncodePriority+0x30>
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	3b03      	subs	r3, #3
 800126e:	e000      	b.n	8001272 <NVIC_EncodePriority+0x32>
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001274:	f04f 32ff 	mov.w	r2, #4294967295
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	fa02 f303 	lsl.w	r3, r2, r3
 800127e:	43da      	mvns	r2, r3
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	401a      	ands	r2, r3
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001288:	f04f 31ff 	mov.w	r1, #4294967295
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	fa01 f303 	lsl.w	r3, r1, r3
 8001292:	43d9      	mvns	r1, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001298:	4313      	orrs	r3, r2
         );
}
 800129a:	4618      	mov	r0, r3
 800129c:	3724      	adds	r7, #36	; 0x24
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b082      	sub	sp, #8
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f7ff ff4c 	bl	800114c <__NVIC_SetPriorityGrouping>
}
 80012b4:	bf00      	nop
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
 80012c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012ce:	f7ff ff61 	bl	8001194 <__NVIC_GetPriorityGrouping>
 80012d2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	68b9      	ldr	r1, [r7, #8]
 80012d8:	6978      	ldr	r0, [r7, #20]
 80012da:	f7ff ffb1 	bl	8001240 <NVIC_EncodePriority>
 80012de:	4602      	mov	r2, r0
 80012e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012e4:	4611      	mov	r1, r2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff ff80 	bl	80011ec <__NVIC_SetPriority>
}
 80012ec:	bf00      	nop
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff ff54 	bl	80011b0 <__NVIC_EnableIRQ>
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001310:	b480      	push	{r7}
 8001312:	b087      	sub	sp, #28
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800131e:	e166      	b.n	80015ee <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	2101      	movs	r1, #1
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	fa01 f303 	lsl.w	r3, r1, r3
 800132c:	4013      	ands	r3, r2
 800132e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2b00      	cmp	r3, #0
 8001334:	f000 8158 	beq.w	80015e8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	2b01      	cmp	r3, #1
 8001342:	d005      	beq.n	8001350 <HAL_GPIO_Init+0x40>
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f003 0303 	and.w	r3, r3, #3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d130      	bne.n	80013b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	2203      	movs	r2, #3
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	43db      	mvns	r3, r3
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	4013      	ands	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	68da      	ldr	r2, [r3, #12]
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	fa02 f303 	lsl.w	r3, r2, r3
 8001374:	693a      	ldr	r2, [r7, #16]
 8001376:	4313      	orrs	r3, r2
 8001378:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001386:	2201      	movs	r2, #1
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43db      	mvns	r3, r3
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	4013      	ands	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	091b      	lsrs	r3, r3, #4
 800139c:	f003 0201 	and.w	r2, r3, #1
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f003 0303 	and.w	r3, r3, #3
 80013ba:	2b03      	cmp	r3, #3
 80013bc:	d017      	beq.n	80013ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	2203      	movs	r2, #3
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43db      	mvns	r3, r3
 80013d0:	693a      	ldr	r2, [r7, #16]
 80013d2:	4013      	ands	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	fa02 f303 	lsl.w	r3, r2, r3
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f003 0303 	and.w	r3, r3, #3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d123      	bne.n	8001442 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	08da      	lsrs	r2, r3, #3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	3208      	adds	r2, #8
 8001402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001406:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	220f      	movs	r2, #15
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	43db      	mvns	r3, r3
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	4013      	ands	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	691a      	ldr	r2, [r3, #16]
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	f003 0307 	and.w	r3, r3, #7
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	4313      	orrs	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	08da      	lsrs	r2, r3, #3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3208      	adds	r2, #8
 800143c:	6939      	ldr	r1, [r7, #16]
 800143e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	2203      	movs	r2, #3
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	43db      	mvns	r3, r3
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	4013      	ands	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f003 0203 	and.w	r2, r3, #3
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	4313      	orrs	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800147e:	2b00      	cmp	r3, #0
 8001480:	f000 80b2 	beq.w	80015e8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001484:	4b61      	ldr	r3, [pc, #388]	; (800160c <HAL_GPIO_Init+0x2fc>)
 8001486:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001488:	4a60      	ldr	r2, [pc, #384]	; (800160c <HAL_GPIO_Init+0x2fc>)
 800148a:	f043 0301 	orr.w	r3, r3, #1
 800148e:	6613      	str	r3, [r2, #96]	; 0x60
 8001490:	4b5e      	ldr	r3, [pc, #376]	; (800160c <HAL_GPIO_Init+0x2fc>)
 8001492:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800149c:	4a5c      	ldr	r2, [pc, #368]	; (8001610 <HAL_GPIO_Init+0x300>)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	089b      	lsrs	r3, r3, #2
 80014a2:	3302      	adds	r3, #2
 80014a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	f003 0303 	and.w	r3, r3, #3
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	220f      	movs	r2, #15
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	43db      	mvns	r3, r3
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80014c6:	d02b      	beq.n	8001520 <HAL_GPIO_Init+0x210>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	4a52      	ldr	r2, [pc, #328]	; (8001614 <HAL_GPIO_Init+0x304>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d025      	beq.n	800151c <HAL_GPIO_Init+0x20c>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	4a51      	ldr	r2, [pc, #324]	; (8001618 <HAL_GPIO_Init+0x308>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d01f      	beq.n	8001518 <HAL_GPIO_Init+0x208>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a50      	ldr	r2, [pc, #320]	; (800161c <HAL_GPIO_Init+0x30c>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d019      	beq.n	8001514 <HAL_GPIO_Init+0x204>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4a4f      	ldr	r2, [pc, #316]	; (8001620 <HAL_GPIO_Init+0x310>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d013      	beq.n	8001510 <HAL_GPIO_Init+0x200>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a4e      	ldr	r2, [pc, #312]	; (8001624 <HAL_GPIO_Init+0x314>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d00d      	beq.n	800150c <HAL_GPIO_Init+0x1fc>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4a4d      	ldr	r2, [pc, #308]	; (8001628 <HAL_GPIO_Init+0x318>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d007      	beq.n	8001508 <HAL_GPIO_Init+0x1f8>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	4a4c      	ldr	r2, [pc, #304]	; (800162c <HAL_GPIO_Init+0x31c>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d101      	bne.n	8001504 <HAL_GPIO_Init+0x1f4>
 8001500:	2307      	movs	r3, #7
 8001502:	e00e      	b.n	8001522 <HAL_GPIO_Init+0x212>
 8001504:	2308      	movs	r3, #8
 8001506:	e00c      	b.n	8001522 <HAL_GPIO_Init+0x212>
 8001508:	2306      	movs	r3, #6
 800150a:	e00a      	b.n	8001522 <HAL_GPIO_Init+0x212>
 800150c:	2305      	movs	r3, #5
 800150e:	e008      	b.n	8001522 <HAL_GPIO_Init+0x212>
 8001510:	2304      	movs	r3, #4
 8001512:	e006      	b.n	8001522 <HAL_GPIO_Init+0x212>
 8001514:	2303      	movs	r3, #3
 8001516:	e004      	b.n	8001522 <HAL_GPIO_Init+0x212>
 8001518:	2302      	movs	r3, #2
 800151a:	e002      	b.n	8001522 <HAL_GPIO_Init+0x212>
 800151c:	2301      	movs	r3, #1
 800151e:	e000      	b.n	8001522 <HAL_GPIO_Init+0x212>
 8001520:	2300      	movs	r3, #0
 8001522:	697a      	ldr	r2, [r7, #20]
 8001524:	f002 0203 	and.w	r2, r2, #3
 8001528:	0092      	lsls	r2, r2, #2
 800152a:	4093      	lsls	r3, r2
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	4313      	orrs	r3, r2
 8001530:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001532:	4937      	ldr	r1, [pc, #220]	; (8001610 <HAL_GPIO_Init+0x300>)
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	089b      	lsrs	r3, r3, #2
 8001538:	3302      	adds	r3, #2
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001540:	4b3b      	ldr	r3, [pc, #236]	; (8001630 <HAL_GPIO_Init+0x320>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	43db      	mvns	r3, r3
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	4013      	ands	r3, r2
 800154e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d003      	beq.n	8001564 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001564:	4a32      	ldr	r2, [pc, #200]	; (8001630 <HAL_GPIO_Init+0x320>)
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800156a:	4b31      	ldr	r3, [pc, #196]	; (8001630 <HAL_GPIO_Init+0x320>)
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	43db      	mvns	r3, r3
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	4013      	ands	r3, r2
 8001578:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d003      	beq.n	800158e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	4313      	orrs	r3, r2
 800158c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800158e:	4a28      	ldr	r2, [pc, #160]	; (8001630 <HAL_GPIO_Init+0x320>)
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001594:	4b26      	ldr	r3, [pc, #152]	; (8001630 <HAL_GPIO_Init+0x320>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	43db      	mvns	r3, r3
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	4013      	ands	r3, r2
 80015a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d003      	beq.n	80015b8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80015b0:	693a      	ldr	r2, [r7, #16]
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015b8:	4a1d      	ldr	r2, [pc, #116]	; (8001630 <HAL_GPIO_Init+0x320>)
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80015be:	4b1c      	ldr	r3, [pc, #112]	; (8001630 <HAL_GPIO_Init+0x320>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	43db      	mvns	r3, r3
 80015c8:	693a      	ldr	r2, [r7, #16]
 80015ca:	4013      	ands	r3, r2
 80015cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d003      	beq.n	80015e2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	4313      	orrs	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015e2:	4a13      	ldr	r2, [pc, #76]	; (8001630 <HAL_GPIO_Init+0x320>)
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	3301      	adds	r3, #1
 80015ec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	fa22 f303 	lsr.w	r3, r2, r3
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f47f ae91 	bne.w	8001320 <HAL_GPIO_Init+0x10>
  }
}
 80015fe:	bf00      	nop
 8001600:	bf00      	nop
 8001602:	371c      	adds	r7, #28
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	40021000 	.word	0x40021000
 8001610:	40010000 	.word	0x40010000
 8001614:	48000400 	.word	0x48000400
 8001618:	48000800 	.word	0x48000800
 800161c:	48000c00 	.word	0x48000c00
 8001620:	48001000 	.word	0x48001000
 8001624:	48001400 	.word	0x48001400
 8001628:	48001800 	.word	0x48001800
 800162c:	48001c00 	.word	0x48001c00
 8001630:	40010400 	.word	0x40010400

08001634 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	460b      	mov	r3, r1
 800163e:	807b      	strh	r3, [r7, #2]
 8001640:	4613      	mov	r3, r2
 8001642:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001644:	787b      	ldrb	r3, [r7, #1]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d003      	beq.n	8001652 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800164a:	887a      	ldrh	r2, [r7, #2]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001650:	e002      	b.n	8001658 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001652:	887a      	ldrh	r2, [r7, #2]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	460b      	mov	r3, r1
 800166e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	695b      	ldr	r3, [r3, #20]
 8001674:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001676:	887a      	ldrh	r2, [r7, #2]
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	4013      	ands	r3, r2
 800167c:	041a      	lsls	r2, r3, #16
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	43d9      	mvns	r1, r3
 8001682:	887b      	ldrh	r3, [r7, #2]
 8001684:	400b      	ands	r3, r1
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	619a      	str	r2, [r3, #24]
}
 800168c:	bf00      	nop
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80016a2:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016a4:	695a      	ldr	r2, [r3, #20]
 80016a6:	88fb      	ldrh	r3, [r7, #6]
 80016a8:	4013      	ands	r3, r2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d006      	beq.n	80016bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016ae:	4a05      	ldr	r2, [pc, #20]	; (80016c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016b0:	88fb      	ldrh	r3, [r7, #6]
 80016b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016b4:	88fb      	ldrh	r3, [r7, #6]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7fe fe4e 	bl	8000358 <HAL_GPIO_EXTI_Callback>
  }
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40010400 	.word	0x40010400

080016c8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80016cc:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <HAL_PWREx_GetVoltageRange+0x3c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80016d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016d8:	d102      	bne.n	80016e0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80016da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016de:	e00b      	b.n	80016f8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80016e0:	4b08      	ldr	r3, [pc, #32]	; (8001704 <HAL_PWREx_GetVoltageRange+0x3c>)
 80016e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80016e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016ee:	d102      	bne.n	80016f6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80016f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016f4:	e000      	b.n	80016f8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80016f6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	40007000 	.word	0x40007000

08001708 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d141      	bne.n	800179a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001716:	4b4b      	ldr	r3, [pc, #300]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800171e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001722:	d131      	bne.n	8001788 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001724:	4b47      	ldr	r3, [pc, #284]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001726:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800172a:	4a46      	ldr	r2, [pc, #280]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800172c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001730:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001734:	4b43      	ldr	r3, [pc, #268]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800173c:	4a41      	ldr	r2, [pc, #260]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800173e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001742:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001744:	4b40      	ldr	r3, [pc, #256]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2232      	movs	r2, #50	; 0x32
 800174a:	fb02 f303 	mul.w	r3, r2, r3
 800174e:	4a3f      	ldr	r2, [pc, #252]	; (800184c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001750:	fba2 2303 	umull	r2, r3, r2, r3
 8001754:	0c9b      	lsrs	r3, r3, #18
 8001756:	3301      	adds	r3, #1
 8001758:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800175a:	e002      	b.n	8001762 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	3b01      	subs	r3, #1
 8001760:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001762:	4b38      	ldr	r3, [pc, #224]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800176a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800176e:	d102      	bne.n	8001776 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d1f2      	bne.n	800175c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001776:	4b33      	ldr	r3, [pc, #204]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800177e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001782:	d158      	bne.n	8001836 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e057      	b.n	8001838 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001788:	4b2e      	ldr	r3, [pc, #184]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800178a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800178e:	4a2d      	ldr	r2, [pc, #180]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001790:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001794:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001798:	e04d      	b.n	8001836 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017a0:	d141      	bne.n	8001826 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80017a2:	4b28      	ldr	r3, [pc, #160]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017ae:	d131      	bne.n	8001814 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80017b0:	4b24      	ldr	r3, [pc, #144]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80017b6:	4a23      	ldr	r2, [pc, #140]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80017c0:	4b20      	ldr	r3, [pc, #128]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80017c8:	4a1e      	ldr	r2, [pc, #120]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80017d0:	4b1d      	ldr	r3, [pc, #116]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2232      	movs	r2, #50	; 0x32
 80017d6:	fb02 f303 	mul.w	r3, r2, r3
 80017da:	4a1c      	ldr	r2, [pc, #112]	; (800184c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80017dc:	fba2 2303 	umull	r2, r3, r2, r3
 80017e0:	0c9b      	lsrs	r3, r3, #18
 80017e2:	3301      	adds	r3, #1
 80017e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017e6:	e002      	b.n	80017ee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	3b01      	subs	r3, #1
 80017ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017ee:	4b15      	ldr	r3, [pc, #84]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017f0:	695b      	ldr	r3, [r3, #20]
 80017f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017fa:	d102      	bne.n	8001802 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1f2      	bne.n	80017e8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001802:	4b10      	ldr	r3, [pc, #64]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800180a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800180e:	d112      	bne.n	8001836 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e011      	b.n	8001838 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001814:	4b0b      	ldr	r3, [pc, #44]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001816:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800181a:	4a0a      	ldr	r2, [pc, #40]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800181c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001820:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001824:	e007      	b.n	8001836 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001826:	4b07      	ldr	r3, [pc, #28]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800182e:	4a05      	ldr	r2, [pc, #20]	; (8001844 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001830:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001834:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	40007000 	.word	0x40007000
 8001848:	20000000 	.word	0x20000000
 800184c:	431bde83 	.word	0x431bde83

08001850 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08a      	sub	sp, #40	; 0x28
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d102      	bne.n	8001864 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	f000 bc68 	b.w	8002134 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001864:	4b97      	ldr	r3, [pc, #604]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f003 030c 	and.w	r3, r3, #12
 800186c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800186e:	4b95      	ldr	r3, [pc, #596]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001870:	68db      	ldr	r3, [r3, #12]
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0310 	and.w	r3, r3, #16
 8001880:	2b00      	cmp	r3, #0
 8001882:	f000 80e6 	beq.w	8001a52 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001886:	6a3b      	ldr	r3, [r7, #32]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d007      	beq.n	800189c <HAL_RCC_OscConfig+0x4c>
 800188c:	6a3b      	ldr	r3, [r7, #32]
 800188e:	2b0c      	cmp	r3, #12
 8001890:	f040 808d 	bne.w	80019ae <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	2b01      	cmp	r3, #1
 8001898:	f040 8089 	bne.w	80019ae <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800189c:	4b89      	ldr	r3, [pc, #548]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0302 	and.w	r3, r3, #2
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d006      	beq.n	80018b6 <HAL_RCC_OscConfig+0x66>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	69db      	ldr	r3, [r3, #28]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d102      	bne.n	80018b6 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	f000 bc3f 	b.w	8002134 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018ba:	4b82      	ldr	r3, [pc, #520]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0308 	and.w	r3, r3, #8
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d004      	beq.n	80018d0 <HAL_RCC_OscConfig+0x80>
 80018c6:	4b7f      	ldr	r3, [pc, #508]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018ce:	e005      	b.n	80018dc <HAL_RCC_OscConfig+0x8c>
 80018d0:	4b7c      	ldr	r3, [pc, #496]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80018d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018d6:	091b      	lsrs	r3, r3, #4
 80018d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018dc:	4293      	cmp	r3, r2
 80018de:	d224      	bcs.n	800192a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e4:	4618      	mov	r0, r3
 80018e6:	f000 fe49 	bl	800257c <RCC_SetFlashLatencyFromMSIRange>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d002      	beq.n	80018f6 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	f000 bc1f 	b.w	8002134 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018f6:	4b73      	ldr	r3, [pc, #460]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a72      	ldr	r2, [pc, #456]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80018fc:	f043 0308 	orr.w	r3, r3, #8
 8001900:	6013      	str	r3, [r2, #0]
 8001902:	4b70      	ldr	r3, [pc, #448]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190e:	496d      	ldr	r1, [pc, #436]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001910:	4313      	orrs	r3, r2
 8001912:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001914:	4b6b      	ldr	r3, [pc, #428]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a1b      	ldr	r3, [r3, #32]
 8001920:	021b      	lsls	r3, r3, #8
 8001922:	4968      	ldr	r1, [pc, #416]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001924:	4313      	orrs	r3, r2
 8001926:	604b      	str	r3, [r1, #4]
 8001928:	e025      	b.n	8001976 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800192a:	4b66      	ldr	r3, [pc, #408]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a65      	ldr	r2, [pc, #404]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001930:	f043 0308 	orr.w	r3, r3, #8
 8001934:	6013      	str	r3, [r2, #0]
 8001936:	4b63      	ldr	r3, [pc, #396]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001942:	4960      	ldr	r1, [pc, #384]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001944:	4313      	orrs	r3, r2
 8001946:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001948:	4b5e      	ldr	r3, [pc, #376]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	021b      	lsls	r3, r3, #8
 8001956:	495b      	ldr	r1, [pc, #364]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001958:	4313      	orrs	r3, r2
 800195a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800195c:	6a3b      	ldr	r3, [r7, #32]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d109      	bne.n	8001976 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001966:	4618      	mov	r0, r3
 8001968:	f000 fe08 	bl	800257c <RCC_SetFlashLatencyFromMSIRange>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e3de      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001976:	f000 fd21 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 800197a:	4602      	mov	r2, r0
 800197c:	4b51      	ldr	r3, [pc, #324]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	091b      	lsrs	r3, r3, #4
 8001982:	f003 030f 	and.w	r3, r3, #15
 8001986:	4950      	ldr	r1, [pc, #320]	; (8001ac8 <HAL_RCC_OscConfig+0x278>)
 8001988:	5ccb      	ldrb	r3, [r1, r3]
 800198a:	f003 031f 	and.w	r3, r3, #31
 800198e:	fa22 f303 	lsr.w	r3, r2, r3
 8001992:	4a4e      	ldr	r2, [pc, #312]	; (8001acc <HAL_RCC_OscConfig+0x27c>)
 8001994:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001996:	4b4e      	ldr	r3, [pc, #312]	; (8001ad0 <HAL_RCC_OscConfig+0x280>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe ff4c 	bl	8000838 <HAL_InitTick>
 80019a0:	4603      	mov	r3, r0
 80019a2:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80019a4:	7dfb      	ldrb	r3, [r7, #23]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d052      	beq.n	8001a50 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80019aa:	7dfb      	ldrb	r3, [r7, #23]
 80019ac:	e3c2      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d032      	beq.n	8001a1c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80019b6:	4b43      	ldr	r3, [pc, #268]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a42      	ldr	r2, [pc, #264]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019c2:	f7ff f893 	bl	8000aec <HAL_GetTick>
 80019c6:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019ca:	f7ff f88f 	bl	8000aec <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e3ab      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019dc:	4b39      	ldr	r3, [pc, #228]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0302 	and.w	r3, r3, #2
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f0      	beq.n	80019ca <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019e8:	4b36      	ldr	r3, [pc, #216]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a35      	ldr	r2, [pc, #212]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80019ee:	f043 0308 	orr.w	r3, r3, #8
 80019f2:	6013      	str	r3, [r2, #0]
 80019f4:	4b33      	ldr	r3, [pc, #204]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a00:	4930      	ldr	r1, [pc, #192]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a06:	4b2f      	ldr	r3, [pc, #188]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	021b      	lsls	r3, r3, #8
 8001a14:	492b      	ldr	r1, [pc, #172]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	604b      	str	r3, [r1, #4]
 8001a1a:	e01a      	b.n	8001a52 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a1c:	4b29      	ldr	r3, [pc, #164]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a28      	ldr	r2, [pc, #160]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a22:	f023 0301 	bic.w	r3, r3, #1
 8001a26:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a28:	f7ff f860 	bl	8000aec <HAL_GetTick>
 8001a2c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a30:	f7ff f85c 	bl	8000aec <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e378      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a42:	4b20      	ldr	r3, [pc, #128]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1f0      	bne.n	8001a30 <HAL_RCC_OscConfig+0x1e0>
 8001a4e:	e000      	b.n	8001a52 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d073      	beq.n	8001b46 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a5e:	6a3b      	ldr	r3, [r7, #32]
 8001a60:	2b08      	cmp	r3, #8
 8001a62:	d005      	beq.n	8001a70 <HAL_RCC_OscConfig+0x220>
 8001a64:	6a3b      	ldr	r3, [r7, #32]
 8001a66:	2b0c      	cmp	r3, #12
 8001a68:	d10e      	bne.n	8001a88 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	2b03      	cmp	r3, #3
 8001a6e:	d10b      	bne.n	8001a88 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a70:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d063      	beq.n	8001b44 <HAL_RCC_OscConfig+0x2f4>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d15f      	bne.n	8001b44 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e355      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a90:	d106      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x250>
 8001a92:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a0b      	ldr	r2, [pc, #44]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a9c:	6013      	str	r3, [r2, #0]
 8001a9e:	e025      	b.n	8001aec <HAL_RCC_OscConfig+0x29c>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001aa8:	d114      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x284>
 8001aaa:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a05      	ldr	r2, [pc, #20]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001ab0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ab4:	6013      	str	r3, [r2, #0]
 8001ab6:	4b03      	ldr	r3, [pc, #12]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a02      	ldr	r2, [pc, #8]	; (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac0:	6013      	str	r3, [r2, #0]
 8001ac2:	e013      	b.n	8001aec <HAL_RCC_OscConfig+0x29c>
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	08002d40 	.word	0x08002d40
 8001acc:	20000000 	.word	0x20000000
 8001ad0:	20000004 	.word	0x20000004
 8001ad4:	4b8f      	ldr	r3, [pc, #572]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a8e      	ldr	r2, [pc, #568]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001ada:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ade:	6013      	str	r3, [r2, #0]
 8001ae0:	4b8c      	ldr	r3, [pc, #560]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a8b      	ldr	r2, [pc, #556]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001ae6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d013      	beq.n	8001b1c <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af4:	f7fe fffa 	bl	8000aec <HAL_GetTick>
 8001af8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001afc:	f7fe fff6 	bl	8000aec <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b64      	cmp	r3, #100	; 0x64
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e312      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b0e:	4b81      	ldr	r3, [pc, #516]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d0f0      	beq.n	8001afc <HAL_RCC_OscConfig+0x2ac>
 8001b1a:	e014      	b.n	8001b46 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1c:	f7fe ffe6 	bl	8000aec <HAL_GetTick>
 8001b20:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b24:	f7fe ffe2 	bl	8000aec <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b64      	cmp	r3, #100	; 0x64
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e2fe      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b36:	4b77      	ldr	r3, [pc, #476]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1f0      	bne.n	8001b24 <HAL_RCC_OscConfig+0x2d4>
 8001b42:	e000      	b.n	8001b46 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d060      	beq.n	8001c14 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001b52:	6a3b      	ldr	r3, [r7, #32]
 8001b54:	2b04      	cmp	r3, #4
 8001b56:	d005      	beq.n	8001b64 <HAL_RCC_OscConfig+0x314>
 8001b58:	6a3b      	ldr	r3, [r7, #32]
 8001b5a:	2b0c      	cmp	r3, #12
 8001b5c:	d119      	bne.n	8001b92 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d116      	bne.n	8001b92 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b64:	4b6b      	ldr	r3, [pc, #428]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d005      	beq.n	8001b7c <HAL_RCC_OscConfig+0x32c>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d101      	bne.n	8001b7c <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e2db      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b7c:	4b65      	ldr	r3, [pc, #404]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	691b      	ldr	r3, [r3, #16]
 8001b88:	061b      	lsls	r3, r3, #24
 8001b8a:	4962      	ldr	r1, [pc, #392]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b90:	e040      	b.n	8001c14 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d023      	beq.n	8001be2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b9a:	4b5e      	ldr	r3, [pc, #376]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a5d      	ldr	r2, [pc, #372]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001ba0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ba4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba6:	f7fe ffa1 	bl	8000aec <HAL_GetTick>
 8001baa:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bae:	f7fe ff9d 	bl	8000aec <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e2b9      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bc0:	4b54      	ldr	r3, [pc, #336]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0f0      	beq.n	8001bae <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bcc:	4b51      	ldr	r3, [pc, #324]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	061b      	lsls	r3, r3, #24
 8001bda:	494e      	ldr	r1, [pc, #312]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	604b      	str	r3, [r1, #4]
 8001be0:	e018      	b.n	8001c14 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001be2:	4b4c      	ldr	r3, [pc, #304]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a4b      	ldr	r2, [pc, #300]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001be8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bee:	f7fe ff7d 	bl	8000aec <HAL_GetTick>
 8001bf2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bf6:	f7fe ff79 	bl	8000aec <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e295      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c08:	4b42      	ldr	r3, [pc, #264]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1f0      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0308 	and.w	r3, r3, #8
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 8082 	beq.w	8001d26 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d05f      	beq.n	8001cea <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8001c2a:	4b3a      	ldr	r3, [pc, #232]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c30:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	699a      	ldr	r2, [r3, #24]
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	f003 0310 	and.w	r3, r3, #16
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d037      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d006      	beq.n	8001c58 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e26d      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d01b      	beq.n	8001c9a <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8001c62:	4b2c      	ldr	r3, [pc, #176]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c68:	4a2a      	ldr	r2, [pc, #168]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c6a:	f023 0301 	bic.w	r3, r3, #1
 8001c6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c72:	f7fe ff3b 	bl	8000aec <HAL_GetTick>
 8001c76:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c7a:	f7fe ff37 	bl	8000aec <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b11      	cmp	r3, #17
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e253      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c8c:	4b21      	ldr	r3, [pc, #132]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1ef      	bne.n	8001c7a <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8001c9a:	4b1e      	ldr	r3, [pc, #120]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ca0:	f023 0210 	bic.w	r2, r3, #16
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	491a      	ldr	r1, [pc, #104]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cb0:	4b18      	ldr	r3, [pc, #96]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001cb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cb6:	4a17      	ldr	r2, [pc, #92]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cc0:	f7fe ff14 	bl	8000aec <HAL_GetTick>
 8001cc4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cc8:	f7fe ff10 	bl	8000aec <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b11      	cmp	r3, #17
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e22c      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cda:	4b0e      	ldr	r3, [pc, #56]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0ef      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x478>
 8001ce8:	e01d      	b.n	8001d26 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cea:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001cec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cf0:	4a08      	ldr	r2, [pc, #32]	; (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001cf2:	f023 0301 	bic.w	r3, r3, #1
 8001cf6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cfa:	f7fe fef7 	bl	8000aec <HAL_GetTick>
 8001cfe:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d00:	e00a      	b.n	8001d18 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d02:	f7fe fef3 	bl	8000aec <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b11      	cmp	r3, #17
 8001d0e:	d903      	bls.n	8001d18 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e20f      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
 8001d14:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d18:	4b83      	ldr	r3, [pc, #524]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1ed      	bne.n	8001d02 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0304 	and.w	r3, r3, #4
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f000 80bd 	beq.w	8001eae <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d34:	2300      	movs	r3, #0
 8001d36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d3a:	4b7b      	ldr	r3, [pc, #492]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d10e      	bne.n	8001d64 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d46:	4b78      	ldr	r3, [pc, #480]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4a:	4a77      	ldr	r2, [pc, #476]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001d4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d50:	6593      	str	r3, [r2, #88]	; 0x58
 8001d52:	4b75      	ldr	r3, [pc, #468]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d64:	4b71      	ldr	r3, [pc, #452]	; (8001f2c <HAL_RCC_OscConfig+0x6dc>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d118      	bne.n	8001da2 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d70:	4b6e      	ldr	r3, [pc, #440]	; (8001f2c <HAL_RCC_OscConfig+0x6dc>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a6d      	ldr	r2, [pc, #436]	; (8001f2c <HAL_RCC_OscConfig+0x6dc>)
 8001d76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d7c:	f7fe feb6 	bl	8000aec <HAL_GetTick>
 8001d80:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d84:	f7fe feb2 	bl	8000aec <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e1ce      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d96:	4b65      	ldr	r3, [pc, #404]	; (8001f2c <HAL_RCC_OscConfig+0x6dc>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d0f0      	beq.n	8001d84 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d02c      	beq.n	8001e08 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8001dae:	4b5e      	ldr	r3, [pc, #376]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001db4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dc0:	4959      	ldr	r1, [pc, #356]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d010      	beq.n	8001df6 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001dd4:	4b54      	ldr	r3, [pc, #336]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dda:	4a53      	ldr	r2, [pc, #332]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001ddc:	f043 0304 	orr.w	r3, r3, #4
 8001de0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001de4:	4b50      	ldr	r3, [pc, #320]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dea:	4a4f      	ldr	r2, [pc, #316]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001df4:	e018      	b.n	8001e28 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001df6:	4b4c      	ldr	r3, [pc, #304]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dfc:	4a4a      	ldr	r2, [pc, #296]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e06:	e00f      	b.n	8001e28 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e08:	4b47      	ldr	r3, [pc, #284]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e0e:	4a46      	ldr	r2, [pc, #280]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001e10:	f023 0301 	bic.w	r3, r3, #1
 8001e14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e18:	4b43      	ldr	r3, [pc, #268]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e1e:	4a42      	ldr	r2, [pc, #264]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001e20:	f023 0304 	bic.w	r3, r3, #4
 8001e24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d016      	beq.n	8001e5e <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e30:	f7fe fe5c 	bl	8000aec <HAL_GetTick>
 8001e34:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e36:	e00a      	b.n	8001e4e <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e38:	f7fe fe58 	bl	8000aec <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e172      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e4e:	4b36      	ldr	r3, [pc, #216]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e54:	f003 0302 	and.w	r3, r3, #2
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d0ed      	beq.n	8001e38 <HAL_RCC_OscConfig+0x5e8>
 8001e5c:	e01d      	b.n	8001e9a <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e5e:	f7fe fe45 	bl	8000aec <HAL_GetTick>
 8001e62:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e64:	e00a      	b.n	8001e7c <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e66:	f7fe fe41 	bl	8000aec <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e15b      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e7c:	4b2a      	ldr	r3, [pc, #168]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1ed      	bne.n	8001e66 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8001e8a:	4b27      	ldr	r3, [pc, #156]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e90:	4a25      	ldr	r2, [pc, #148]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001e92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d105      	bne.n	8001eae <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ea2:	4b21      	ldr	r3, [pc, #132]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea6:	4a20      	ldr	r2, [pc, #128]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001ea8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eac:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0320 	and.w	r3, r3, #32
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d041      	beq.n	8001f3e <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d01c      	beq.n	8001efc <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ec2:	4b19      	ldr	r3, [pc, #100]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001ec4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ec8:	4a17      	ldr	r2, [pc, #92]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001eca:	f043 0301 	orr.w	r3, r3, #1
 8001ece:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ed2:	f7fe fe0b 	bl	8000aec <HAL_GetTick>
 8001ed6:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001eda:	f7fe fe07 	bl	8000aec <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e123      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001eec:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001eee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0ef      	beq.n	8001eda <HAL_RCC_OscConfig+0x68a>
 8001efa:	e020      	b.n	8001f3e <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001efc:	4b0a      	ldr	r3, [pc, #40]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001efe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001f02:	4a09      	ldr	r2, [pc, #36]	; (8001f28 <HAL_RCC_OscConfig+0x6d8>)
 8001f04:	f023 0301 	bic.w	r3, r3, #1
 8001f08:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f0c:	f7fe fdee 	bl	8000aec <HAL_GetTick>
 8001f10:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001f12:	e00d      	b.n	8001f30 <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f14:	f7fe fdea 	bl	8000aec <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d906      	bls.n	8001f30 <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e106      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
 8001f26:	bf00      	nop
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001f30:	4b82      	ldr	r3, [pc, #520]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8001f32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1ea      	bne.n	8001f14 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f000 80f5 	beq.w	8002132 <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	f040 80cb 	bne.w	80020e8 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001f52:	4b7a      	ldr	r3, [pc, #488]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	f003 0203 	and.w	r2, r3, #3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d12c      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f70:	3b01      	subs	r3, #1
 8001f72:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d123      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f82:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d11b      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f92:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d113      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa2:	085b      	lsrs	r3, r3, #1
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d109      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb6:	085b      	lsrs	r3, r3, #1
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d06d      	beq.n	800209c <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fc0:	6a3b      	ldr	r3, [r7, #32]
 8001fc2:	2b0c      	cmp	r3, #12
 8001fc4:	d068      	beq.n	8002098 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001fc6:	4b5d      	ldr	r3, [pc, #372]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d105      	bne.n	8001fde <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001fd2:	4b5a      	ldr	r3, [pc, #360]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e0a8      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001fe2:	4b56      	ldr	r3, [pc, #344]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a55      	ldr	r2, [pc, #340]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8001fe8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001fee:	f7fe fd7d 	bl	8000aec <HAL_GetTick>
 8001ff2:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ff4:	e008      	b.n	8002008 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff6:	f7fe fd79 	bl	8000aec <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e095      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002008:	4b4c      	ldr	r3, [pc, #304]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1f0      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002014:	4b49      	ldr	r3, [pc, #292]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8002016:	68da      	ldr	r2, [r3, #12]
 8002018:	4b49      	ldr	r3, [pc, #292]	; (8002140 <HAL_RCC_OscConfig+0x8f0>)
 800201a:	4013      	ands	r3, r2
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002024:	3a01      	subs	r2, #1
 8002026:	0112      	lsls	r2, r2, #4
 8002028:	4311      	orrs	r1, r2
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800202e:	0212      	lsls	r2, r2, #8
 8002030:	4311      	orrs	r1, r2
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002036:	0852      	lsrs	r2, r2, #1
 8002038:	3a01      	subs	r2, #1
 800203a:	0552      	lsls	r2, r2, #21
 800203c:	4311      	orrs	r1, r2
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002042:	0852      	lsrs	r2, r2, #1
 8002044:	3a01      	subs	r2, #1
 8002046:	0652      	lsls	r2, r2, #25
 8002048:	4311      	orrs	r1, r2
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800204e:	06d2      	lsls	r2, r2, #27
 8002050:	430a      	orrs	r2, r1
 8002052:	493a      	ldr	r1, [pc, #232]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8002054:	4313      	orrs	r3, r2
 8002056:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002058:	4b38      	ldr	r3, [pc, #224]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a37      	ldr	r2, [pc, #220]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 800205e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002062:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002064:	4b35      	ldr	r3, [pc, #212]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	4a34      	ldr	r2, [pc, #208]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 800206a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800206e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002070:	f7fe fd3c 	bl	8000aec <HAL_GetTick>
 8002074:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002078:	f7fe fd38 	bl	8000aec <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e054      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800208a:	4b2c      	ldr	r3, [pc, #176]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d0f0      	beq.n	8002078 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002096:	e04c      	b.n	8002132 <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e04b      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800209c:	4b27      	ldr	r3, [pc, #156]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d144      	bne.n	8002132 <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80020a8:	4b24      	ldr	r3, [pc, #144]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a23      	ldr	r2, [pc, #140]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 80020ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020b4:	4b21      	ldr	r3, [pc, #132]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	4a20      	ldr	r2, [pc, #128]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 80020ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80020c0:	f7fe fd14 	bl	8000aec <HAL_GetTick>
 80020c4:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c8:	f7fe fd10 	bl	8000aec <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e02c      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020da:	4b18      	ldr	r3, [pc, #96]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d0f0      	beq.n	80020c8 <HAL_RCC_OscConfig+0x878>
 80020e6:	e024      	b.n	8002132 <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020e8:	6a3b      	ldr	r3, [r7, #32]
 80020ea:	2b0c      	cmp	r3, #12
 80020ec:	d01f      	beq.n	800212e <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ee:	4b13      	ldr	r3, [pc, #76]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a12      	ldr	r2, [pc, #72]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 80020f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020fa:	f7fe fcf7 	bl	8000aec <HAL_GetTick>
 80020fe:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002100:	e008      	b.n	8002114 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002102:	f7fe fcf3 	bl	8000aec <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d901      	bls.n	8002114 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e00f      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002114:	4b09      	ldr	r3, [pc, #36]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d1f0      	bne.n	8002102 <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002120:	4b06      	ldr	r3, [pc, #24]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	4905      	ldr	r1, [pc, #20]	; (800213c <HAL_RCC_OscConfig+0x8ec>)
 8002126:	4b07      	ldr	r3, [pc, #28]	; (8002144 <HAL_RCC_OscConfig+0x8f4>)
 8002128:	4013      	ands	r3, r2
 800212a:	60cb      	str	r3, [r1, #12]
 800212c:	e001      	b.n	8002132 <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e000      	b.n	8002134 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 8002132:	2300      	movs	r3, #0
}
 8002134:	4618      	mov	r0, r3
 8002136:	3728      	adds	r7, #40	; 0x28
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40021000 	.word	0x40021000
 8002140:	019d800c 	.word	0x019d800c
 8002144:	feeefffc 	.word	0xfeeefffc

08002148 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002152:	2300      	movs	r3, #0
 8002154:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d101      	bne.n	8002160 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e11d      	b.n	800239c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002160:	4b90      	ldr	r3, [pc, #576]	; (80023a4 <HAL_RCC_ClockConfig+0x25c>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 030f 	and.w	r3, r3, #15
 8002168:	683a      	ldr	r2, [r7, #0]
 800216a:	429a      	cmp	r2, r3
 800216c:	d910      	bls.n	8002190 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800216e:	4b8d      	ldr	r3, [pc, #564]	; (80023a4 <HAL_RCC_ClockConfig+0x25c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f023 020f 	bic.w	r2, r3, #15
 8002176:	498b      	ldr	r1, [pc, #556]	; (80023a4 <HAL_RCC_ClockConfig+0x25c>)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	4313      	orrs	r3, r2
 800217c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800217e:	4b89      	ldr	r3, [pc, #548]	; (80023a4 <HAL_RCC_ClockConfig+0x25c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	683a      	ldr	r2, [r7, #0]
 8002188:	429a      	cmp	r2, r3
 800218a:	d001      	beq.n	8002190 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e105      	b.n	800239c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d010      	beq.n	80021be <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	4b81      	ldr	r3, [pc, #516]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d908      	bls.n	80021be <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021ac:	4b7e      	ldr	r3, [pc, #504]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	497b      	ldr	r1, [pc, #492]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d079      	beq.n	80022be <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b03      	cmp	r3, #3
 80021d0:	d11e      	bne.n	8002210 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021d2:	4b75      	ldr	r3, [pc, #468]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e0dc      	b.n	800239c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80021e2:	f000 fa25 	bl	8002630 <RCC_GetSysClockFreqFromPLLSource>
 80021e6:	4603      	mov	r3, r0
 80021e8:	4a70      	ldr	r2, [pc, #448]	; (80023ac <HAL_RCC_ClockConfig+0x264>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d946      	bls.n	800227c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80021ee:	4b6e      	ldr	r3, [pc, #440]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d140      	bne.n	800227c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80021fa:	4b6b      	ldr	r3, [pc, #428]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002202:	4a69      	ldr	r2, [pc, #420]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 8002204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002208:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800220a:	2380      	movs	r3, #128	; 0x80
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	e035      	b.n	800227c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	2b02      	cmp	r3, #2
 8002216:	d107      	bne.n	8002228 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002218:	4b63      	ldr	r3, [pc, #396]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d115      	bne.n	8002250 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0b9      	b.n	800239c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d107      	bne.n	8002240 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002230:	4b5d      	ldr	r3, [pc, #372]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d109      	bne.n	8002250 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e0ad      	b.n	800239c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002240:	4b59      	ldr	r3, [pc, #356]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002248:	2b00      	cmp	r3, #0
 800224a:	d101      	bne.n	8002250 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e0a5      	b.n	800239c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002250:	f000 f8b4 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 8002254:	4603      	mov	r3, r0
 8002256:	4a55      	ldr	r2, [pc, #340]	; (80023ac <HAL_RCC_ClockConfig+0x264>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d90f      	bls.n	800227c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800225c:	4b52      	ldr	r3, [pc, #328]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d109      	bne.n	800227c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002268:	4b4f      	ldr	r3, [pc, #316]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002270:	4a4d      	ldr	r2, [pc, #308]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 8002272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002276:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002278:	2380      	movs	r3, #128	; 0x80
 800227a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800227c:	4b4a      	ldr	r3, [pc, #296]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f023 0203 	bic.w	r2, r3, #3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	4947      	ldr	r1, [pc, #284]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 800228a:	4313      	orrs	r3, r2
 800228c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800228e:	f7fe fc2d 	bl	8000aec <HAL_GetTick>
 8002292:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002294:	e00a      	b.n	80022ac <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002296:	f7fe fc29 	bl	8000aec <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e077      	b.n	800239c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ac:	4b3e      	ldr	r3, [pc, #248]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f003 020c 	and.w	r2, r3, #12
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d1eb      	bne.n	8002296 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	2b80      	cmp	r3, #128	; 0x80
 80022c2:	d105      	bne.n	80022d0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80022c4:	4b38      	ldr	r3, [pc, #224]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	4a37      	ldr	r2, [pc, #220]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80022ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022ce:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0302 	and.w	r3, r3, #2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d010      	beq.n	80022fe <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	4b31      	ldr	r3, [pc, #196]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d208      	bcs.n	80022fe <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022ec:	4b2e      	ldr	r3, [pc, #184]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	492b      	ldr	r1, [pc, #172]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022fe:	4b29      	ldr	r3, [pc, #164]	; (80023a4 <HAL_RCC_ClockConfig+0x25c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 030f 	and.w	r3, r3, #15
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	429a      	cmp	r2, r3
 800230a:	d210      	bcs.n	800232e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800230c:	4b25      	ldr	r3, [pc, #148]	; (80023a4 <HAL_RCC_ClockConfig+0x25c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f023 020f 	bic.w	r2, r3, #15
 8002314:	4923      	ldr	r1, [pc, #140]	; (80023a4 <HAL_RCC_ClockConfig+0x25c>)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	4313      	orrs	r3, r2
 800231a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800231c:	4b21      	ldr	r3, [pc, #132]	; (80023a4 <HAL_RCC_ClockConfig+0x25c>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 030f 	and.w	r3, r3, #15
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	429a      	cmp	r2, r3
 8002328:	d001      	beq.n	800232e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e036      	b.n	800239c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0304 	and.w	r3, r3, #4
 8002336:	2b00      	cmp	r3, #0
 8002338:	d008      	beq.n	800234c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800233a:	4b1b      	ldr	r3, [pc, #108]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	4918      	ldr	r1, [pc, #96]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 8002348:	4313      	orrs	r3, r2
 800234a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0308 	and.w	r3, r3, #8
 8002354:	2b00      	cmp	r3, #0
 8002356:	d009      	beq.n	800236c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002358:	4b13      	ldr	r3, [pc, #76]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	691b      	ldr	r3, [r3, #16]
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	4910      	ldr	r1, [pc, #64]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 8002368:	4313      	orrs	r3, r2
 800236a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800236c:	f000 f826 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 8002370:	4602      	mov	r2, r0
 8002372:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <HAL_RCC_ClockConfig+0x260>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	091b      	lsrs	r3, r3, #4
 8002378:	f003 030f 	and.w	r3, r3, #15
 800237c:	490c      	ldr	r1, [pc, #48]	; (80023b0 <HAL_RCC_ClockConfig+0x268>)
 800237e:	5ccb      	ldrb	r3, [r1, r3]
 8002380:	f003 031f 	and.w	r3, r3, #31
 8002384:	fa22 f303 	lsr.w	r3, r2, r3
 8002388:	4a0a      	ldr	r2, [pc, #40]	; (80023b4 <HAL_RCC_ClockConfig+0x26c>)
 800238a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800238c:	4b0a      	ldr	r3, [pc, #40]	; (80023b8 <HAL_RCC_ClockConfig+0x270>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe fa51 	bl	8000838 <HAL_InitTick>
 8002396:	4603      	mov	r3, r0
 8002398:	73fb      	strb	r3, [r7, #15]

  return status;
 800239a:	7bfb      	ldrb	r3, [r7, #15]
}
 800239c:	4618      	mov	r0, r3
 800239e:	3718      	adds	r7, #24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40022000 	.word	0x40022000
 80023a8:	40021000 	.word	0x40021000
 80023ac:	04c4b400 	.word	0x04c4b400
 80023b0:	08002d40 	.word	0x08002d40
 80023b4:	20000000 	.word	0x20000000
 80023b8:	20000004 	.word	0x20000004

080023bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	b089      	sub	sp, #36	; 0x24
 80023c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80023c2:	2300      	movs	r3, #0
 80023c4:	61fb      	str	r3, [r7, #28]
 80023c6:	2300      	movs	r3, #0
 80023c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023ca:	4b3e      	ldr	r3, [pc, #248]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f003 030c 	and.w	r3, r3, #12
 80023d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023d4:	4b3b      	ldr	r3, [pc, #236]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	f003 0303 	and.w	r3, r3, #3
 80023dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d005      	beq.n	80023f0 <HAL_RCC_GetSysClockFreq+0x34>
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	2b0c      	cmp	r3, #12
 80023e8:	d121      	bne.n	800242e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d11e      	bne.n	800242e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80023f0:	4b34      	ldr	r3, [pc, #208]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0308 	and.w	r3, r3, #8
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d107      	bne.n	800240c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80023fc:	4b31      	ldr	r3, [pc, #196]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80023fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002402:	0a1b      	lsrs	r3, r3, #8
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	61fb      	str	r3, [r7, #28]
 800240a:	e005      	b.n	8002418 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800240c:	4b2d      	ldr	r3, [pc, #180]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	091b      	lsrs	r3, r3, #4
 8002412:	f003 030f 	and.w	r3, r3, #15
 8002416:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002418:	4a2b      	ldr	r2, [pc, #172]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002420:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10d      	bne.n	8002444 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800242c:	e00a      	b.n	8002444 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	2b04      	cmp	r3, #4
 8002432:	d102      	bne.n	800243a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002434:	4b25      	ldr	r3, [pc, #148]	; (80024cc <HAL_RCC_GetSysClockFreq+0x110>)
 8002436:	61bb      	str	r3, [r7, #24]
 8002438:	e004      	b.n	8002444 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	2b08      	cmp	r3, #8
 800243e:	d101      	bne.n	8002444 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002440:	4b23      	ldr	r3, [pc, #140]	; (80024d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002442:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	2b0c      	cmp	r3, #12
 8002448:	d134      	bne.n	80024b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800244a:	4b1e      	ldr	r3, [pc, #120]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	2b02      	cmp	r3, #2
 8002458:	d003      	beq.n	8002462 <HAL_RCC_GetSysClockFreq+0xa6>
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	2b03      	cmp	r3, #3
 800245e:	d003      	beq.n	8002468 <HAL_RCC_GetSysClockFreq+0xac>
 8002460:	e005      	b.n	800246e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002462:	4b1a      	ldr	r3, [pc, #104]	; (80024cc <HAL_RCC_GetSysClockFreq+0x110>)
 8002464:	617b      	str	r3, [r7, #20]
      break;
 8002466:	e005      	b.n	8002474 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002468:	4b19      	ldr	r3, [pc, #100]	; (80024d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800246a:	617b      	str	r3, [r7, #20]
      break;
 800246c:	e002      	b.n	8002474 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	617b      	str	r3, [r7, #20]
      break;
 8002472:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002474:	4b13      	ldr	r3, [pc, #76]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	091b      	lsrs	r3, r3, #4
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	3301      	adds	r3, #1
 8002480:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002482:	4b10      	ldr	r3, [pc, #64]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	0a1b      	lsrs	r3, r3, #8
 8002488:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800248c:	697a      	ldr	r2, [r7, #20]
 800248e:	fb03 f202 	mul.w	r2, r3, r2
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	fbb2 f3f3 	udiv	r3, r2, r3
 8002498:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800249a:	4b0a      	ldr	r3, [pc, #40]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	0e5b      	lsrs	r3, r3, #25
 80024a0:	f003 0303 	and.w	r3, r3, #3
 80024a4:	3301      	adds	r3, #1
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80024b4:	69bb      	ldr	r3, [r7, #24]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3724      	adds	r7, #36	; 0x24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40021000 	.word	0x40021000
 80024c8:	08002d58 	.word	0x08002d58
 80024cc:	00f42400 	.word	0x00f42400
 80024d0:	007a1200 	.word	0x007a1200

080024d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024d8:	4b03      	ldr	r3, [pc, #12]	; (80024e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80024da:	681b      	ldr	r3, [r3, #0]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	20000000 	.word	0x20000000

080024ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80024f0:	f7ff fff0 	bl	80024d4 <HAL_RCC_GetHCLKFreq>
 80024f4:	4602      	mov	r2, r0
 80024f6:	4b06      	ldr	r3, [pc, #24]	; (8002510 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	0adb      	lsrs	r3, r3, #11
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	4904      	ldr	r1, [pc, #16]	; (8002514 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002502:	5ccb      	ldrb	r3, [r1, r3]
 8002504:	f003 031f 	and.w	r3, r3, #31
 8002508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800250c:	4618      	mov	r0, r3
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40021000 	.word	0x40021000
 8002514:	08002d50 	.word	0x08002d50

08002518 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	220f      	movs	r2, #15
 8002526:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002528:	4b12      	ldr	r3, [pc, #72]	; (8002574 <HAL_RCC_GetClockConfig+0x5c>)
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f003 0203 	and.w	r2, r3, #3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002534:	4b0f      	ldr	r3, [pc, #60]	; (8002574 <HAL_RCC_GetClockConfig+0x5c>)
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002540:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <HAL_RCC_GetClockConfig+0x5c>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800254c:	4b09      	ldr	r3, [pc, #36]	; (8002574 <HAL_RCC_GetClockConfig+0x5c>)
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	08db      	lsrs	r3, r3, #3
 8002552:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800255a:	4b07      	ldr	r3, [pc, #28]	; (8002578 <HAL_RCC_GetClockConfig+0x60>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 020f 	and.w	r2, r3, #15
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	601a      	str	r2, [r3, #0]
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	40021000 	.word	0x40021000
 8002578:	40022000 	.word	0x40022000

0800257c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002584:	2300      	movs	r3, #0
 8002586:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002588:	4b27      	ldr	r3, [pc, #156]	; (8002628 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800258a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002594:	f7ff f898 	bl	80016c8 <HAL_PWREx_GetVoltageRange>
 8002598:	6178      	str	r0, [r7, #20]
 800259a:	e014      	b.n	80025c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800259c:	4b22      	ldr	r3, [pc, #136]	; (8002628 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800259e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025a0:	4a21      	ldr	r2, [pc, #132]	; (8002628 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80025a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025a6:	6593      	str	r3, [r2, #88]	; 0x58
 80025a8:	4b1f      	ldr	r3, [pc, #124]	; (8002628 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80025aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80025b4:	f7ff f888 	bl	80016c8 <HAL_PWREx_GetVoltageRange>
 80025b8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80025ba:	4b1b      	ldr	r3, [pc, #108]	; (8002628 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80025bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025be:	4a1a      	ldr	r2, [pc, #104]	; (8002628 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80025c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025c4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025cc:	d10b      	bne.n	80025e6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b80      	cmp	r3, #128	; 0x80
 80025d2:	d913      	bls.n	80025fc <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2ba0      	cmp	r3, #160	; 0xa0
 80025d8:	d902      	bls.n	80025e0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025da:	2302      	movs	r3, #2
 80025dc:	613b      	str	r3, [r7, #16]
 80025de:	e00d      	b.n	80025fc <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025e0:	2301      	movs	r3, #1
 80025e2:	613b      	str	r3, [r7, #16]
 80025e4:	e00a      	b.n	80025fc <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b7f      	cmp	r3, #127	; 0x7f
 80025ea:	d902      	bls.n	80025f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80025ec:	2302      	movs	r3, #2
 80025ee:	613b      	str	r3, [r7, #16]
 80025f0:	e004      	b.n	80025fc <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b70      	cmp	r3, #112	; 0x70
 80025f6:	d101      	bne.n	80025fc <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025f8:	2301      	movs	r3, #1
 80025fa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80025fc:	4b0b      	ldr	r3, [pc, #44]	; (800262c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f023 020f 	bic.w	r2, r3, #15
 8002604:	4909      	ldr	r1, [pc, #36]	; (800262c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	4313      	orrs	r3, r2
 800260a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800260c:	4b07      	ldr	r3, [pc, #28]	; (800262c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 030f 	and.w	r3, r3, #15
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	429a      	cmp	r2, r3
 8002618:	d001      	beq.n	800261e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e000      	b.n	8002620 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3718      	adds	r7, #24
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40021000 	.word	0x40021000
 800262c:	40022000 	.word	0x40022000

08002630 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002630:	b480      	push	{r7}
 8002632:	b087      	sub	sp, #28
 8002634:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002636:	4b2d      	ldr	r3, [pc, #180]	; (80026ec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2b03      	cmp	r3, #3
 8002644:	d00b      	beq.n	800265e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2b03      	cmp	r3, #3
 800264a:	d825      	bhi.n	8002698 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d008      	beq.n	8002664 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2b02      	cmp	r3, #2
 8002656:	d11f      	bne.n	8002698 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002658:	4b25      	ldr	r3, [pc, #148]	; (80026f0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800265a:	613b      	str	r3, [r7, #16]
    break;
 800265c:	e01f      	b.n	800269e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800265e:	4b25      	ldr	r3, [pc, #148]	; (80026f4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002660:	613b      	str	r3, [r7, #16]
    break;
 8002662:	e01c      	b.n	800269e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002664:	4b21      	ldr	r3, [pc, #132]	; (80026ec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0308 	and.w	r3, r3, #8
 800266c:	2b00      	cmp	r3, #0
 800266e:	d107      	bne.n	8002680 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002670:	4b1e      	ldr	r3, [pc, #120]	; (80026ec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002672:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002676:	0a1b      	lsrs	r3, r3, #8
 8002678:	f003 030f 	and.w	r3, r3, #15
 800267c:	617b      	str	r3, [r7, #20]
 800267e:	e005      	b.n	800268c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002680:	4b1a      	ldr	r3, [pc, #104]	; (80026ec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	091b      	lsrs	r3, r3, #4
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800268c:	4a1a      	ldr	r2, [pc, #104]	; (80026f8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002694:	613b      	str	r3, [r7, #16]
    break;
 8002696:	e002      	b.n	800269e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	613b      	str	r3, [r7, #16]
    break;
 800269c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800269e:	4b13      	ldr	r3, [pc, #76]	; (80026ec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	091b      	lsrs	r3, r3, #4
 80026a4:	f003 030f 	and.w	r3, r3, #15
 80026a8:	3301      	adds	r3, #1
 80026aa:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80026ac:	4b0f      	ldr	r3, [pc, #60]	; (80026ec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	0a1b      	lsrs	r3, r3, #8
 80026b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	fb03 f202 	mul.w	r2, r3, r2
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80026c4:	4b09      	ldr	r3, [pc, #36]	; (80026ec <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	0e5b      	lsrs	r3, r3, #25
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	3301      	adds	r3, #1
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026dc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80026de:	683b      	ldr	r3, [r7, #0]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	371c      	adds	r7, #28
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	40021000 	.word	0x40021000
 80026f0:	00f42400 	.word	0x00f42400
 80026f4:	007a1200 	.word	0x007a1200
 80026f8:	08002d58 	.word	0x08002d58

080026fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e049      	b.n	80027a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d106      	bne.n	8002728 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 f841 	bl	80027aa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2202      	movs	r2, #2
 800272c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3304      	adds	r3, #4
 8002738:	4619      	mov	r1, r3
 800273a:	4610      	mov	r0, r2
 800273c:	f000 f9f8 	bl	8002b30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2201      	movs	r2, #1
 8002774:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}

080027aa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80027aa:	b480      	push	{r7}
 80027ac:	b083      	sub	sp, #12
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
	...

080027c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d001      	beq.n	80027d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e04f      	b.n	8002878 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2202      	movs	r2, #2
 80027dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68da      	ldr	r2, [r3, #12]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f042 0201 	orr.w	r2, r2, #1
 80027ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a23      	ldr	r2, [pc, #140]	; (8002884 <HAL_TIM_Base_Start_IT+0xc4>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d01d      	beq.n	8002836 <HAL_TIM_Base_Start_IT+0x76>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002802:	d018      	beq.n	8002836 <HAL_TIM_Base_Start_IT+0x76>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a1f      	ldr	r2, [pc, #124]	; (8002888 <HAL_TIM_Base_Start_IT+0xc8>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d013      	beq.n	8002836 <HAL_TIM_Base_Start_IT+0x76>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a1e      	ldr	r2, [pc, #120]	; (800288c <HAL_TIM_Base_Start_IT+0xcc>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d00e      	beq.n	8002836 <HAL_TIM_Base_Start_IT+0x76>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a1c      	ldr	r2, [pc, #112]	; (8002890 <HAL_TIM_Base_Start_IT+0xd0>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d009      	beq.n	8002836 <HAL_TIM_Base_Start_IT+0x76>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a1b      	ldr	r2, [pc, #108]	; (8002894 <HAL_TIM_Base_Start_IT+0xd4>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d004      	beq.n	8002836 <HAL_TIM_Base_Start_IT+0x76>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a19      	ldr	r2, [pc, #100]	; (8002898 <HAL_TIM_Base_Start_IT+0xd8>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d115      	bne.n	8002862 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689a      	ldr	r2, [r3, #8]
 800283c:	4b17      	ldr	r3, [pc, #92]	; (800289c <HAL_TIM_Base_Start_IT+0xdc>)
 800283e:	4013      	ands	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2b06      	cmp	r3, #6
 8002846:	d015      	beq.n	8002874 <HAL_TIM_Base_Start_IT+0xb4>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800284e:	d011      	beq.n	8002874 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f042 0201 	orr.w	r2, r2, #1
 800285e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002860:	e008      	b.n	8002874 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f042 0201 	orr.w	r2, r2, #1
 8002870:	601a      	str	r2, [r3, #0]
 8002872:	e000      	b.n	8002876 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002874:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	40012c00 	.word	0x40012c00
 8002888:	40000400 	.word	0x40000400
 800288c:	40000800 	.word	0x40000800
 8002890:	40000c00 	.word	0x40000c00
 8002894:	40013400 	.word	0x40013400
 8002898:	40014000 	.word	0x40014000
 800289c:	00010007 	.word	0x00010007

080028a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d122      	bne.n	80028fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d11b      	bne.n	80028fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f06f 0202 	mvn.w	r2, #2
 80028cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2201      	movs	r2, #1
 80028d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f000 f905 	bl	8002af2 <HAL_TIM_IC_CaptureCallback>
 80028e8:	e005      	b.n	80028f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 f8f7 	bl	8002ade <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 f908 	bl	8002b06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	2b04      	cmp	r3, #4
 8002908:	d122      	bne.n	8002950 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b04      	cmp	r3, #4
 8002916:	d11b      	bne.n	8002950 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f06f 0204 	mvn.w	r2, #4
 8002920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2202      	movs	r2, #2
 8002926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002932:	2b00      	cmp	r3, #0
 8002934:	d003      	beq.n	800293e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 f8db 	bl	8002af2 <HAL_TIM_IC_CaptureCallback>
 800293c:	e005      	b.n	800294a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f8cd 	bl	8002ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f000 f8de 	bl	8002b06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	f003 0308 	and.w	r3, r3, #8
 800295a:	2b08      	cmp	r3, #8
 800295c:	d122      	bne.n	80029a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f003 0308 	and.w	r3, r3, #8
 8002968:	2b08      	cmp	r3, #8
 800296a:	d11b      	bne.n	80029a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f06f 0208 	mvn.w	r2, #8
 8002974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2204      	movs	r2, #4
 800297a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	f003 0303 	and.w	r3, r3, #3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 f8b1 	bl	8002af2 <HAL_TIM_IC_CaptureCallback>
 8002990:	e005      	b.n	800299e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f8a3 	bl	8002ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 f8b4 	bl	8002b06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	f003 0310 	and.w	r3, r3, #16
 80029ae:	2b10      	cmp	r3, #16
 80029b0:	d122      	bne.n	80029f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	f003 0310 	and.w	r3, r3, #16
 80029bc:	2b10      	cmp	r3, #16
 80029be:	d11b      	bne.n	80029f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0210 	mvn.w	r2, #16
 80029c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2208      	movs	r2, #8
 80029ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f887 	bl	8002af2 <HAL_TIM_IC_CaptureCallback>
 80029e4:	e005      	b.n	80029f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f879 	bl	8002ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f88a 	bl	8002b06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d10e      	bne.n	8002a24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d107      	bne.n	8002a24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f06f 0201 	mvn.w	r2, #1
 8002a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7fd fdce 	bl	80005c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a2e:	2b80      	cmp	r3, #128	; 0x80
 8002a30:	d10e      	bne.n	8002a50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3c:	2b80      	cmp	r3, #128	; 0x80
 8002a3e:	d107      	bne.n	8002a50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f914 	bl	8002c78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a5e:	d10e      	bne.n	8002a7e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a6a:	2b80      	cmp	r3, #128	; 0x80
 8002a6c:	d107      	bne.n	8002a7e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002a76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 f907 	bl	8002c8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a88:	2b40      	cmp	r3, #64	; 0x40
 8002a8a:	d10e      	bne.n	8002aaa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a96:	2b40      	cmp	r3, #64	; 0x40
 8002a98:	d107      	bne.n	8002aaa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 f838 	bl	8002b1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	f003 0320 	and.w	r3, r3, #32
 8002ab4:	2b20      	cmp	r3, #32
 8002ab6:	d10e      	bne.n	8002ad6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	f003 0320 	and.w	r3, r3, #32
 8002ac2:	2b20      	cmp	r3, #32
 8002ac4:	d107      	bne.n	8002ad6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f06f 0220 	mvn.w	r2, #32
 8002ace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f8c7 	bl	8002c64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b083      	sub	sp, #12
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ae6:	bf00      	nop
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b06:	b480      	push	{r7}
 8002b08:	b083      	sub	sp, #12
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr

08002b1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b1a:	b480      	push	{r7}
 8002b1c:	b083      	sub	sp, #12
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b22:	bf00      	nop
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
	...

08002b30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a40      	ldr	r2, [pc, #256]	; (8002c44 <TIM_Base_SetConfig+0x114>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d013      	beq.n	8002b70 <TIM_Base_SetConfig+0x40>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b4e:	d00f      	beq.n	8002b70 <TIM_Base_SetConfig+0x40>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a3d      	ldr	r2, [pc, #244]	; (8002c48 <TIM_Base_SetConfig+0x118>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d00b      	beq.n	8002b70 <TIM_Base_SetConfig+0x40>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a3c      	ldr	r2, [pc, #240]	; (8002c4c <TIM_Base_SetConfig+0x11c>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d007      	beq.n	8002b70 <TIM_Base_SetConfig+0x40>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a3b      	ldr	r2, [pc, #236]	; (8002c50 <TIM_Base_SetConfig+0x120>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d003      	beq.n	8002b70 <TIM_Base_SetConfig+0x40>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a3a      	ldr	r2, [pc, #232]	; (8002c54 <TIM_Base_SetConfig+0x124>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d108      	bne.n	8002b82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a2f      	ldr	r2, [pc, #188]	; (8002c44 <TIM_Base_SetConfig+0x114>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d01f      	beq.n	8002bca <TIM_Base_SetConfig+0x9a>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b90:	d01b      	beq.n	8002bca <TIM_Base_SetConfig+0x9a>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a2c      	ldr	r2, [pc, #176]	; (8002c48 <TIM_Base_SetConfig+0x118>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d017      	beq.n	8002bca <TIM_Base_SetConfig+0x9a>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a2b      	ldr	r2, [pc, #172]	; (8002c4c <TIM_Base_SetConfig+0x11c>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d013      	beq.n	8002bca <TIM_Base_SetConfig+0x9a>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a2a      	ldr	r2, [pc, #168]	; (8002c50 <TIM_Base_SetConfig+0x120>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d00f      	beq.n	8002bca <TIM_Base_SetConfig+0x9a>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a29      	ldr	r2, [pc, #164]	; (8002c54 <TIM_Base_SetConfig+0x124>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d00b      	beq.n	8002bca <TIM_Base_SetConfig+0x9a>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a28      	ldr	r2, [pc, #160]	; (8002c58 <TIM_Base_SetConfig+0x128>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d007      	beq.n	8002bca <TIM_Base_SetConfig+0x9a>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a27      	ldr	r2, [pc, #156]	; (8002c5c <TIM_Base_SetConfig+0x12c>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d003      	beq.n	8002bca <TIM_Base_SetConfig+0x9a>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a26      	ldr	r2, [pc, #152]	; (8002c60 <TIM_Base_SetConfig+0x130>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d108      	bne.n	8002bdc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a10      	ldr	r2, [pc, #64]	; (8002c44 <TIM_Base_SetConfig+0x114>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d00f      	beq.n	8002c28 <TIM_Base_SetConfig+0xf8>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a12      	ldr	r2, [pc, #72]	; (8002c54 <TIM_Base_SetConfig+0x124>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d00b      	beq.n	8002c28 <TIM_Base_SetConfig+0xf8>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4a11      	ldr	r2, [pc, #68]	; (8002c58 <TIM_Base_SetConfig+0x128>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d007      	beq.n	8002c28 <TIM_Base_SetConfig+0xf8>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4a10      	ldr	r2, [pc, #64]	; (8002c5c <TIM_Base_SetConfig+0x12c>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d003      	beq.n	8002c28 <TIM_Base_SetConfig+0xf8>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a0f      	ldr	r2, [pc, #60]	; (8002c60 <TIM_Base_SetConfig+0x130>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d103      	bne.n	8002c30 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	691a      	ldr	r2, [r3, #16]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	615a      	str	r2, [r3, #20]
}
 8002c36:	bf00      	nop
 8002c38:	3714      	adds	r7, #20
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	40012c00 	.word	0x40012c00
 8002c48:	40000400 	.word	0x40000400
 8002c4c:	40000800 	.word	0x40000800
 8002c50:	40000c00 	.word	0x40000c00
 8002c54:	40013400 	.word	0x40013400
 8002c58:	40014000 	.word	0x40014000
 8002c5c:	40014400 	.word	0x40014400
 8002c60:	40014800 	.word	0x40014800

08002c64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <__libc_init_array>:
 8002ca0:	b570      	push	{r4, r5, r6, lr}
 8002ca2:	4d0d      	ldr	r5, [pc, #52]	; (8002cd8 <__libc_init_array+0x38>)
 8002ca4:	4c0d      	ldr	r4, [pc, #52]	; (8002cdc <__libc_init_array+0x3c>)
 8002ca6:	1b64      	subs	r4, r4, r5
 8002ca8:	10a4      	asrs	r4, r4, #2
 8002caa:	2600      	movs	r6, #0
 8002cac:	42a6      	cmp	r6, r4
 8002cae:	d109      	bne.n	8002cc4 <__libc_init_array+0x24>
 8002cb0:	4d0b      	ldr	r5, [pc, #44]	; (8002ce0 <__libc_init_array+0x40>)
 8002cb2:	4c0c      	ldr	r4, [pc, #48]	; (8002ce4 <__libc_init_array+0x44>)
 8002cb4:	f000 f820 	bl	8002cf8 <_init>
 8002cb8:	1b64      	subs	r4, r4, r5
 8002cba:	10a4      	asrs	r4, r4, #2
 8002cbc:	2600      	movs	r6, #0
 8002cbe:	42a6      	cmp	r6, r4
 8002cc0:	d105      	bne.n	8002cce <__libc_init_array+0x2e>
 8002cc2:	bd70      	pop	{r4, r5, r6, pc}
 8002cc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cc8:	4798      	blx	r3
 8002cca:	3601      	adds	r6, #1
 8002ccc:	e7ee      	b.n	8002cac <__libc_init_array+0xc>
 8002cce:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cd2:	4798      	blx	r3
 8002cd4:	3601      	adds	r6, #1
 8002cd6:	e7f2      	b.n	8002cbe <__libc_init_array+0x1e>
 8002cd8:	08002d88 	.word	0x08002d88
 8002cdc:	08002d88 	.word	0x08002d88
 8002ce0:	08002d88 	.word	0x08002d88
 8002ce4:	08002d8c 	.word	0x08002d8c

08002ce8 <memset>:
 8002ce8:	4402      	add	r2, r0
 8002cea:	4603      	mov	r3, r0
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d100      	bne.n	8002cf2 <memset+0xa>
 8002cf0:	4770      	bx	lr
 8002cf2:	f803 1b01 	strb.w	r1, [r3], #1
 8002cf6:	e7f9      	b.n	8002cec <memset+0x4>

08002cf8 <_init>:
 8002cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfa:	bf00      	nop
 8002cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cfe:	bc08      	pop	{r3}
 8002d00:	469e      	mov	lr, r3
 8002d02:	4770      	bx	lr

08002d04 <_fini>:
 8002d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d06:	bf00      	nop
 8002d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d0a:	bc08      	pop	{r3}
 8002d0c:	469e      	mov	lr, r3
 8002d0e:	4770      	bx	lr
