
                               Synplify Pro (R) 

                  Version S-2021.09M for win64 - Feb 23, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
Hostname:    DESKTOP-TDPVUTD
Date:        Wed Sep 13 21:53:36 2023
Version:     S-2021.09M

Arguments:   -product synplify_pro Top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
TCL script complete: "Top_syn.tcl"
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=175
@N Implementation 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_syn.prj|identify_debug' design hierarchy loaded from database
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.srs to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Top.srs
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_fsm.sdc to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Top_fsm.sdc
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Controler\mapped.srd to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Controler\mapped.srd
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Controler\cpprop to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Controler\cpprop
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Data_Block\mapped.srd to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Data_Block\mapped.srd
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Data_Block\cpprop to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Data_Block\cpprop
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top\mapped.srd to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Top\mapped.srd
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top\cpprop to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Top\cpprop
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\UART_Protocol_UART_Protocol_0\mapped.srd to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\UART_Protocol_UART_Protocol_0\mapped.srd
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\UART_Protocol_UART_Protocol_0\cpprop to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\UART_Protocol_UART_Protocol_0\cpprop
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\UART_Protocol_UART_Protocol_1\mapped.srd to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\UART_Protocol_UART_Protocol_1\mapped.srd
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\UART_Protocol_UART_Protocol_1\cpprop to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\UART_Protocol_UART_Protocol_1\cpprop
log file: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Top.srr"
Running: identify_debug_1 in foreground

Running identify_debug_1

Running Flow: compile (Compile) on identify_debug_1
# Wed Sep 13 21:56:51 2023

Running Flow: compile_flow (Compile Process) on identify_debug_1
# Wed Sep 13 21:56:51 2023

Running: identify_db_generator (Identify Database Generator) on identify_debug_1
# Wed Sep 13 21:56:51 2023
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\synlog\Top_identify_db_generator.srr to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\identify.srr

identify_db_generator completed
# Wed Sep 13 21:57:02 2023

Return Code: 0
Run Time:00h:00m:11s

Running: identify_compile (Identify Compile) on identify_debug_1
# Wed Sep 13 21:57:02 2023

identify_compile completed
# Wed Sep 13 21:57:04 2023

Return Code: 0
Run Time:00h:00m:02s

Running: compiler (Compile Input) on identify_debug_1
# Wed Sep 13 21:57:04 2023
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\synwork\Top_comp.srs to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Top.srs

compiler completed
# Wed Sep 13 21:57:38 2023

Return Code: 0
Run Time:00h:00m:34s

Running: multi_srs_gen (Multi-srs Generator) on identify_debug_1
# Wed Sep 13 21:57:38 2023

multi_srs_gen completed
# Wed Sep 13 21:57:39 2023

Return Code: 0
Run Time:00h:00m:01s
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\synwork\Top_mult.srs to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Top.srs
Complete: Compile Process on identify_debug_1
using FSM Exploration result file: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\Top_fsm.sdc"

Running: premap (Premap) on identify_debug_1
# Wed Sep 13 21:57:39 2023
premap exited with errors
Job failed on: Top_syn|identify_debug_1

Job: "premap" terminated with error status: 2
See log file: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug_1\synlog\Top_premap.srr"
# Wed Sep 13 21:57:41 2023

Return Code: 2
Run Time:00h:00m:02s
Complete: Compile on identify_debug_1
Complete: Logic Synthesis on identify_debug_1
2exit status=2
License checkin: synplifypro_actel
