// Seed: 533833646
module module_0 (
    output tri0 id_0
    , id_3,
    output wor  id_1
);
  assign id_3 = 1;
  logic id_4 = -1;
  assign module_1.id_5 = 0;
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2
    , id_23,
    input tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wire id_6,
    input wire id_7,
    output uwire id_8,
    input wire id_9,
    input tri0 id_10,
    input wor id_11,
    input wire id_12,
    output uwire id_13,
    output uwire id_14,
    input tri1 id_15,
    input wire id_16,
    input tri0 id_17,
    input tri id_18,
    output wor id_19,
    input supply0 id_20,
    output wand id_21
);
  parameter id_24 = 1;
  module_0 modCall_1 (
      id_14,
      id_0
  );
endmodule
