Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: LoboVIC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LoboVIC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LoboVIC"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : LoboVIC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\ipcore_dir\clk12.v" into library work
Parsing module <clk12>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\mod_m_counter.v" into library work
Parsing module <mod_m_counter>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\ipcore_dir\video_mem.v" into library work
Parsing module <video_mem>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\ipcore_dir\colour_mem.v" into library work
Parsing module <colour_mem>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\ipcore_dir\charrom_CP865.v" into library work
Parsing module <charrom_CP865>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\HDMIoutput.v" into library work
Parsing module <HDMIoutput>.
Parsing module <TMDS_encoder>.
Parsing module <RGB332_converter>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\cpu.v" into library work
Parsing module <cpu>.
Analyzing Verilog file "C:\Users\Trond\FPGA\LoboVIC\LoboVIC.v" into library work
Parsing module <LoboVIC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <LoboVIC>.

Elaborating module <DCM_SP(CLKFX_MULTIPLY=5,CLKDV_DIVIDE=2)>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:\Users\Trond\FPGA\LoboVIC\LoboVIC.v" Line 46: Assignment to clk_50M_bufg ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <clk12>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=12,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=50,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=120,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=60,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=43,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\Trond\FPGA\LoboVIC\ipcore_dir\clk12.v" Line 129: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Trond\FPGA\LoboVIC\ipcore_dir\clk12.v" Line 130: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <video_mem>.
WARNING:HDLCompiler:1499 - "C:\Users\Trond\FPGA\LoboVIC\ipcore_dir\video_mem.v" Line 39: Empty module <video_mem> remains a black box.

Elaborating module <charrom_CP865>.
WARNING:HDLCompiler:1499 - "C:\Users\Trond\FPGA\LoboVIC\ipcore_dir\charrom_CP865.v" Line 39: Empty module <charrom_CP865> remains a black box.

Elaborating module <colour_mem>.
WARNING:HDLCompiler:1499 - "C:\Users\Trond\FPGA\LoboVIC\ipcore_dir\colour_mem.v" Line 39: Empty module <colour_mem> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\Trond\FPGA\LoboVIC\LoboVIC.v" Line 147: Size mismatch in connection of port <dpra>. Formal port size is 13-bit while actual signal size is 11-bit.

Elaborating module <cpu>.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\ALU.v" Line 73: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\cpu.v" Line 661: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\cpu.v" Line 717: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\cpu.v" Line 720: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Trond\FPGA\LoboVIC\cpu.v" Line 1178: Assignment to brk ignored, since the identifier is never used

Elaborating module <uart>.

Elaborating module <mod_m_counter(M=16,N=8)>.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\mod_m_counter.v" Line 26: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <uart_rx(DBIT=8,SB_TICK=16)>.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\uart_rx.v" Line 69: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\uart_rx.v" Line 79: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\uart_rx.v" Line 82: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\uart_rx.v" Line 91: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <fifo(B=8,W=2)>.

Elaborating module <uart_tx(DBIT=8,SB_TICK=16)>.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\uart_tx.v" Line 80: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\uart_tx.v" Line 93: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\uart_tx.v" Line 96: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\uart_tx.v" Line 108: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <HDMIoutput>.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\HDMIoutput.v" Line 96: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Trond\FPGA\LoboVIC\HDMIoutput.v" Line 118: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <RGB332_converter>.

Elaborating module <TMDS_encoder>.
WARNING:HDLCompiler:189 - "C:\Users\Trond\FPGA\LoboVIC\LoboVIC.v" Line 252: Size mismatch in connection of port <colabus>. Formal port size is 13-bit while actual signal size is 11-bit.

Elaborating module <OBUFDS>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LoboVIC>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\LoboVIC.v".
INFO:Xst:3210 - "C:\Users\Trond\FPGA\LoboVIC\LoboVIC.v" line 68: Output port <CLK_OUT10> of the instance <clockgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Trond\FPGA\LoboVIC\LoboVIC.v" line 68: Output port <CLK_OUT14> of the instance <clockgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Trond\FPGA\LoboVIC\LoboVIC.v" line 134: Output port <spo> of the instance <charmem> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Trond\FPGA\LoboVIC\LoboVIC.v" line 144: Output port <spo> of the instance <colmem> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <uart_tx_data>.
    Found 16-bit register for signal <cpuabus_reg>.
    Found 1-bit register for signal <cpuWrite_reg>.
    Found 8-bit register for signal <led>.
    Found 16-bit adder for signal <vmemabus[15]_GND_1_o_add_0_OUT> created at line 116.
    Found 16-bit adder for signal <vmemabus[15]_PWR_1_o_add_1_OUT> created at line 117.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <LoboVIC> synthesized.

Synthesizing Unit <clk12>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\ipcore_dir\clk12.v".
    Summary:
	no macro.
Unit <clk12> synthesized.

Synthesizing Unit <cpu>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\cpu.v".
        SEL_A = 2'b00
        SEL_S = 2'b01
        SEL_X = 2'b10
        SEL_Y = 2'b11
        OP_OR = 4'b1100
        OP_AND = 4'b1101
        OP_EOR = 4'b1110
        OP_ADD = 4'b0011
        OP_SUB = 4'b0111
        OP_ROL = 4'b1011
        OP_A = 4'b1111
        ABS0 = 6'b000000
        ABS1 = 6'b000001
        ABSX0 = 6'b000010
        ABSX1 = 6'b000011
        ABSX2 = 6'b000100
        BRA0 = 6'b000101
        BRA1 = 6'b000110
        BRA2 = 6'b000111
        BRK0 = 6'b001000
        BRK1 = 6'b001001
        BRK2 = 6'b001010
        BRK3 = 6'b001011
        DECODE = 6'b001100
        FETCH = 6'b001101
        INDX0 = 6'b001110
        INDX1 = 6'b001111
        INDX2 = 6'b010000
        INDX3 = 6'b010001
        INDY0 = 6'b010010
        INDY1 = 6'b010011
        INDY2 = 6'b010100
        INDY3 = 6'b010101
        JMP0 = 6'b010110
        JMP1 = 6'b010111
        JMPI0 = 6'b011000
        JMPI1 = 6'b011001
        JSR0 = 6'b011010
        JSR1 = 6'b011011
        JSR2 = 6'b011100
        JSR3 = 6'b011101
        PULL0 = 6'b011110
        PULL1 = 6'b011111
        PULL2 = 6'b100000
        PUSH0 = 6'b100001
        PUSH1 = 6'b100010
        READ = 6'b100011
        REG = 6'b100100
        RTI0 = 6'b100101
        RTI1 = 6'b100110
        RTI2 = 6'b100111
        RTI3 = 6'b101000
        RTI4 = 6'b101001
        RTS0 = 6'b101010
        RTS1 = 6'b101011
        RTS2 = 6'b101100
        RTS3 = 6'b101101
        WRITE = 6'b101110
        ZP0 = 6'b101111
        ZPX0 = 6'b110000
        ZPX1 = 6'b110001
        ZEROPAGE = 8'b00000000
        STACKPAGE = 8'b00000001
    Found 4x8-bit single-port RAM <Mram_AXYS> for signal <AXYS>.
    Found 6-bit register for signal <state>.
    Found 8-bit register for signal <ABL>.
    Found 8-bit register for signal <ABH>.
    Found 1-bit register for signal <adj_bcd>.
    Found 1-bit register for signal <backwards>.
    Found 1-bit register for signal <C>.
    Found 1-bit register for signal <Z>.
    Found 1-bit register for signal <N>.
    Found 1-bit register for signal <I>.
    Found 1-bit register for signal <D>.
    Found 1-bit register for signal <V>.
    Found 1-bit register for signal <IRHOLD_valid>.
    Found 8-bit register for signal <IRHOLD>.
    Found 8-bit register for signal <DIHOLD>.
    Found 1-bit register for signal <res>.
    Found 1-bit register for signal <load_reg>.
    Found 2-bit register for signal <dst_reg>.
    Found 2-bit register for signal <src_reg>.
    Found 1-bit register for signal <index_y>.
    Found 1-bit register for signal <store>.
    Found 1-bit register for signal <write_back>.
    Found 1-bit register for signal <load_only>.
    Found 1-bit register for signal <inc>.
    Found 1-bit register for signal <adc_sbc>.
    Found 1-bit register for signal <adc_bcd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <compare>.
    Found 1-bit register for signal <shift_right>.
    Found 1-bit register for signal <rotate>.
    Found 4-bit register for signal <op>.
    Found 1-bit register for signal <bit_ins>.
    Found 1-bit register for signal <php>.
    Found 1-bit register for signal <clc>.
    Found 1-bit register for signal <plp>.
    Found 1-bit register for signal <sec>.
    Found 1-bit register for signal <cli>.
    Found 1-bit register for signal <sei>.
    Found 1-bit register for signal <clv>.
    Found 1-bit register for signal <cld>.
    Found 1-bit register for signal <sed>.
    Found 3-bit register for signal <cond_code>.
    Found 1-bit register for signal <NMI_edge>.
    Found 16-bit register for signal <PC>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 50                                             |
    | Transitions        | 136                                            |
    | Inputs             | 21                                             |
    | Outputs            | 53                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <PC_temp[15]_GND_10_o_add_34_OUT> created at line 351.
    Found 4-bit adder for signal <ADD[7]_ADJH[3]_add_92_OUT> created at line 533.
    Found 4-bit adder for signal <ADD[3]_ADJL[3]_add_93_OUT> created at line 533.
    Found 8x4-bit Read Only RAM for signal <ADJL>
    Found 8x4-bit Read Only RAM for signal <ADJH>
    Found 1-bit 8-to-1 multiplexer for signal <cond_true> created at line 1197.
    Summary:
	inferred   3 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred  42 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cpu> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\ALU.v".
    Found 1-bit register for signal <BI7>.
    Found 8-bit register for signal <OUT>.
    Found 1-bit register for signal <CO>.
    Found 1-bit register for signal <N>.
    Found 1-bit register for signal <HC>.
    Found 1-bit register for signal <AI7>.
    Found 5-bit adder for signal <n0075> created at line 90.
    Found 5-bit adder for signal <temp_l> created at line 90.
    Found 5-bit adder for signal <n0081> created at line 91.
    Found 5-bit adder for signal <temp_h> created at line 91.
    Found 9-bit 4-to-1 multiplexer for signal <op[1]_GND_11_o_wide_mux_6_OUT> created at line 56.
    Found 8-bit 4-to-1 multiplexer for signal <temp_BI> created at line 70.
    Found 3-bit comparator lessequal for signal <n0011> created at line 79
    Found 3-bit comparator lessequal for signal <n0014> created at line 82
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\uart.v".
        DBIT = 8
        SB_TICK = 16
        DVSR = 16
        DVSR_BIT = 8
        FIFO_W = 2
INFO:Xst:3210 - "C:\Users\Trond\FPGA\LoboVIC\uart.v" line 29: Output port <q> of the instance <baud_gen_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Trond\FPGA\LoboVIC\uart.v" line 36: Output port <full> of the instance <fifo_rx_unit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <mod_m_counter>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\mod_m_counter.v".
        N = 8
        M = 16
    Found 8-bit register for signal <r_reg>.
    Found 9-bit adder for signal <n0013[8:0]> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\uart_rx.v".
        DBIT = 8
        SB_TICK = 16
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_15_o_add_16_OUT> created at line 79.
    Found 4-bit adder for signal <s_reg[3]_GND_15_o_add_29_OUT> created at line 91.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 53.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <fifo>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\fifo.v".
        B = 8
        W = 2
    Found 4x8-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit adder for signal <w_ptr_succ> created at line 54.
    Found 2-bit adder for signal <r_ptr_succ> created at line 55.
    Found 2-bit comparator not equal for signal <r_ptr_reg[1]_w_ptr_reg[1]_equal_8_o> created at line 68
    Found 2-bit comparator not equal for signal <w_ptr_reg[1]_r_ptr_reg[1]_equal_10_o> created at line 76
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <fifo> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\uart_tx.v".
        DBIT = 8
        SB_TICK = 16
    Found 1-bit register for signal <tx_reg>.
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_18_o_add_17_OUT> created at line 93.
    Found 4-bit adder for signal <s_reg[3]_GND_18_o_add_30_OUT> created at line 108.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <HDMIoutput>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\HDMIoutput.v".
    Found 10-bit register for signal <CounterX>.
    Found 10-bit register for signal <CounterY>.
    Found 1-bit register for signal <hSync>.
    Found 1-bit register for signal <vSync>.
    Found 3-bit register for signal <Xmod8>.
    Found 3-bit register for signal <Ymod8>.
    Found 16-bit register for signal <vmemabus>.
    Found 1-bit register for signal <TMDS_shift_load>.
    Found 10-bit register for signal <TMDS_shift_red>.
    Found 10-bit register for signal <TMDS_shift_green>.
    Found 10-bit register for signal <TMDS_shift_blue>.
    Found 4-bit register for signal <TMDS_mod10>.
    Found 1-bit register for signal <DrawArea>.
    Found 10-bit adder for signal <CounterX[9]_GND_20_o_add_5_OUT> created at line 44.
    Found 10-bit adder for signal <CounterY[9]_GND_20_o_add_11_OUT> created at line 45.
    Found 3-bit adder for signal <Xmod8[2]_GND_20_o_add_23_OUT> created at line 83.
    Found 3-bit adder for signal <Ymod8[2]_GND_20_o_add_30_OUT> created at line 88.
    Found 16-bit adder for signal <vmemabus[15]_GND_20_o_add_42_OUT> created at line 98.
    Found 11-bit adder for signal <chrabus> created at line 118.
    Found 4-bit adder for signal <TMDS_mod10[3]_GND_20_o_add_60_OUT> created at line 147.
    Found 16-bit subtractor for signal <GND_20_o_GND_20_o_sub_41_OUT<15:0>> created at line 96.
    Found 8-bit shifter logical left for signal <rowshift> created at line 120
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_17_o_LessThan_2_o> created at line 42
    Found 10-bit comparator lessequal for signal <n0010> created at line 47
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_17_o_LessThan_18_o> created at line 47
    Found 10-bit comparator lessequal for signal <n0015> created at line 48
    Found 10-bit comparator greater for signal <CounterY[9]_GND_20_o_LessThan_21_o> created at line 48
    Found 10-bit comparator greater for signal <CounterY[9]_GND_20_o_LessThan_29_o> created at line 87
    Found 16-bit comparator lessequal for signal <n0039> created at line 95
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <HDMIoutput> synthesized.

Synthesizing Unit <RGB332_converter>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\HDMIoutput.v".
    Found 8x8-bit Read Only RAM for signal <RED>
    Found 8x8-bit Read Only RAM for signal <GREEN>
    Found 4x8-bit Read Only RAM for signal <BLUE>
    Summary:
	inferred   3 RAM(s).
Unit <RGB332_converter> synthesized.

Synthesizing Unit <TMDS_encoder>.
    Related source file is "C:\Users\Trond\FPGA\LoboVIC\HDMIoutput.v".
    Found 4-bit register for signal <balance_acc>.
    Found 10-bit register for signal <TMDS>.
    Found 4-bit subtractor for signal <balance_acc_inc> created at line 174.
    Found 4-bit subtractor for signal <balance_acc[3]_balance_acc_inc[3]_sub_29_OUT> created at line 175.
    Found 2-bit adder for signal <n0109[1:0]> created at line 166.
    Found 3-bit adder for signal <n0112[2:0]> created at line 166.
    Found 2-bit adder for signal <n0130[1:0]> created at line 171.
    Found 3-bit adder for signal <n0133[2:0]> created at line 171.
    Found 4-bit adder for signal <balance_acc[3]_balance_acc_inc[3]_add_29_OUT> created at line 175.
    Found 4-bit adder for signal <_n0160> created at line 166.
    Found 4-bit adder for signal <_n0161> created at line 166.
    Found 4-bit adder for signal <_n0162> created at line 166.
    Found 4-bit adder for signal <_n0163> created at line 166.
    Found 4-bit adder for signal <Nb1s> created at line 166.
    Found 4-bit adder for signal <_n0165> created at line 171.
    Found 4-bit subtractor for signal <_n0166> created at line 171.
    Found 4-bit adder for signal <_n0167> created at line 171.
    Found 4-bit adder for signal <_n0168> created at line 171.
    Found 4-bit adder for signal <_n0169> created at line 171.
    Found 4-bit adder for signal <balance> created at line 171.
    Found 4-bit comparator greater for signal <GND_22_o_Nb1s[3]_LessThan_8_o> created at line 167
    Found 1-bit comparator equal for signal <balance_sign_eq> created at line 172
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <TMDS_encoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 4x8-bit dual-port RAM                                 : 2
 4x8-bit single-port RAM                               : 1
 4x8-bit single-port Read Only RAM                     : 1
 8x4-bit single-port Read Only RAM                     : 2
 8x8-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 75
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 2-bit adder                                           : 10
 3-bit adder                                           : 10
 4-bit adder                                           : 35
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 6
 5-bit adder                                           : 4
 9-bit adder                                           : 1
# Registers                                            : 82
 1-bit register                                        : 42
 10-bit register                                       : 8
 16-bit register                                       : 4
 2-bit register                                        : 7
 3-bit register                                        : 5
 4-bit register                                        : 8
 8-bit register                                        : 8
# Comparators                                          : 19
 1-bit comparator equal                                : 3
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 1
 2-bit comparator not equal                            : 4
 3-bit comparator lessequal                            : 2
 4-bit comparator greater                              : 3
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 26
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 13
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 11
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
 9-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 8-bit shifter logical left                            : 1
# FSMs                                                 : 3
# Xors                                                 : 16
 1-bit xor2                                            : 5
 1-bit xor4                                            : 1
 7-bit xor2                                            : 6
 8-bit xor2                                            : 3
 9-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/video_mem.ngc>.
Reading core <ipcore_dir/charrom_CP865.ngc>.
Reading core <ipcore_dir/colour_mem.ngc>.
Loading core <video_mem> for timing and area information for instance <vmem1>.
Loading core <charrom_CP865> for timing and area information for instance <charmem>.
Loading core <colour_mem> for timing and area information for instance <colmem>.
INFO:Xst:2261 - The FF/Latch <OUT_7> in Unit <ALU> is equivalent to the following FF/Latch, which will be removed : <N> 
WARNING:Xst:1293 - FF/Latch <NMI_edge> has a constant value of 0 in block <cpu1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <HDMIoutput>.
The following registers are absorbed into accumulator <vmemabus>: 1 register on signal <vmemabus>.
The following registers are absorbed into counter <TMDS_mod10>: 1 register on signal <TMDS_mod10>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <Xmod8>: 1 register on signal <Xmod8>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
The following registers are absorbed into counter <Ymod8>: 1 register on signal <Ymod8>.
Unit <HDMIoutput> synthesized (advanced).

Synthesizing (advanced) Unit <RGB332_converter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RED> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <RGB332<7:5>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RED>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GREEN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <RGB332<4:2>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <GREEN>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BLUE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <RGB332<1:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <BLUE>          |          |
    -----------------------------------------------------------------------
Unit <RGB332_converter> synthesized (advanced).

Synthesizing (advanced) Unit <TMDS_encoder>.
The following registers are absorbed into accumulator <balance_acc>: 1 register on signal <balance_acc>.
	The following adders/subtractors are grouped into adder tree <Madd_balance_Madd1> :
 	<Madd__n0169_Madd> in block <TMDS_encoder>, 	<Madd_n0130[1:0]> in block <TMDS_encoder>, 	<Madd_balance_Madd> in block <TMDS_encoder>.
	The following adders/subtractors are grouped into adder tree <Madd_Nb1s_Madd1> :
 	<Madd__n0160> in block <TMDS_encoder>, 	<Madd__n0161> in block <TMDS_encoder>, 	<Madd__n0163_Madd> in block <TMDS_encoder>, 	<Madd_n0109[1:0]> in block <TMDS_encoder>, 	<Madd_Nb1s_Madd> in block <TMDS_encoder>.
Unit <TMDS_encoder> synthesized (advanced).

Synthesizing (advanced) Unit <cpu>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AXYS> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <regsel>        |          |
    |     diA            | connected to signal <ADD[7]_DIMUX[7]_mux_94_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ADJH> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(adj_bcd,adc_bcd,CO)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ADJH>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ADJL> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(adj_bcd,adc_bcd,HC)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ADJL>          |          |
    -----------------------------------------------------------------------
Unit <cpu> synthesized (advanced).

Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <r_ptr_reg>: 1 register on signal <r_ptr_reg>.
The following registers are absorbed into counter <w_ptr_reg>: 1 register on signal <w_ptr_reg>.
INFO:Xst:3217 - HDL ADVISOR - Register <b_reg> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_array_reg> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <w_ptr_reg>     |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <r_ptr_reg>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 4x8-bit dual-port distributed RAM                     : 2
 4x8-bit single-port distributed RAM                   : 1
 4x8-bit single-port distributed Read Only RAM         : 1
 8x4-bit single-port distributed Read Only RAM         : 2
 8x8-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 23
 11-bit adder                                          : 1
 16-bit adder                                          : 2
 2-bit adder                                           : 4
 4-bit adder                                           : 4
 4-bit adder carry in                                  : 3
 4-bit subtractor                                      : 6
 5-bit adder carry in                                  : 2
 9-bit adder                                           : 1
# Adder Trees                                          : 6
 4-bit / 4-inputs adder tree                           : 3
 4-bit / 6-inputs adder tree                           : 3
# Counters                                             : 11
 10-bit up counter                                     : 2
 2-bit up counter                                      : 4
 3-bit up counter                                      : 4
 4-bit up counter                                      : 1
# Accumulators                                         : 4
 16-bit updown accumulator                             : 1
 4-bit updown accumulator                              : 3
# Registers                                            : 239
 Flip-Flops                                            : 239
# Comparators                                          : 19
 1-bit comparator equal                                : 3
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 1
 2-bit comparator not equal                            : 4
 3-bit comparator lessequal                            : 2
 4-bit comparator greater                              : 3
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 26
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 13
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 11
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
 9-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 8-bit shifter logical left                            : 1
# FSMs                                                 : 3
# Xors                                                 : 16
 1-bit xor2                                            : 5
 1-bit xor4                                            : 1
 7-bit xor2                                            : 6
 8-bit xor2                                            : 3
 9-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <NMI_edge> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <OUT_7> in Unit <ALU> is equivalent to the following FF/Latch, which will be removed : <N> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart1/uart_rx_unit/FSM_1> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart1/uart_tx_unit/FSM_2> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cpu1/FSM_0> on signal <state[1:50]> with one-hot encoding.
--------------------------------------------------------------
 State  | Encoding
--------------------------------------------------------------
 001000 | 00000000000000000000000000000000000000000000000001
 000001 | 00000000000000000000000000000000000000000000000010
 001101 | 00000000000000000000000000000000000000000000000100
 100011 | 00000000000000000000000000000000000000000000001000
 000011 | 00000000000000000000000000000000000000000000010000
 000100 | 00000000000000000000000000000000000000000000100000
 001100 | 00000000000000000000000000000000000000000001000000
 000110 | 00000000000000000000000000000000000000000010000000
 000111 | 00000000000000000000000000000000000000000100000000
 001001 | 00000000000000000000000000000000000000001000000000
 001010 | 00000000000000000000000000000000000000010000000000
 001011 | 00000000000000000000000000000000000000100000000000
 010110 | 00000000000000000000000000000000000001000000000000
 011010 | 00000000000000000000000000000000000010000000000000
 000000 | 00000000000000000000000000000000000100000000000000
 100101 | 00000000000000000000000000000000001000000000000000
 101010 | 00000000000000000000000000000000010000000000000000
 011000 | 00000000000000000000000000000000100000000000000000
 100001 | 00000000000000000000000000000001000000000000000000
 011110 | 00000000000000000000000000000010000000000000000000
 100100 | 00000000000000000000000000000100000000000000000000
 001110 | 00000000000000000000000000001000000000000000000000
 101111 | 00000000000000000000000000010000000000000000000000
 000101 | 00000000000000000000000000100000000000000000000000
 010010 | 00000000000000000000000001000000000000000000000000
 110000 | 00000000000000000000000010000000000000000000000000
 000010 | 00000000000000000000000100000000000000000000000000
 001111 | 00000000000000000000001000000000000000000000000000
 010000 | 00000000000000000000010000000000000000000000000000
 010001 | 00000000000000000000100000000000000000000000000000
 010011 | 00000000000000000001000000000000000000000000000000
 010100 | 00000000000000000010000000000000000000000000000000
 010101 | 00000000000000000100000000000000000000000000000000
 010111 | 00000000000000001000000000000000000000000000000000
 011001 | 00000000000000010000000000000000000000000000000000
 011011 | 00000000000000100000000000000000000000000000000000
 011100 | 00000000000001000000000000000000000000000000000000
 011101 | 00000000000010000000000000000000000000000000000000
 011111 | 00000000000100000000000000000000000000000000000000
 100000 | 00000000001000000000000000000000000000000000000000
 100010 | 00000000010000000000000000000000000000000000000000
 101110 | 00000000100000000000000000000000000000000000000000
 100110 | 00000001000000000000000000000000000000000000000000
 100111 | 00000010000000000000000000000000000000000000000000
 101000 | 00000100000000000000000000000000000000000000000000
 101001 | 00001000000000000000000000000000000000000000000000
 101011 | 00010000000000000000000000000000000000000000000000
 101100 | 00100000000000000000000000000000000000000000000000
 101101 | 01000000000000000000000000000000000000000000000000
 110001 | 10000000000000000000000000000000000000000000000000
--------------------------------------------------------------
INFO:Xst:1901 - Instance clockgen/pll_base_inst in unit clockgen/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <LoboVIC> ...

Optimizing unit <fifo> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...

Optimizing unit <cpu> ...

Optimizing unit <ALU> ...

Optimizing unit <HDMIoutput> ...

Optimizing unit <TMDS_encoder> ...
WARNING:Xst:1710 - FF/Latch <uart1/baud_gen_unit/r_reg_7> (without init value) has a constant value of 0 in block <LoboVIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart1/baud_gen_unit/r_reg_6> (without init value) has a constant value of 0 in block <LoboVIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart1/baud_gen_unit/r_reg_5> (without init value) has a constant value of 0 in block <LoboVIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart1/baud_gen_unit/r_reg_4> (without init value) has a constant value of 0 in block <LoboVIC>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cpu1/backwards> in Unit <LoboVIC> is equivalent to the following FF/Latch, which will be removed : <cpu1/DIHOLD_7> 
INFO:Xst:2261 - The FF/Latch <HDMIout/encode_R/TMDS_7> in Unit <LoboVIC> is equivalent to the following FF/Latch, which will be removed : <HDMIout/encode_R/TMDS_1> 
INFO:Xst:2261 - The FF/Latch <HDMIout/encode_G/TMDS_7> in Unit <LoboVIC> is equivalent to the following FF/Latch, which will be removed : <HDMIout/encode_G/TMDS_1> 
INFO:Xst:2261 - The FF/Latch <HDMIout/encode_B/TMDS_5> in Unit <LoboVIC> is equivalent to the following 2 FFs/Latches, which will be removed : <HDMIout/encode_B/TMDS_1> <HDMIout/encode_B/TMDS_0> 
INFO:Xst:2261 - The FF/Latch <HDMIout/encode_B/TMDS_6> in Unit <LoboVIC> is equivalent to the following FF/Latch, which will be removed : <HDMIout/encode_B/TMDS_2> 
INFO:Xst:2261 - The FF/Latch <HDMIout/encode_B/TMDS_7> in Unit <LoboVIC> is equivalent to the following FF/Latch, which will be removed : <HDMIout/encode_B/TMDS_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LoboVIC, actual ratio is 22.
FlipFlop cpu1/state_FSM_FFd27 has been replicated 1 time(s)
FlipFlop cpu1/state_FSM_FFd40 has been replicated 1 time(s)
FlipFlop cpu1/state_FSM_FFd43 has been replicated 1 time(s)
FlipFlop cpu1/state_FSM_FFd44 has been replicated 2 time(s)
FlipFlop cpu1/state_FSM_FFd7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 358
 Flip-Flops                                            : 358

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LoboVIC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1430
#      GND                         : 2
#      INV                         : 12
#      LUT1                        : 21
#      LUT2                        : 85
#      LUT3                        : 129
#      LUT4                        : 101
#      LUT5                        : 203
#      LUT6                        : 682
#      MUXCY                       : 55
#      MUXF7                       : 62
#      MUXF8                       : 16
#      VCC                         : 2
#      XORCY                       : 60
# FlipFlops/Latches                : 396
#      FD                          : 107
#      FDC                         : 79
#      FDCE                        : 24
#      FDE                         : 118
#      FDP                         : 4
#      FDR                         : 36
#      FDRE                        : 26
#      ODDR2                       : 2
# RAMS                             : 478
#      RAM128X1D                   : 424
#      RAM16X1D                    : 4
#      RAM16X1S                    : 8
#      RAM32M                      : 2
#      RAM64X1D                    : 8
#      RAMB16BWER                  : 32
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 27
#      IBUF                        : 12
#      IBUFG                       : 1
#      OBUF                        : 10
#      OBUFDS                      : 4
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             396  out of  11440     3%  
 Number of Slice LUTs:                 2969  out of   5720    51%  
    Number used as Logic:              1233  out of   5720    21%  
    Number used as Memory:             1736  out of   1440   120% (*) 
       Number used as RAM:             1736

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3025
   Number with an unused Flip Flop:    2629  out of   3025    86%  
   Number with an unused LUT:            56  out of   3025     1%  
   Number of fully used LUT-FF pairs:   340  out of   3025    11%  
   Number of unique control sets:        40

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    102    30%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                9  out of     16    56%  
 Number of PLL_ADVs:                      1  out of      2    50%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clockgen/pll_base_inst/CLKOUT1     | BUFG                   | 290   |
clk_50M                            | DCM_SP:CLKDV           | 581   |
clockgen/pll_base_inst/CLKOUT0     | BUFG                   | 2     |
clk_50M                            | DCM_SP:CLKFX           | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.664ns (Maximum Frequency: 73.185MHz)
   Minimum input arrival time before clock: 14.447ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockgen/pll_base_inst/CLKOUT1'
  Clock period: 13.664ns (frequency: 73.185MHz)
  Total number of paths / destination ports: 473104 / 1061
-------------------------------------------------------------------------
Delay:               13.664ns (Levels of Logic = 12)
  Source:            cpu1/state_FSM_FFd34 (FF)
  Destination:       cpu1/ALU/CO (FF)
  Source Clock:      clockgen/pll_base_inst/CLKOUT1 rising
  Destination Clock: clockgen/pll_base_inst/CLKOUT1 rising

  Data Path: cpu1/state_FSM_FFd34 to cpu1/ALU/CO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.236  cpu1/state_FSM_FFd34 (cpu1/state_FSM_FFd34)
     LUT6:I3->O            1   0.235   0.910  cpu1/regsel<0>31_SW0 (N203)
     LUT6:I3->O           17   0.235   1.208  cpu1/regsel<0>1 (cpu1/regsel<0>)
     RAM16X1S:A0->O        4   0.235   0.804  cpu1/Mram_AXYS2 (cpu1/_n0607<1>)
     LUT6:I5->O            7   0.254   0.910  cpu1/AI<1> (cpu1/AI<1>)
     LUT6:I5->O            1   0.254   0.000  cpu1/ALU/Mmux_temp_logic21_SW1_F (N387)
     MUXF7:I0->O           1   0.163   0.958  cpu1/ALU/Mmux_temp_logic21_SW1 (N252)
     LUT6:I2->O            6   0.254   0.876  cpu1/ALU/Madd_temp_l_Madd_lut<1>1 (cpu1/ALU/Madd_temp_l_Madd_lut<1>)
     LUT5:I4->O            3   0.254   0.766  cpu1/ALU/Madd_temp_l_Madd_cy<1>11 (cpu1/ALU/Madd_temp_l_Madd_cy<1>)
     LUT5:I4->O            5   0.254   0.841  cpu1/ALU/temp_HC1 (cpu1/ALU/temp_HC1)
     LUT6:I5->O            3   0.254   0.874  cpu1/ALU/Madd_temp_h_Madd_xor<1>11 (cpu1/ALU/temp_h<1>)
     LUT6:I4->O            1   0.250   0.790  cpu1/ALU/temp[8]_CO9_OR_135_o2_SW1 (N162)
     LUT6:I4->O            1   0.250   0.000  cpu1/ALU/temp[8]_CO9_OR_135_o3 (cpu1/ALU/temp[8]_CO9_OR_135_o)
     FDE:D                     0.074          cpu1/ALU/CO
    ----------------------------------------
    Total                     13.664ns (3.491ns logic, 10.173ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50M'
  Clock period: 11.875ns (frequency: 84.211MHz)
  Total number of paths / destination ports: 1615203 / 752
-------------------------------------------------------------------------
Delay:               2.375ns (Levels of Logic = 1)
  Source:            HDMIout/TMDS_mod10_0 (FF)
  Destination:       HDMIout/TMDS_mod10_0 (FF)
  Source Clock:      clk_50M rising 5.0X
  Destination Clock: clk_50M rising 5.0X

  Data Path: HDMIout/TMDS_mod10_0 to HDMIout/TMDS_mod10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   0.840  HDMIout/TMDS_mod10_0 (HDMIout/TMDS_mod10_0)
     INV:I->O              1   0.255   0.681  HDMIout/TMDS_mod10_0_rstpot_INV_0 (HDMIout/TMDS_mod10_0_rstpot)
     FD:D                      0.074          HDMIout/TMDS_mod10_0
    ----------------------------------------
    Total                      2.375ns (0.854ns logic, 1.521ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clockgen/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 13345 / 793
-------------------------------------------------------------------------
Offset:              14.447ns (Levels of Logic = 12)
  Source:            btn3 (PAD)
  Destination:       cpu1/ALU/CO (FF)
  Destination Clock: clockgen/pll_base_inst/CLKOUT1 rising

  Data Path: btn3 to cpu1/ALU/CO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           120   1.328   2.547  btn3_IBUF (btn3_IBUF)
     LUT4:I0->O            2   0.254   0.834  cpu1/Mmux_DIMUX21_SW0 (N171)
     LUT6:I4->O            1   0.250   0.958  Mmux_cpudbusI22_SW2 (N248)
     LUT6:I2->O            7   0.254   0.910  cpu1/AI<1> (cpu1/AI<1>)
     LUT6:I5->O            1   0.254   0.000  cpu1/ALU/Mmux_temp_logic21_SW1_F (N387)
     MUXF7:I0->O           1   0.163   0.958  cpu1/ALU/Mmux_temp_logic21_SW1 (N252)
     LUT6:I2->O            6   0.254   0.876  cpu1/ALU/Madd_temp_l_Madd_lut<1>1 (cpu1/ALU/Madd_temp_l_Madd_lut<1>)
     LUT5:I4->O            3   0.254   0.766  cpu1/ALU/Madd_temp_l_Madd_cy<1>11 (cpu1/ALU/Madd_temp_l_Madd_cy<1>)
     LUT5:I4->O            5   0.254   0.841  cpu1/ALU/temp_HC1 (cpu1/ALU/temp_HC1)
     LUT6:I5->O            3   0.254   0.874  cpu1/ALU/Madd_temp_h_Madd_xor<1>11 (cpu1/ALU/temp_h<1>)
     LUT6:I4->O            1   0.250   0.790  cpu1/ALU/temp[8]_CO9_OR_135_o2_SW1 (N162)
     LUT6:I4->O            1   0.250   0.000  cpu1/ALU/temp[8]_CO9_OR_135_o3 (cpu1/ALU/temp[8]_CO9_OR_135_o)
     FDE:D                     0.074          cpu1/ALU/CO
    ----------------------------------------
    Total                     14.447ns (4.093ns logic, 10.354ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50M'
  Total number of paths / destination ports: 1652 / 226
-------------------------------------------------------------------------
Offset:              5.525ns (Levels of Logic = 11)
  Source:            btn1 (PAD)
  Destination:       vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination Clock: clk_50M rising 0.5X

  Data Path: btn1 to vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   1.018  btn1_IBUF (btn1_IBUF)
     LUT3:I1->O            1   0.250   0.000  Mmux_vmemabus_mod_rs_lut<9> (Mmux_vmemabus_mod_rs_lut<9>)
     MUXCY:S->O            1   0.215   0.000  Mmux_vmemabus_mod_rs_cy<9> (Mmux_vmemabus_mod_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_vmemabus_mod_rs_cy<10> (Mmux_vmemabus_mod_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_vmemabus_mod_rs_cy<11> (Mmux_vmemabus_mod_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_vmemabus_mod_rs_cy<12> (Mmux_vmemabus_mod_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_vmemabus_mod_rs_cy<13> (Mmux_vmemabus_mod_rs_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Mmux_vmemabus_mod_rs_cy<14> (Mmux_vmemabus_mod_rs_cy<14>)
     XORCY:CI->O           5   0.206   0.949  Mmux_vmemabus_mod_rs_xor<15> (vmemabus_mod<15>)
     begin scope: 'vmem1:addrb<15>'
     LUT2:I0->O            8   0.250   0.943  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out71 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb)
     RAMB16BWER:ENB            0.250          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    ----------------------------------------
    Total                      5.525ns (2.615ns logic, 2.910ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockgen/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            ledstat_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clockgen/pll_base_inst/CLKOUT1 rising

  Data Path: ledstat_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  ledstat_7 (ledstat_7)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50M'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            HDMIout/TMDS_shift_red_0 (FF)
  Destination:       TMDSp<2> (PAD)
  Source Clock:      clk_50M rising 5.0X

  Data Path: HDMIout/TMDS_shift_red_0 to TMDSp<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  HDMIout/TMDS_shift_red_0 (HDMIout/TMDS_shift_red_0)
     OBUFDS:I->O               2.912          OBUFDS_red (TMDSp<2>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |   19.079|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clockgen/pll_base_inst/CLKOUT1
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clockgen/pll_base_inst/CLKOUT1|   13.664|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.22 secs
 
--> 

Total memory usage is 273336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :   23 (   0 filtered)

