

================================================================
== Vitis HLS Report for 'exec_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri Nov  8 21:38:41 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.382 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     491|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      580|     130|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|     1096|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1676|     675|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |add_512ns_512ns_512_2_1_U14  |add_512ns_512ns_512_2_1  |        0|   0|  580|  130|    0|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                        |                         |        0|   0|  580|  130|    0|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |num_2_fu_93_p2             |         +|   0|  0|   39|          32|           1|
    |icmp_ln23_fu_87_p2         |      icmp|   0|  0|   20|          32|          32|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|    2|           1|           1|
    |select_ln25_fu_109_p3      |    select|   0|  0|  428|           1|         512|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  491|          67|         548|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_num_1   |   9|          2|   32|         64|
    |inStream2_blk_n          |   9|          2|    1|          2|
    |num_fu_40                |   9|          2|   32|         64|
    |outStream3_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |in_V_reg_136                      |  512|   0|  512|          0|
    |num_fu_40                         |   32|   0|   32|          0|
    |select_ln25_reg_142               |  512|   0|  512|          0|
    |zext_ln25_cast_reg_127            |   33|   0|  512|        479|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1096|   0| 1575|        479|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|inStream2_dout             |   in|  512|     ap_fifo|                      inStream2|       pointer|
|inStream2_num_data_valid   |   in|    2|     ap_fifo|                      inStream2|       pointer|
|inStream2_fifo_cap         |   in|    2|     ap_fifo|                      inStream2|       pointer|
|inStream2_empty_n          |   in|    1|     ap_fifo|                      inStream2|       pointer|
|inStream2_read             |  out|    1|     ap_fifo|                      inStream2|       pointer|
|outStream3_din             |  out|  512|     ap_fifo|                     outStream3|       pointer|
|outStream3_num_data_valid  |   in|    2|     ap_fifo|                     outStream3|       pointer|
|outStream3_fifo_cap        |   in|    2|     ap_fifo|                     outStream3|       pointer|
|outStream3_full_n          |   in|    1|     ap_fifo|                     outStream3|       pointer|
|outStream3_write           |  out|    1|     ap_fifo|                     outStream3|       pointer|
|numInputs_load             |   in|   32|     ap_none|                 numInputs_load|        scalar|
|zext_ln25                  |   in|   33|     ap_none|                      zext_ln25|        scalar|
|cmp29                      |   in|    1|     ap_none|                          cmp29|        scalar|
+---------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%num = alloca i32 1"   --->   Operation 7 'alloca' 'num' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cmp29_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp29"   --->   Operation 8 'read' 'cmp29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln25_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %zext_ln25"   --->   Operation 9 'read' 'zext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%numInputs_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numInputs_load"   --->   Operation 10 'read' 'numInputs_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln25_cast = zext i33 %zext_ln25_read"   --->   Operation 11 'zext' 'zext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream2, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream3, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %num"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_25_2"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%num_1 = load i32 %num" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:23]   --->   Operation 16 'load' 'num_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp_eq  i32 %num_1, i32 %numInputs_load_read" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:23]   --->   Operation 18 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%num_2 = add i32 %num_1, i32 1" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:23]   --->   Operation 19 'add' 'num_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %VITIS_LOOP_25_2.split, void %for.end7.loopexit.exitStub" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:23]   --->   Operation 20 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln23 = store i32 %num_2, i32 %num" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:23]   --->   Operation 21 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 22 [1/1] (1.21ns)   --->   "%in_V = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %inStream2" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'in_V' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 23 [2/2] (1.16ns)   --->   "%add_ln25 = add i512 %in_V, i512 %zext_ln25_cast" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:25]   --->   Operation 23 'add' 'add_ln25' <Predicate = (cmp29_read)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.74>
ST_3 : Operation 24 [1/2] (1.16ns)   --->   "%add_ln25 = add i512 %in_V, i512 %zext_ln25_cast" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:25]   --->   Operation 24 'add' 'add_ln25' <Predicate = (cmp29_read)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.57ns)   --->   "%select_ln25 = select i1 %cmp29_read, i512 %add_ln25, i512 %in_V" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:25]   --->   Operation 25 'select' 'select_ln25' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:23]   --->   Operation 26 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %outStream3, i512 %select_ln25" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_25_2" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:23]   --->   Operation 28 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numInputs_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ zext_ln25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStream3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num                 (alloca       ) [ 01000]
cmp29_read          (read         ) [ 01110]
zext_ln25_read      (read         ) [ 00000]
numInputs_load_read (read         ) [ 00000]
zext_ln25_cast      (zext         ) [ 01110]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
store_ln0           (store        ) [ 00000]
br_ln0              (br           ) [ 00000]
num_1               (load         ) [ 00000]
specpipeline_ln0    (specpipeline ) [ 00000]
icmp_ln23           (icmp         ) [ 01110]
num_2               (add          ) [ 00000]
br_ln23             (br           ) [ 00000]
store_ln23          (store        ) [ 00000]
in_V                (read         ) [ 01010]
add_ln25            (add          ) [ 00000]
select_ln25         (select       ) [ 01001]
specloopname_ln23   (specloopname ) [ 00000]
write_ln174         (write        ) [ 00000]
br_ln23             (br           ) [ 00000]
ret_ln0             (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numInputs_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numInputs_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln25">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmp29">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStream3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="num_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="cmp29_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp29_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="zext_ln25_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="33" slack="0"/>
<pin id="52" dir="0" index="1" bw="33" slack="0"/>
<pin id="53" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln25_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="numInputs_load_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numInputs_load_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="in_V_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="512" slack="0"/>
<pin id="64" dir="0" index="1" bw="512" slack="0"/>
<pin id="65" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln174_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="512" slack="0"/>
<pin id="71" dir="0" index="2" bw="512" slack="1"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="zext_ln25_cast_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="33" slack="0"/>
<pin id="77" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_cast/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="num_1_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln23_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="num_2_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_2/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln23_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="512" slack="0"/>
<pin id="106" dir="0" index="1" bw="33" slack="1"/>
<pin id="107" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="select_ln25_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="2"/>
<pin id="111" dir="0" index="1" bw="512" slack="0"/>
<pin id="112" dir="0" index="2" bw="512" slack="1"/>
<pin id="113" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="num_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num "/>
</bind>
</comp>

<comp id="122" class="1005" name="cmp29_read_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp29_read "/>
</bind>
</comp>

<comp id="127" class="1005" name="zext_ln25_cast_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="512" slack="1"/>
<pin id="129" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25_cast "/>
</bind>
</comp>

<comp id="132" class="1005" name="icmp_ln23_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="2"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="136" class="1005" name="in_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="512" slack="1"/>
<pin id="138" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="in_V "/>
</bind>
</comp>

<comp id="142" class="1005" name="select_ln25_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="512" slack="1"/>
<pin id="144" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="50" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="56" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="62" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="40" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="125"><net_src comp="44" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="130"><net_src comp="75" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="135"><net_src comp="87" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="62" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="145"><net_src comp="109" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inStream2 | {}
	Port: outStream3 | {4 }
 - Input state : 
	Port: exec_Pipeline_VITIS_LOOP_23_1 : numInputs_load | {1 }
	Port: exec_Pipeline_VITIS_LOOP_23_1 : inStream2 | {2 }
	Port: exec_Pipeline_VITIS_LOOP_23_1 : zext_ln25 | {1 }
	Port: exec_Pipeline_VITIS_LOOP_23_1 : cmp29 | {1 }
	Port: exec_Pipeline_VITIS_LOOP_23_1 : outStream3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		num_1 : 1
		icmp_ln23 : 2
		num_2 : 2
		br_ln23 : 3
		store_ln23 : 3
	State 2
	State 3
		select_ln25 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |           num_2_fu_93          |    0    |    39   |
|          |           grp_fu_104           |   580   |   130   |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln25_fu_109       |    0    |   428   |
|----------|--------------------------------|---------|---------|
|   icmp   |         icmp_ln23_fu_87        |    0    |    20   |
|----------|--------------------------------|---------|---------|
|          |      cmp29_read_read_fu_44     |    0    |    0    |
|   read   |    zext_ln25_read_read_fu_50   |    0    |    0    |
|          | numInputs_load_read_read_fu_56 |    0    |    0    |
|          |         in_V_read_fu_62        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln174_write_fu_68    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |      zext_ln25_cast_fu_75      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |   580   |   617   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  cmp29_read_reg_122  |    1   |
|   icmp_ln23_reg_132  |    1   |
|     in_V_reg_136     |   512  |
|      num_reg_115     |   32   |
|  select_ln25_reg_142 |   512  |
|zext_ln25_cast_reg_127|   512  |
+----------------------+--------+
|         Total        |  1570  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_104 |  p0  |   2  |  512 |  1024  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1024  ||  0.387  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   580  |   617  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1570  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2150  |   626  |
+-----------+--------+--------+--------+
