

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_114_1'
================================================================
* Date:           Wed Dec 20 21:42:32 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2056|     2056|  20.560 us|  20.560 us|  2056|  2056|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1  |     2054|     2054|        39|         32|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 32, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 42 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%oracle_activations2_load_63_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_63"   --->   Operation 43 'read' 'oracle_activations2_load_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%oracle_activations2_load_62_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_62"   --->   Operation 44 'read' 'oracle_activations2_load_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%oracle_activations2_load_61_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_61"   --->   Operation 45 'read' 'oracle_activations2_load_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%oracle_activations2_load_60_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_60"   --->   Operation 46 'read' 'oracle_activations2_load_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%oracle_activations2_load_59_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_59"   --->   Operation 47 'read' 'oracle_activations2_load_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%oracle_activations2_load_58_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_58"   --->   Operation 48 'read' 'oracle_activations2_load_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%oracle_activations2_load_57_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_57"   --->   Operation 49 'read' 'oracle_activations2_load_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%oracle_activations2_load_56_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_56"   --->   Operation 50 'read' 'oracle_activations2_load_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%oracle_activations2_load_55_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_55"   --->   Operation 51 'read' 'oracle_activations2_load_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%oracle_activations2_load_54_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_54"   --->   Operation 52 'read' 'oracle_activations2_load_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%oracle_activations2_load_53_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_53"   --->   Operation 53 'read' 'oracle_activations2_load_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%oracle_activations2_load_52_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_52"   --->   Operation 54 'read' 'oracle_activations2_load_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%oracle_activations2_load_51_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_51"   --->   Operation 55 'read' 'oracle_activations2_load_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%oracle_activations2_load_50_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_50"   --->   Operation 56 'read' 'oracle_activations2_load_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%oracle_activations2_load_49_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_49"   --->   Operation 57 'read' 'oracle_activations2_load_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%oracle_activations2_load_48_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_48"   --->   Operation 58 'read' 'oracle_activations2_load_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%oracle_activations2_load_47_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_47"   --->   Operation 59 'read' 'oracle_activations2_load_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%oracle_activations2_load_46_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_46"   --->   Operation 60 'read' 'oracle_activations2_load_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%oracle_activations2_load_45_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_45"   --->   Operation 61 'read' 'oracle_activations2_load_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%oracle_activations2_load_44_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_44"   --->   Operation 62 'read' 'oracle_activations2_load_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%oracle_activations2_load_43_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_43"   --->   Operation 63 'read' 'oracle_activations2_load_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%oracle_activations2_load_42_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_42"   --->   Operation 64 'read' 'oracle_activations2_load_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%oracle_activations2_load_41_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_41"   --->   Operation 65 'read' 'oracle_activations2_load_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%oracle_activations2_load_40_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_40"   --->   Operation 66 'read' 'oracle_activations2_load_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%oracle_activations2_load_39_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_39"   --->   Operation 67 'read' 'oracle_activations2_load_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%oracle_activations2_load_38_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_38"   --->   Operation 68 'read' 'oracle_activations2_load_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%oracle_activations2_load_37_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_37"   --->   Operation 69 'read' 'oracle_activations2_load_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%oracle_activations2_load_36_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_36"   --->   Operation 70 'read' 'oracle_activations2_load_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%oracle_activations2_load_35_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_35"   --->   Operation 71 'read' 'oracle_activations2_load_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%oracle_activations2_load_34_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_34"   --->   Operation 72 'read' 'oracle_activations2_load_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%oracle_activations2_load_33_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_33"   --->   Operation 73 'read' 'oracle_activations2_load_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%oracle_activations2_load_32_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_32"   --->   Operation 74 'read' 'oracle_activations2_load_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%oracle_activations2_load_31_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_31"   --->   Operation 75 'read' 'oracle_activations2_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%oracle_activations2_load_30_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_30"   --->   Operation 76 'read' 'oracle_activations2_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%oracle_activations2_load_29_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_29"   --->   Operation 77 'read' 'oracle_activations2_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%oracle_activations2_load_28_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_28"   --->   Operation 78 'read' 'oracle_activations2_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%oracle_activations2_load_27_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_27"   --->   Operation 79 'read' 'oracle_activations2_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%oracle_activations2_load_26_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_26"   --->   Operation 80 'read' 'oracle_activations2_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%oracle_activations2_load_25_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_25"   --->   Operation 81 'read' 'oracle_activations2_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%oracle_activations2_load_24_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_24"   --->   Operation 82 'read' 'oracle_activations2_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%oracle_activations2_load_23_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_23"   --->   Operation 83 'read' 'oracle_activations2_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%oracle_activations2_load_22_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_22"   --->   Operation 84 'read' 'oracle_activations2_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%oracle_activations2_load_21_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_21"   --->   Operation 85 'read' 'oracle_activations2_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%oracle_activations2_load_20_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_20"   --->   Operation 86 'read' 'oracle_activations2_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%oracle_activations2_load_19_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_19"   --->   Operation 87 'read' 'oracle_activations2_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%oracle_activations2_load_18_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_18"   --->   Operation 88 'read' 'oracle_activations2_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%oracle_activations2_load_17_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_17"   --->   Operation 89 'read' 'oracle_activations2_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%oracle_activations2_load_16_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_16"   --->   Operation 90 'read' 'oracle_activations2_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%oracle_activations2_load_15_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_15"   --->   Operation 91 'read' 'oracle_activations2_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%oracle_activations2_load_14_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_14"   --->   Operation 92 'read' 'oracle_activations2_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%oracle_activations2_load_13_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_13"   --->   Operation 93 'read' 'oracle_activations2_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%oracle_activations2_load_12_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_12"   --->   Operation 94 'read' 'oracle_activations2_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%oracle_activations2_load_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_11"   --->   Operation 95 'read' 'oracle_activations2_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%oracle_activations2_load_10_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_10"   --->   Operation 96 'read' 'oracle_activations2_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%oracle_activations2_load_9_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_9"   --->   Operation 97 'read' 'oracle_activations2_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%oracle_activations2_load_8_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_8"   --->   Operation 98 'read' 'oracle_activations2_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%oracle_activations2_load_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_7"   --->   Operation 99 'read' 'oracle_activations2_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%oracle_activations2_load_6_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_6"   --->   Operation 100 'read' 'oracle_activations2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%oracle_activations2_load_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_5"   --->   Operation 101 'read' 'oracle_activations2_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%oracle_activations2_load_4_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_4"   --->   Operation 102 'read' 'oracle_activations2_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%oracle_activations2_load_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_3"   --->   Operation 103 'read' 'oracle_activations2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%oracle_activations2_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_2"   --->   Operation 104 'read' 'oracle_activations2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%oracle_activations2_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_1"   --->   Operation 105 'read' 'oracle_activations2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%oracle_activations2_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load"   --->   Operation 106 'read' 'oracle_activations2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_115_2.i"   --->   Operation 108 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%i_18 = load i7 %i"   --->   Operation 109 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.86ns)   --->   "%icmp_ln114 = icmp_eq  i7 %i_18, i7 64" [backprop.c:114]   --->   Operation 111 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 112 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.27ns)   --->   "%add_ln114 = add i7 %i_18, i7 1" [backprop.c:114]   --->   Operation 113 'add' 'add_ln114' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %VITIS_LOOP_115_2.i.split, void %VITIS_LOOP_128_2.i.preheader.exitStub" [backprop.c:114]   --->   Operation 114 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%i_24_cast34 = zext i7 %i_18"   --->   Operation 115 'zext' 'i_24_cast34' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%activations1_addr = getelementptr i64 %activations1, i64 0, i64 %i_24_cast34"   --->   Operation 116 'getelementptr' 'activations1_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%empty_41 = trunc i7 %i_18"   --->   Operation 117 'trunc' 'empty_41' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (2.26ns)   --->   "%activations1_load = load i6 %activations1_addr"   --->   Operation 118 'load' 'activations1_load' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 119 [1/1] (0.84ns)   --->   "%store_ln114 = store i7 %add_ln114, i7 %i" [backprop.c:114]   --->   Operation 119 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 120 [1/2] (2.26ns)   --->   "%activations1_load = load i6 %activations1_addr"   --->   Operation 120 'load' 'activations1_load' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 121 [5/5] (7.14ns)   --->   "%mul_i4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_read" [backprop.c:116]   --->   Operation 121 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [5/5] (7.14ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load, i64 %oracle_activations2_load_1_read" [backprop.c:116]   --->   Operation 122 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 123 [4/5] (7.14ns)   --->   "%mul_i4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_read" [backprop.c:116]   --->   Operation 123 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [4/5] (7.14ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load, i64 %oracle_activations2_load_1_read" [backprop.c:116]   --->   Operation 124 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [5/5] (7.14ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load, i64 %oracle_activations2_load_2_read" [backprop.c:116]   --->   Operation 125 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [5/5] (7.14ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load, i64 %oracle_activations2_load_3_read" [backprop.c:116]   --->   Operation 126 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 127 [3/5] (7.14ns)   --->   "%mul_i4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_read" [backprop.c:116]   --->   Operation 127 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [3/5] (7.14ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load, i64 %oracle_activations2_load_1_read" [backprop.c:116]   --->   Operation 128 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [4/5] (7.14ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load, i64 %oracle_activations2_load_2_read" [backprop.c:116]   --->   Operation 129 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [4/5] (7.14ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load, i64 %oracle_activations2_load_3_read" [backprop.c:116]   --->   Operation 130 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [5/5] (7.14ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_4_read" [backprop.c:116]   --->   Operation 131 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [5/5] (7.14ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load, i64 %oracle_activations2_load_5_read" [backprop.c:116]   --->   Operation 132 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 133 [2/5] (7.14ns)   --->   "%mul_i4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_read" [backprop.c:116]   --->   Operation 133 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [2/5] (7.14ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load, i64 %oracle_activations2_load_1_read" [backprop.c:116]   --->   Operation 134 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [3/5] (7.14ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load, i64 %oracle_activations2_load_2_read" [backprop.c:116]   --->   Operation 135 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [3/5] (7.14ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load, i64 %oracle_activations2_load_3_read" [backprop.c:116]   --->   Operation 136 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [4/5] (7.14ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_4_read" [backprop.c:116]   --->   Operation 137 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [4/5] (7.14ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load, i64 %oracle_activations2_load_5_read" [backprop.c:116]   --->   Operation 138 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [5/5] (7.14ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load, i64 %oracle_activations2_load_6_read" [backprop.c:116]   --->   Operation 139 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [5/5] (7.14ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load, i64 %oracle_activations2_load_7_read" [backprop.c:116]   --->   Operation 140 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 141 [1/5] (7.14ns)   --->   "%mul_i4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_read" [backprop.c:116]   --->   Operation 141 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/5] (7.14ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load, i64 %oracle_activations2_load_1_read" [backprop.c:116]   --->   Operation 142 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [2/5] (7.14ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load, i64 %oracle_activations2_load_2_read" [backprop.c:116]   --->   Operation 143 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [2/5] (7.14ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load, i64 %oracle_activations2_load_3_read" [backprop.c:116]   --->   Operation 144 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [3/5] (7.14ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_4_read" [backprop.c:116]   --->   Operation 145 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [3/5] (7.14ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load, i64 %oracle_activations2_load_5_read" [backprop.c:116]   --->   Operation 146 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [4/5] (7.14ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load, i64 %oracle_activations2_load_6_read" [backprop.c:116]   --->   Operation 147 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [4/5] (7.14ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load, i64 %oracle_activations2_load_7_read" [backprop.c:116]   --->   Operation 148 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [5/5] (7.14ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load, i64 %oracle_activations2_load_8_read" [backprop.c:116]   --->   Operation 149 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [5/5] (7.14ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load, i64 %oracle_activations2_load_9_read" [backprop.c:116]   --->   Operation 150 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 699 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 699 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_41, i6 0"   --->   Operation 151 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%p_cast36 = zext i12 %tmp_s"   --->   Operation 152 'zext' 'p_cast36' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%delta_weights2_addr = getelementptr i64 %delta_weights2, i64 0, i64 %p_cast36" [backprop.c:116]   --->   Operation 153 'getelementptr' 'delta_weights2_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4, i12 %delta_weights2_addr" [backprop.c:116]   --->   Operation 154 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln116 = or i12 %tmp_s, i12 1" [backprop.c:116]   --->   Operation 155 'or' 'or_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i12 %or_ln116" [backprop.c:116]   --->   Operation 156 'zext' 'zext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%delta_weights2_addr_1 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116" [backprop.c:116]   --->   Operation 157 'getelementptr' 'delta_weights2_addr_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_1, i12 %delta_weights2_addr_1" [backprop.c:116]   --->   Operation 158 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 159 [1/5] (7.14ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load, i64 %oracle_activations2_load_2_read" [backprop.c:116]   --->   Operation 159 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/5] (7.14ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load, i64 %oracle_activations2_load_3_read" [backprop.c:116]   --->   Operation 160 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [2/5] (7.14ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_4_read" [backprop.c:116]   --->   Operation 161 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [2/5] (7.14ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load, i64 %oracle_activations2_load_5_read" [backprop.c:116]   --->   Operation 162 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [3/5] (7.14ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load, i64 %oracle_activations2_load_6_read" [backprop.c:116]   --->   Operation 163 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [3/5] (7.14ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load, i64 %oracle_activations2_load_7_read" [backprop.c:116]   --->   Operation 164 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [4/5] (7.14ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load, i64 %oracle_activations2_load_8_read" [backprop.c:116]   --->   Operation 165 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [4/5] (7.14ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load, i64 %oracle_activations2_load_9_read" [backprop.c:116]   --->   Operation 166 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [5/5] (7.14ns)   --->   "%mul_i4_s = dmul i64 %activations1_load, i64 %oracle_activations2_load_10_read" [backprop.c:116]   --->   Operation 167 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [5/5] (7.14ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load, i64 %oracle_activations2_load_11_read" [backprop.c:116]   --->   Operation 168 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln116_1 = or i12 %tmp_s, i12 2" [backprop.c:116]   --->   Operation 169 'or' 'or_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i12 %or_ln116_1" [backprop.c:116]   --->   Operation 170 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%delta_weights2_addr_2 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_1" [backprop.c:116]   --->   Operation 171 'getelementptr' 'delta_weights2_addr_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_2, i12 %delta_weights2_addr_2" [backprop.c:116]   --->   Operation 172 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln116_2 = or i12 %tmp_s, i12 3" [backprop.c:116]   --->   Operation 173 'or' 'or_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i12 %or_ln116_2" [backprop.c:116]   --->   Operation 174 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%delta_weights2_addr_3 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_2" [backprop.c:116]   --->   Operation 175 'getelementptr' 'delta_weights2_addr_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_3, i12 %delta_weights2_addr_3" [backprop.c:116]   --->   Operation 176 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 177 [1/5] (7.14ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_4_read" [backprop.c:116]   --->   Operation 177 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/5] (7.14ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load, i64 %oracle_activations2_load_5_read" [backprop.c:116]   --->   Operation 178 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [2/5] (7.14ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load, i64 %oracle_activations2_load_6_read" [backprop.c:116]   --->   Operation 179 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [2/5] (7.14ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load, i64 %oracle_activations2_load_7_read" [backprop.c:116]   --->   Operation 180 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [3/5] (7.14ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load, i64 %oracle_activations2_load_8_read" [backprop.c:116]   --->   Operation 181 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [3/5] (7.14ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load, i64 %oracle_activations2_load_9_read" [backprop.c:116]   --->   Operation 182 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [4/5] (7.14ns)   --->   "%mul_i4_s = dmul i64 %activations1_load, i64 %oracle_activations2_load_10_read" [backprop.c:116]   --->   Operation 183 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [4/5] (7.14ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load, i64 %oracle_activations2_load_11_read" [backprop.c:116]   --->   Operation 184 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [5/5] (7.14ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load, i64 %oracle_activations2_load_12_read" [backprop.c:116]   --->   Operation 185 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [5/5] (7.14ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load, i64 %oracle_activations2_load_13_read" [backprop.c:116]   --->   Operation 186 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln116_3 = or i12 %tmp_s, i12 4" [backprop.c:116]   --->   Operation 187 'or' 'or_ln116_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i12 %or_ln116_3" [backprop.c:116]   --->   Operation 188 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%delta_weights2_addr_4 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_3" [backprop.c:116]   --->   Operation 189 'getelementptr' 'delta_weights2_addr_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_4, i12 %delta_weights2_addr_4" [backprop.c:116]   --->   Operation 190 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln116_4 = or i12 %tmp_s, i12 5" [backprop.c:116]   --->   Operation 191 'or' 'or_ln116_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i12 %or_ln116_4" [backprop.c:116]   --->   Operation 192 'zext' 'zext_ln116_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%delta_weights2_addr_5 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_4" [backprop.c:116]   --->   Operation 193 'getelementptr' 'delta_weights2_addr_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_5, i12 %delta_weights2_addr_5" [backprop.c:116]   --->   Operation 194 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 195 [1/5] (7.14ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load, i64 %oracle_activations2_load_6_read" [backprop.c:116]   --->   Operation 195 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/5] (7.14ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load, i64 %oracle_activations2_load_7_read" [backprop.c:116]   --->   Operation 196 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [2/5] (7.14ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load, i64 %oracle_activations2_load_8_read" [backprop.c:116]   --->   Operation 197 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [2/5] (7.14ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load, i64 %oracle_activations2_load_9_read" [backprop.c:116]   --->   Operation 198 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [3/5] (7.14ns)   --->   "%mul_i4_s = dmul i64 %activations1_load, i64 %oracle_activations2_load_10_read" [backprop.c:116]   --->   Operation 199 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [3/5] (7.14ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load, i64 %oracle_activations2_load_11_read" [backprop.c:116]   --->   Operation 200 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [4/5] (7.14ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load, i64 %oracle_activations2_load_12_read" [backprop.c:116]   --->   Operation 201 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [4/5] (7.14ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load, i64 %oracle_activations2_load_13_read" [backprop.c:116]   --->   Operation 202 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [5/5] (7.14ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load, i64 %oracle_activations2_load_14_read" [backprop.c:116]   --->   Operation 203 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [5/5] (7.14ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load, i64 %oracle_activations2_load_15_read" [backprop.c:116]   --->   Operation 204 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%or_ln116_5 = or i12 %tmp_s, i12 6" [backprop.c:116]   --->   Operation 205 'or' 'or_ln116_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i12 %or_ln116_5" [backprop.c:116]   --->   Operation 206 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%delta_weights2_addr_6 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_5" [backprop.c:116]   --->   Operation 207 'getelementptr' 'delta_weights2_addr_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_6, i12 %delta_weights2_addr_6" [backprop.c:116]   --->   Operation 208 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln116_6 = or i12 %tmp_s, i12 7" [backprop.c:116]   --->   Operation 209 'or' 'or_ln116_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i12 %or_ln116_6" [backprop.c:116]   --->   Operation 210 'zext' 'zext_ln116_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%delta_weights2_addr_7 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_6" [backprop.c:116]   --->   Operation 211 'getelementptr' 'delta_weights2_addr_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_7, i12 %delta_weights2_addr_7" [backprop.c:116]   --->   Operation 212 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 213 [1/5] (7.14ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load, i64 %oracle_activations2_load_8_read" [backprop.c:116]   --->   Operation 213 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/5] (7.14ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load, i64 %oracle_activations2_load_9_read" [backprop.c:116]   --->   Operation 214 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [2/5] (7.14ns)   --->   "%mul_i4_s = dmul i64 %activations1_load, i64 %oracle_activations2_load_10_read" [backprop.c:116]   --->   Operation 215 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [2/5] (7.14ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load, i64 %oracle_activations2_load_11_read" [backprop.c:116]   --->   Operation 216 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [3/5] (7.14ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load, i64 %oracle_activations2_load_12_read" [backprop.c:116]   --->   Operation 217 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [3/5] (7.14ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load, i64 %oracle_activations2_load_13_read" [backprop.c:116]   --->   Operation 218 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [4/5] (7.14ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load, i64 %oracle_activations2_load_14_read" [backprop.c:116]   --->   Operation 219 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [4/5] (7.14ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load, i64 %oracle_activations2_load_15_read" [backprop.c:116]   --->   Operation 220 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [5/5] (7.14ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load, i64 %oracle_activations2_load_16_read" [backprop.c:116]   --->   Operation 221 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [5/5] (7.14ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load, i64 %oracle_activations2_load_17_read" [backprop.c:116]   --->   Operation 222 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln116_7 = or i12 %tmp_s, i12 8" [backprop.c:116]   --->   Operation 223 'or' 'or_ln116_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln116_7 = zext i12 %or_ln116_7" [backprop.c:116]   --->   Operation 224 'zext' 'zext_ln116_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%delta_weights2_addr_8 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_7" [backprop.c:116]   --->   Operation 225 'getelementptr' 'delta_weights2_addr_8' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_8, i12 %delta_weights2_addr_8" [backprop.c:116]   --->   Operation 226 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%or_ln116_8 = or i12 %tmp_s, i12 9" [backprop.c:116]   --->   Operation 227 'or' 'or_ln116_8' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln116_8 = zext i12 %or_ln116_8" [backprop.c:116]   --->   Operation 228 'zext' 'zext_ln116_8' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%delta_weights2_addr_9 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_8" [backprop.c:116]   --->   Operation 229 'getelementptr' 'delta_weights2_addr_9' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_9, i12 %delta_weights2_addr_9" [backprop.c:116]   --->   Operation 230 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 231 [1/5] (7.14ns)   --->   "%mul_i4_s = dmul i64 %activations1_load, i64 %oracle_activations2_load_10_read" [backprop.c:116]   --->   Operation 231 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [1/5] (7.14ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load, i64 %oracle_activations2_load_11_read" [backprop.c:116]   --->   Operation 232 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [2/5] (7.14ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load, i64 %oracle_activations2_load_12_read" [backprop.c:116]   --->   Operation 233 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [2/5] (7.14ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load, i64 %oracle_activations2_load_13_read" [backprop.c:116]   --->   Operation 234 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [3/5] (7.14ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load, i64 %oracle_activations2_load_14_read" [backprop.c:116]   --->   Operation 235 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [3/5] (7.14ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load, i64 %oracle_activations2_load_15_read" [backprop.c:116]   --->   Operation 236 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [4/5] (7.14ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load, i64 %oracle_activations2_load_16_read" [backprop.c:116]   --->   Operation 237 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [4/5] (7.14ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load, i64 %oracle_activations2_load_17_read" [backprop.c:116]   --->   Operation 238 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [5/5] (7.14ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load, i64 %oracle_activations2_load_18_read" [backprop.c:116]   --->   Operation 239 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [5/5] (7.14ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load, i64 %oracle_activations2_load_19_read" [backprop.c:116]   --->   Operation 240 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln116_9 = or i12 %tmp_s, i12 10" [backprop.c:116]   --->   Operation 241 'or' 'or_ln116_9' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln116_9 = zext i12 %or_ln116_9" [backprop.c:116]   --->   Operation 242 'zext' 'zext_ln116_9' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%delta_weights2_addr_10 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_9" [backprop.c:116]   --->   Operation 243 'getelementptr' 'delta_weights2_addr_10' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_s, i12 %delta_weights2_addr_10" [backprop.c:116]   --->   Operation 244 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln116_10 = or i12 %tmp_s, i12 11" [backprop.c:116]   --->   Operation 245 'or' 'or_ln116_10' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln116_10 = zext i12 %or_ln116_10" [backprop.c:116]   --->   Operation 246 'zext' 'zext_ln116_10' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%delta_weights2_addr_11 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_10" [backprop.c:116]   --->   Operation 247 'getelementptr' 'delta_weights2_addr_11' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_10, i12 %delta_weights2_addr_11" [backprop.c:116]   --->   Operation 248 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 249 [1/5] (7.14ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load, i64 %oracle_activations2_load_12_read" [backprop.c:116]   --->   Operation 249 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [1/5] (7.14ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load, i64 %oracle_activations2_load_13_read" [backprop.c:116]   --->   Operation 250 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [2/5] (7.14ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load, i64 %oracle_activations2_load_14_read" [backprop.c:116]   --->   Operation 251 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [2/5] (7.14ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load, i64 %oracle_activations2_load_15_read" [backprop.c:116]   --->   Operation 252 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 253 [3/5] (7.14ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load, i64 %oracle_activations2_load_16_read" [backprop.c:116]   --->   Operation 253 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [3/5] (7.14ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load, i64 %oracle_activations2_load_17_read" [backprop.c:116]   --->   Operation 254 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [4/5] (7.14ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load, i64 %oracle_activations2_load_18_read" [backprop.c:116]   --->   Operation 255 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 256 [4/5] (7.14ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load, i64 %oracle_activations2_load_19_read" [backprop.c:116]   --->   Operation 256 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [5/5] (7.14ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load, i64 %oracle_activations2_load_20_read" [backprop.c:116]   --->   Operation 257 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 258 [5/5] (7.14ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load, i64 %oracle_activations2_load_21_read" [backprop.c:116]   --->   Operation 258 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%or_ln116_11 = or i12 %tmp_s, i12 12" [backprop.c:116]   --->   Operation 259 'or' 'or_ln116_11' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln116_11 = zext i12 %or_ln116_11" [backprop.c:116]   --->   Operation 260 'zext' 'zext_ln116_11' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%delta_weights2_addr_12 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_11" [backprop.c:116]   --->   Operation 261 'getelementptr' 'delta_weights2_addr_12' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_11, i12 %delta_weights2_addr_12" [backprop.c:116]   --->   Operation 262 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln116_12 = or i12 %tmp_s, i12 13" [backprop.c:116]   --->   Operation 263 'or' 'or_ln116_12' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln116_12 = zext i12 %or_ln116_12" [backprop.c:116]   --->   Operation 264 'zext' 'zext_ln116_12' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%delta_weights2_addr_13 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_12" [backprop.c:116]   --->   Operation 265 'getelementptr' 'delta_weights2_addr_13' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_12, i12 %delta_weights2_addr_13" [backprop.c:116]   --->   Operation 266 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 267 [1/5] (7.14ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load, i64 %oracle_activations2_load_14_read" [backprop.c:116]   --->   Operation 267 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [1/5] (7.14ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load, i64 %oracle_activations2_load_15_read" [backprop.c:116]   --->   Operation 268 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [2/5] (7.14ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load, i64 %oracle_activations2_load_16_read" [backprop.c:116]   --->   Operation 269 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 270 [2/5] (7.14ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load, i64 %oracle_activations2_load_17_read" [backprop.c:116]   --->   Operation 270 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [3/5] (7.14ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load, i64 %oracle_activations2_load_18_read" [backprop.c:116]   --->   Operation 271 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [3/5] (7.14ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load, i64 %oracle_activations2_load_19_read" [backprop.c:116]   --->   Operation 272 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [4/5] (7.14ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load, i64 %oracle_activations2_load_20_read" [backprop.c:116]   --->   Operation 273 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [4/5] (7.14ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load, i64 %oracle_activations2_load_21_read" [backprop.c:116]   --->   Operation 274 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [5/5] (7.14ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load, i64 %oracle_activations2_load_22_read" [backprop.c:116]   --->   Operation 275 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 276 [5/5] (7.14ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load, i64 %oracle_activations2_load_23_read" [backprop.c:116]   --->   Operation 276 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%or_ln116_13 = or i12 %tmp_s, i12 14" [backprop.c:116]   --->   Operation 277 'or' 'or_ln116_13' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln116_13 = zext i12 %or_ln116_13" [backprop.c:116]   --->   Operation 278 'zext' 'zext_ln116_13' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%delta_weights2_addr_14 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_13" [backprop.c:116]   --->   Operation 279 'getelementptr' 'delta_weights2_addr_14' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_13, i12 %delta_weights2_addr_14" [backprop.c:116]   --->   Operation 280 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%or_ln116_14 = or i12 %tmp_s, i12 15" [backprop.c:116]   --->   Operation 281 'or' 'or_ln116_14' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln116_14 = zext i12 %or_ln116_14" [backprop.c:116]   --->   Operation 282 'zext' 'zext_ln116_14' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%delta_weights2_addr_15 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_14" [backprop.c:116]   --->   Operation 283 'getelementptr' 'delta_weights2_addr_15' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_14, i12 %delta_weights2_addr_15" [backprop.c:116]   --->   Operation 284 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 285 [1/5] (7.14ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load, i64 %oracle_activations2_load_16_read" [backprop.c:116]   --->   Operation 285 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 286 [1/5] (7.14ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load, i64 %oracle_activations2_load_17_read" [backprop.c:116]   --->   Operation 286 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 287 [2/5] (7.14ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load, i64 %oracle_activations2_load_18_read" [backprop.c:116]   --->   Operation 287 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [2/5] (7.14ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load, i64 %oracle_activations2_load_19_read" [backprop.c:116]   --->   Operation 288 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [3/5] (7.14ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load, i64 %oracle_activations2_load_20_read" [backprop.c:116]   --->   Operation 289 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [3/5] (7.14ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load, i64 %oracle_activations2_load_21_read" [backprop.c:116]   --->   Operation 290 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 291 [4/5] (7.14ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load, i64 %oracle_activations2_load_22_read" [backprop.c:116]   --->   Operation 291 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [4/5] (7.14ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load, i64 %oracle_activations2_load_23_read" [backprop.c:116]   --->   Operation 292 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 293 [5/5] (7.14ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load, i64 %oracle_activations2_load_24_read" [backprop.c:116]   --->   Operation 293 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 294 [5/5] (7.14ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load, i64 %oracle_activations2_load_25_read" [backprop.c:116]   --->   Operation 294 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln116_15 = or i12 %tmp_s, i12 16" [backprop.c:116]   --->   Operation 295 'or' 'or_ln116_15' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln116_15 = zext i12 %or_ln116_15" [backprop.c:116]   --->   Operation 296 'zext' 'zext_ln116_15' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%delta_weights2_addr_16 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_15" [backprop.c:116]   --->   Operation 297 'getelementptr' 'delta_weights2_addr_16' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_15, i12 %delta_weights2_addr_16" [backprop.c:116]   --->   Operation 298 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln116_16 = or i12 %tmp_s, i12 17" [backprop.c:116]   --->   Operation 299 'or' 'or_ln116_16' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln116_16 = zext i12 %or_ln116_16" [backprop.c:116]   --->   Operation 300 'zext' 'zext_ln116_16' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%delta_weights2_addr_17 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_16" [backprop.c:116]   --->   Operation 301 'getelementptr' 'delta_weights2_addr_17' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_16, i12 %delta_weights2_addr_17" [backprop.c:116]   --->   Operation 302 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 303 [1/5] (7.14ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load, i64 %oracle_activations2_load_18_read" [backprop.c:116]   --->   Operation 303 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 304 [1/5] (7.14ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load, i64 %oracle_activations2_load_19_read" [backprop.c:116]   --->   Operation 304 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 305 [2/5] (7.14ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load, i64 %oracle_activations2_load_20_read" [backprop.c:116]   --->   Operation 305 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [2/5] (7.14ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load, i64 %oracle_activations2_load_21_read" [backprop.c:116]   --->   Operation 306 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [3/5] (7.14ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load, i64 %oracle_activations2_load_22_read" [backprop.c:116]   --->   Operation 307 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [3/5] (7.14ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load, i64 %oracle_activations2_load_23_read" [backprop.c:116]   --->   Operation 308 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [4/5] (7.14ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load, i64 %oracle_activations2_load_24_read" [backprop.c:116]   --->   Operation 309 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [4/5] (7.14ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load, i64 %oracle_activations2_load_25_read" [backprop.c:116]   --->   Operation 310 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [5/5] (7.14ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load, i64 %oracle_activations2_load_26_read" [backprop.c:116]   --->   Operation 311 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [5/5] (7.14ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load, i64 %oracle_activations2_load_27_read" [backprop.c:116]   --->   Operation 312 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.14>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln116_17 = or i12 %tmp_s, i12 18" [backprop.c:116]   --->   Operation 313 'or' 'or_ln116_17' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln116_17 = zext i12 %or_ln116_17" [backprop.c:116]   --->   Operation 314 'zext' 'zext_ln116_17' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%delta_weights2_addr_18 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_17" [backprop.c:116]   --->   Operation 315 'getelementptr' 'delta_weights2_addr_18' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_17, i12 %delta_weights2_addr_18" [backprop.c:116]   --->   Operation 316 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%or_ln116_18 = or i12 %tmp_s, i12 19" [backprop.c:116]   --->   Operation 317 'or' 'or_ln116_18' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln116_18 = zext i12 %or_ln116_18" [backprop.c:116]   --->   Operation 318 'zext' 'zext_ln116_18' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%delta_weights2_addr_19 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_18" [backprop.c:116]   --->   Operation 319 'getelementptr' 'delta_weights2_addr_19' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_18, i12 %delta_weights2_addr_19" [backprop.c:116]   --->   Operation 320 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 321 [1/5] (7.14ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load, i64 %oracle_activations2_load_20_read" [backprop.c:116]   --->   Operation 321 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 322 [1/5] (7.14ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load, i64 %oracle_activations2_load_21_read" [backprop.c:116]   --->   Operation 322 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 323 [2/5] (7.14ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load, i64 %oracle_activations2_load_22_read" [backprop.c:116]   --->   Operation 323 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 324 [2/5] (7.14ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load, i64 %oracle_activations2_load_23_read" [backprop.c:116]   --->   Operation 324 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 325 [3/5] (7.14ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load, i64 %oracle_activations2_load_24_read" [backprop.c:116]   --->   Operation 325 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 326 [3/5] (7.14ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load, i64 %oracle_activations2_load_25_read" [backprop.c:116]   --->   Operation 326 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [4/5] (7.14ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load, i64 %oracle_activations2_load_26_read" [backprop.c:116]   --->   Operation 327 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 328 [4/5] (7.14ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load, i64 %oracle_activations2_load_27_read" [backprop.c:116]   --->   Operation 328 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [5/5] (7.14ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load, i64 %oracle_activations2_load_28_read" [backprop.c:116]   --->   Operation 329 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 330 [5/5] (7.14ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load, i64 %oracle_activations2_load_29_read" [backprop.c:116]   --->   Operation 330 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.14>
ST_18 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln116_19 = or i12 %tmp_s, i12 20" [backprop.c:116]   --->   Operation 331 'or' 'or_ln116_19' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln116_19 = zext i12 %or_ln116_19" [backprop.c:116]   --->   Operation 332 'zext' 'zext_ln116_19' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 333 [1/1] (0.00ns)   --->   "%delta_weights2_addr_20 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_19" [backprop.c:116]   --->   Operation 333 'getelementptr' 'delta_weights2_addr_20' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 334 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_19, i12 %delta_weights2_addr_20" [backprop.c:116]   --->   Operation 334 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln116_20 = or i12 %tmp_s, i12 21" [backprop.c:116]   --->   Operation 335 'or' 'or_ln116_20' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln116_20 = zext i12 %or_ln116_20" [backprop.c:116]   --->   Operation 336 'zext' 'zext_ln116_20' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 337 [1/1] (0.00ns)   --->   "%delta_weights2_addr_21 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_20" [backprop.c:116]   --->   Operation 337 'getelementptr' 'delta_weights2_addr_21' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_18 : Operation 338 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_20, i12 %delta_weights2_addr_21" [backprop.c:116]   --->   Operation 338 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 339 [1/5] (7.14ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load, i64 %oracle_activations2_load_22_read" [backprop.c:116]   --->   Operation 339 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 340 [1/5] (7.14ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load, i64 %oracle_activations2_load_23_read" [backprop.c:116]   --->   Operation 340 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 341 [2/5] (7.14ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load, i64 %oracle_activations2_load_24_read" [backprop.c:116]   --->   Operation 341 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 342 [2/5] (7.14ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load, i64 %oracle_activations2_load_25_read" [backprop.c:116]   --->   Operation 342 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 343 [3/5] (7.14ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load, i64 %oracle_activations2_load_26_read" [backprop.c:116]   --->   Operation 343 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 344 [3/5] (7.14ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load, i64 %oracle_activations2_load_27_read" [backprop.c:116]   --->   Operation 344 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 345 [4/5] (7.14ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load, i64 %oracle_activations2_load_28_read" [backprop.c:116]   --->   Operation 345 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 346 [4/5] (7.14ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load, i64 %oracle_activations2_load_29_read" [backprop.c:116]   --->   Operation 346 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 347 [5/5] (7.14ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load, i64 %oracle_activations2_load_30_read" [backprop.c:116]   --->   Operation 347 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 348 [5/5] (7.14ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load, i64 %oracle_activations2_load_31_read" [backprop.c:116]   --->   Operation 348 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.14>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%or_ln116_21 = or i12 %tmp_s, i12 22" [backprop.c:116]   --->   Operation 349 'or' 'or_ln116_21' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln116_21 = zext i12 %or_ln116_21" [backprop.c:116]   --->   Operation 350 'zext' 'zext_ln116_21' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%delta_weights2_addr_22 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_21" [backprop.c:116]   --->   Operation 351 'getelementptr' 'delta_weights2_addr_22' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_21, i12 %delta_weights2_addr_22" [backprop.c:116]   --->   Operation 352 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln116_22 = or i12 %tmp_s, i12 23" [backprop.c:116]   --->   Operation 353 'or' 'or_ln116_22' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln116_22 = zext i12 %or_ln116_22" [backprop.c:116]   --->   Operation 354 'zext' 'zext_ln116_22' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%delta_weights2_addr_23 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_22" [backprop.c:116]   --->   Operation 355 'getelementptr' 'delta_weights2_addr_23' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_22, i12 %delta_weights2_addr_23" [backprop.c:116]   --->   Operation 356 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 357 [1/5] (7.14ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load, i64 %oracle_activations2_load_24_read" [backprop.c:116]   --->   Operation 357 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 358 [1/5] (7.14ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load, i64 %oracle_activations2_load_25_read" [backprop.c:116]   --->   Operation 358 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 359 [2/5] (7.14ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load, i64 %oracle_activations2_load_26_read" [backprop.c:116]   --->   Operation 359 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 360 [2/5] (7.14ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load, i64 %oracle_activations2_load_27_read" [backprop.c:116]   --->   Operation 360 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 361 [3/5] (7.14ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load, i64 %oracle_activations2_load_28_read" [backprop.c:116]   --->   Operation 361 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 362 [3/5] (7.14ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load, i64 %oracle_activations2_load_29_read" [backprop.c:116]   --->   Operation 362 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 363 [4/5] (7.14ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load, i64 %oracle_activations2_load_30_read" [backprop.c:116]   --->   Operation 363 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 364 [4/5] (7.14ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load, i64 %oracle_activations2_load_31_read" [backprop.c:116]   --->   Operation 364 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 365 [5/5] (7.14ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load, i64 %oracle_activations2_load_32_read" [backprop.c:116]   --->   Operation 365 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 366 [5/5] (7.14ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load, i64 %oracle_activations2_load_33_read" [backprop.c:116]   --->   Operation 366 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.14>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln116_23 = or i12 %tmp_s, i12 24" [backprop.c:116]   --->   Operation 367 'or' 'or_ln116_23' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_20 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln116_23 = zext i12 %or_ln116_23" [backprop.c:116]   --->   Operation 368 'zext' 'zext_ln116_23' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_20 : Operation 369 [1/1] (0.00ns)   --->   "%delta_weights2_addr_24 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_23" [backprop.c:116]   --->   Operation 369 'getelementptr' 'delta_weights2_addr_24' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_20 : Operation 370 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_23, i12 %delta_weights2_addr_24" [backprop.c:116]   --->   Operation 370 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln116_24 = or i12 %tmp_s, i12 25" [backprop.c:116]   --->   Operation 371 'or' 'or_ln116_24' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_20 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln116_24 = zext i12 %or_ln116_24" [backprop.c:116]   --->   Operation 372 'zext' 'zext_ln116_24' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%delta_weights2_addr_25 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_24" [backprop.c:116]   --->   Operation 373 'getelementptr' 'delta_weights2_addr_25' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_20 : Operation 374 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_24, i12 %delta_weights2_addr_25" [backprop.c:116]   --->   Operation 374 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 375 [1/5] (7.14ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load, i64 %oracle_activations2_load_26_read" [backprop.c:116]   --->   Operation 375 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 376 [1/5] (7.14ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load, i64 %oracle_activations2_load_27_read" [backprop.c:116]   --->   Operation 376 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [2/5] (7.14ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load, i64 %oracle_activations2_load_28_read" [backprop.c:116]   --->   Operation 377 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 378 [2/5] (7.14ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load, i64 %oracle_activations2_load_29_read" [backprop.c:116]   --->   Operation 378 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 379 [3/5] (7.14ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load, i64 %oracle_activations2_load_30_read" [backprop.c:116]   --->   Operation 379 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 380 [3/5] (7.14ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load, i64 %oracle_activations2_load_31_read" [backprop.c:116]   --->   Operation 380 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 381 [4/5] (7.14ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load, i64 %oracle_activations2_load_32_read" [backprop.c:116]   --->   Operation 381 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 382 [4/5] (7.14ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load, i64 %oracle_activations2_load_33_read" [backprop.c:116]   --->   Operation 382 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 383 [5/5] (7.14ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load, i64 %oracle_activations2_load_34_read" [backprop.c:116]   --->   Operation 383 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 384 [5/5] (7.14ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load, i64 %oracle_activations2_load_35_read" [backprop.c:116]   --->   Operation 384 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.14>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln116_25 = or i12 %tmp_s, i12 26" [backprop.c:116]   --->   Operation 385 'or' 'or_ln116_25' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln116_25 = zext i12 %or_ln116_25" [backprop.c:116]   --->   Operation 386 'zext' 'zext_ln116_25' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 387 [1/1] (0.00ns)   --->   "%delta_weights2_addr_26 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_25" [backprop.c:116]   --->   Operation 387 'getelementptr' 'delta_weights2_addr_26' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 388 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_25, i12 %delta_weights2_addr_26" [backprop.c:116]   --->   Operation 388 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln116_26 = or i12 %tmp_s, i12 27" [backprop.c:116]   --->   Operation 389 'or' 'or_ln116_26' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln116_26 = zext i12 %or_ln116_26" [backprop.c:116]   --->   Operation 390 'zext' 'zext_ln116_26' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%delta_weights2_addr_27 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_26" [backprop.c:116]   --->   Operation 391 'getelementptr' 'delta_weights2_addr_27' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_26, i12 %delta_weights2_addr_27" [backprop.c:116]   --->   Operation 392 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 393 [1/5] (7.14ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load, i64 %oracle_activations2_load_28_read" [backprop.c:116]   --->   Operation 393 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [1/5] (7.14ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load, i64 %oracle_activations2_load_29_read" [backprop.c:116]   --->   Operation 394 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 395 [2/5] (7.14ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load, i64 %oracle_activations2_load_30_read" [backprop.c:116]   --->   Operation 395 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 396 [2/5] (7.14ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load, i64 %oracle_activations2_load_31_read" [backprop.c:116]   --->   Operation 396 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 397 [3/5] (7.14ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load, i64 %oracle_activations2_load_32_read" [backprop.c:116]   --->   Operation 397 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 398 [3/5] (7.14ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load, i64 %oracle_activations2_load_33_read" [backprop.c:116]   --->   Operation 398 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 399 [4/5] (7.14ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load, i64 %oracle_activations2_load_34_read" [backprop.c:116]   --->   Operation 399 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 400 [4/5] (7.14ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load, i64 %oracle_activations2_load_35_read" [backprop.c:116]   --->   Operation 400 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 401 [5/5] (7.14ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load, i64 %oracle_activations2_load_36_read" [backprop.c:116]   --->   Operation 401 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 402 [5/5] (7.14ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load, i64 %oracle_activations2_load_37_read" [backprop.c:116]   --->   Operation 402 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.14>
ST_22 : Operation 403 [1/1] (0.00ns)   --->   "%or_ln116_27 = or i12 %tmp_s, i12 28" [backprop.c:116]   --->   Operation 403 'or' 'or_ln116_27' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_22 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln116_27 = zext i12 %or_ln116_27" [backprop.c:116]   --->   Operation 404 'zext' 'zext_ln116_27' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_22 : Operation 405 [1/1] (0.00ns)   --->   "%delta_weights2_addr_28 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_27" [backprop.c:116]   --->   Operation 405 'getelementptr' 'delta_weights2_addr_28' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_22 : Operation 406 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_27, i12 %delta_weights2_addr_28" [backprop.c:116]   --->   Operation 406 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln116_28 = or i12 %tmp_s, i12 29" [backprop.c:116]   --->   Operation 407 'or' 'or_ln116_28' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_22 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln116_28 = zext i12 %or_ln116_28" [backprop.c:116]   --->   Operation 408 'zext' 'zext_ln116_28' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_22 : Operation 409 [1/1] (0.00ns)   --->   "%delta_weights2_addr_29 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_28" [backprop.c:116]   --->   Operation 409 'getelementptr' 'delta_weights2_addr_29' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_22 : Operation 410 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_28, i12 %delta_weights2_addr_29" [backprop.c:116]   --->   Operation 410 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 411 [1/5] (7.14ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load, i64 %oracle_activations2_load_30_read" [backprop.c:116]   --->   Operation 411 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 412 [1/5] (7.14ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load, i64 %oracle_activations2_load_31_read" [backprop.c:116]   --->   Operation 412 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 413 [2/5] (7.14ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load, i64 %oracle_activations2_load_32_read" [backprop.c:116]   --->   Operation 413 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 414 [2/5] (7.14ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load, i64 %oracle_activations2_load_33_read" [backprop.c:116]   --->   Operation 414 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 415 [3/5] (7.14ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load, i64 %oracle_activations2_load_34_read" [backprop.c:116]   --->   Operation 415 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 416 [3/5] (7.14ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load, i64 %oracle_activations2_load_35_read" [backprop.c:116]   --->   Operation 416 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 417 [4/5] (7.14ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load, i64 %oracle_activations2_load_36_read" [backprop.c:116]   --->   Operation 417 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 418 [4/5] (7.14ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load, i64 %oracle_activations2_load_37_read" [backprop.c:116]   --->   Operation 418 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 419 [5/5] (7.14ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load, i64 %oracle_activations2_load_38_read" [backprop.c:116]   --->   Operation 419 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 420 [5/5] (7.14ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load, i64 %oracle_activations2_load_39_read" [backprop.c:116]   --->   Operation 420 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.14>
ST_23 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln116_29 = or i12 %tmp_s, i12 30" [backprop.c:116]   --->   Operation 421 'or' 'or_ln116_29' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_23 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln116_29 = zext i12 %or_ln116_29" [backprop.c:116]   --->   Operation 422 'zext' 'zext_ln116_29' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%delta_weights2_addr_30 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_29" [backprop.c:116]   --->   Operation 423 'getelementptr' 'delta_weights2_addr_30' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_23 : Operation 424 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_29, i12 %delta_weights2_addr_30" [backprop.c:116]   --->   Operation 424 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "%or_ln116_30 = or i12 %tmp_s, i12 31" [backprop.c:116]   --->   Operation 425 'or' 'or_ln116_30' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_23 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln116_30 = zext i12 %or_ln116_30" [backprop.c:116]   --->   Operation 426 'zext' 'zext_ln116_30' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_23 : Operation 427 [1/1] (0.00ns)   --->   "%delta_weights2_addr_31 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_30" [backprop.c:116]   --->   Operation 427 'getelementptr' 'delta_weights2_addr_31' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_30, i12 %delta_weights2_addr_31" [backprop.c:116]   --->   Operation 428 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 429 [1/5] (7.14ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load, i64 %oracle_activations2_load_32_read" [backprop.c:116]   --->   Operation 429 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [1/5] (7.14ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load, i64 %oracle_activations2_load_33_read" [backprop.c:116]   --->   Operation 430 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 431 [2/5] (7.14ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load, i64 %oracle_activations2_load_34_read" [backprop.c:116]   --->   Operation 431 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 432 [2/5] (7.14ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load, i64 %oracle_activations2_load_35_read" [backprop.c:116]   --->   Operation 432 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 433 [3/5] (7.14ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load, i64 %oracle_activations2_load_36_read" [backprop.c:116]   --->   Operation 433 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 434 [3/5] (7.14ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load, i64 %oracle_activations2_load_37_read" [backprop.c:116]   --->   Operation 434 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 435 [4/5] (7.14ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load, i64 %oracle_activations2_load_38_read" [backprop.c:116]   --->   Operation 435 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 436 [4/5] (7.14ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load, i64 %oracle_activations2_load_39_read" [backprop.c:116]   --->   Operation 436 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [5/5] (7.14ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load, i64 %oracle_activations2_load_40_read" [backprop.c:116]   --->   Operation 437 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 438 [5/5] (7.14ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load, i64 %oracle_activations2_load_41_read" [backprop.c:116]   --->   Operation 438 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.14>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "%or_ln116_31 = or i12 %tmp_s, i12 32" [backprop.c:116]   --->   Operation 439 'or' 'or_ln116_31' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln116_31 = zext i12 %or_ln116_31" [backprop.c:116]   --->   Operation 440 'zext' 'zext_ln116_31' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_24 : Operation 441 [1/1] (0.00ns)   --->   "%delta_weights2_addr_32 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_31" [backprop.c:116]   --->   Operation 441 'getelementptr' 'delta_weights2_addr_32' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_24 : Operation 442 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_31, i12 %delta_weights2_addr_32" [backprop.c:116]   --->   Operation 442 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 443 [1/1] (0.00ns)   --->   "%or_ln116_32 = or i12 %tmp_s, i12 33" [backprop.c:116]   --->   Operation 443 'or' 'or_ln116_32' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_24 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln116_32 = zext i12 %or_ln116_32" [backprop.c:116]   --->   Operation 444 'zext' 'zext_ln116_32' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "%delta_weights2_addr_33 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_32" [backprop.c:116]   --->   Operation 445 'getelementptr' 'delta_weights2_addr_33' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_24 : Operation 446 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_32, i12 %delta_weights2_addr_33" [backprop.c:116]   --->   Operation 446 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 447 [1/5] (7.14ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load, i64 %oracle_activations2_load_34_read" [backprop.c:116]   --->   Operation 447 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 448 [1/5] (7.14ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load, i64 %oracle_activations2_load_35_read" [backprop.c:116]   --->   Operation 448 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 449 [2/5] (7.14ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load, i64 %oracle_activations2_load_36_read" [backprop.c:116]   --->   Operation 449 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 450 [2/5] (7.14ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load, i64 %oracle_activations2_load_37_read" [backprop.c:116]   --->   Operation 450 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 451 [3/5] (7.14ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load, i64 %oracle_activations2_load_38_read" [backprop.c:116]   --->   Operation 451 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 452 [3/5] (7.14ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load, i64 %oracle_activations2_load_39_read" [backprop.c:116]   --->   Operation 452 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 453 [4/5] (7.14ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load, i64 %oracle_activations2_load_40_read" [backprop.c:116]   --->   Operation 453 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 454 [4/5] (7.14ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load, i64 %oracle_activations2_load_41_read" [backprop.c:116]   --->   Operation 454 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 455 [5/5] (7.14ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load, i64 %oracle_activations2_load_42_read" [backprop.c:116]   --->   Operation 455 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 456 [5/5] (7.14ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load, i64 %oracle_activations2_load_43_read" [backprop.c:116]   --->   Operation 456 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.14>
ST_25 : Operation 457 [1/1] (0.00ns)   --->   "%or_ln116_33 = or i12 %tmp_s, i12 34" [backprop.c:116]   --->   Operation 457 'or' 'or_ln116_33' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_25 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln116_33 = zext i12 %or_ln116_33" [backprop.c:116]   --->   Operation 458 'zext' 'zext_ln116_33' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_25 : Operation 459 [1/1] (0.00ns)   --->   "%delta_weights2_addr_34 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_33" [backprop.c:116]   --->   Operation 459 'getelementptr' 'delta_weights2_addr_34' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_25 : Operation 460 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_33, i12 %delta_weights2_addr_34" [backprop.c:116]   --->   Operation 460 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 461 [1/1] (0.00ns)   --->   "%or_ln116_34 = or i12 %tmp_s, i12 35" [backprop.c:116]   --->   Operation 461 'or' 'or_ln116_34' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln116_34 = zext i12 %or_ln116_34" [backprop.c:116]   --->   Operation 462 'zext' 'zext_ln116_34' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_25 : Operation 463 [1/1] (0.00ns)   --->   "%delta_weights2_addr_35 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_34" [backprop.c:116]   --->   Operation 463 'getelementptr' 'delta_weights2_addr_35' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_25 : Operation 464 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_34, i12 %delta_weights2_addr_35" [backprop.c:116]   --->   Operation 464 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 465 [1/5] (7.14ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load, i64 %oracle_activations2_load_36_read" [backprop.c:116]   --->   Operation 465 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 466 [1/5] (7.14ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load, i64 %oracle_activations2_load_37_read" [backprop.c:116]   --->   Operation 466 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 467 [2/5] (7.14ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load, i64 %oracle_activations2_load_38_read" [backprop.c:116]   --->   Operation 467 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 468 [2/5] (7.14ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load, i64 %oracle_activations2_load_39_read" [backprop.c:116]   --->   Operation 468 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 469 [3/5] (7.14ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load, i64 %oracle_activations2_load_40_read" [backprop.c:116]   --->   Operation 469 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 470 [3/5] (7.14ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load, i64 %oracle_activations2_load_41_read" [backprop.c:116]   --->   Operation 470 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 471 [4/5] (7.14ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load, i64 %oracle_activations2_load_42_read" [backprop.c:116]   --->   Operation 471 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 472 [4/5] (7.14ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load, i64 %oracle_activations2_load_43_read" [backprop.c:116]   --->   Operation 472 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 473 [5/5] (7.14ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load, i64 %oracle_activations2_load_44_read" [backprop.c:116]   --->   Operation 473 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 474 [5/5] (7.14ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load, i64 %oracle_activations2_load_45_read" [backprop.c:116]   --->   Operation 474 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.14>
ST_26 : Operation 475 [1/1] (0.00ns)   --->   "%or_ln116_35 = or i12 %tmp_s, i12 36" [backprop.c:116]   --->   Operation 475 'or' 'or_ln116_35' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_26 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln116_35 = zext i12 %or_ln116_35" [backprop.c:116]   --->   Operation 476 'zext' 'zext_ln116_35' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_26 : Operation 477 [1/1] (0.00ns)   --->   "%delta_weights2_addr_36 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_35" [backprop.c:116]   --->   Operation 477 'getelementptr' 'delta_weights2_addr_36' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_26 : Operation 478 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_35, i12 %delta_weights2_addr_36" [backprop.c:116]   --->   Operation 478 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 479 [1/1] (0.00ns)   --->   "%or_ln116_36 = or i12 %tmp_s, i12 37" [backprop.c:116]   --->   Operation 479 'or' 'or_ln116_36' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_26 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln116_36 = zext i12 %or_ln116_36" [backprop.c:116]   --->   Operation 480 'zext' 'zext_ln116_36' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_26 : Operation 481 [1/1] (0.00ns)   --->   "%delta_weights2_addr_37 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_36" [backprop.c:116]   --->   Operation 481 'getelementptr' 'delta_weights2_addr_37' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_26 : Operation 482 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_36, i12 %delta_weights2_addr_37" [backprop.c:116]   --->   Operation 482 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 483 [1/5] (7.14ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load, i64 %oracle_activations2_load_38_read" [backprop.c:116]   --->   Operation 483 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 484 [1/5] (7.14ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load, i64 %oracle_activations2_load_39_read" [backprop.c:116]   --->   Operation 484 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 485 [2/5] (7.14ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load, i64 %oracle_activations2_load_40_read" [backprop.c:116]   --->   Operation 485 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 486 [2/5] (7.14ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load, i64 %oracle_activations2_load_41_read" [backprop.c:116]   --->   Operation 486 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 487 [3/5] (7.14ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load, i64 %oracle_activations2_load_42_read" [backprop.c:116]   --->   Operation 487 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 488 [3/5] (7.14ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load, i64 %oracle_activations2_load_43_read" [backprop.c:116]   --->   Operation 488 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 489 [4/5] (7.14ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load, i64 %oracle_activations2_load_44_read" [backprop.c:116]   --->   Operation 489 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 490 [4/5] (7.14ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load, i64 %oracle_activations2_load_45_read" [backprop.c:116]   --->   Operation 490 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 491 [5/5] (7.14ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load, i64 %oracle_activations2_load_46_read" [backprop.c:116]   --->   Operation 491 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 492 [5/5] (7.14ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load, i64 %oracle_activations2_load_47_read" [backprop.c:116]   --->   Operation 492 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.14>
ST_27 : Operation 493 [1/1] (0.00ns)   --->   "%or_ln116_37 = or i12 %tmp_s, i12 38" [backprop.c:116]   --->   Operation 493 'or' 'or_ln116_37' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_27 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln116_37 = zext i12 %or_ln116_37" [backprop.c:116]   --->   Operation 494 'zext' 'zext_ln116_37' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_27 : Operation 495 [1/1] (0.00ns)   --->   "%delta_weights2_addr_38 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_37" [backprop.c:116]   --->   Operation 495 'getelementptr' 'delta_weights2_addr_38' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_27 : Operation 496 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_37, i12 %delta_weights2_addr_38" [backprop.c:116]   --->   Operation 496 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 497 [1/1] (0.00ns)   --->   "%or_ln116_38 = or i12 %tmp_s, i12 39" [backprop.c:116]   --->   Operation 497 'or' 'or_ln116_38' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_27 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln116_38 = zext i12 %or_ln116_38" [backprop.c:116]   --->   Operation 498 'zext' 'zext_ln116_38' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_27 : Operation 499 [1/1] (0.00ns)   --->   "%delta_weights2_addr_39 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_38" [backprop.c:116]   --->   Operation 499 'getelementptr' 'delta_weights2_addr_39' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_27 : Operation 500 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_38, i12 %delta_weights2_addr_39" [backprop.c:116]   --->   Operation 500 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 501 [1/5] (7.14ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load, i64 %oracle_activations2_load_40_read" [backprop.c:116]   --->   Operation 501 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 502 [1/5] (7.14ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load, i64 %oracle_activations2_load_41_read" [backprop.c:116]   --->   Operation 502 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 503 [2/5] (7.14ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load, i64 %oracle_activations2_load_42_read" [backprop.c:116]   --->   Operation 503 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 504 [2/5] (7.14ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load, i64 %oracle_activations2_load_43_read" [backprop.c:116]   --->   Operation 504 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 505 [3/5] (7.14ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load, i64 %oracle_activations2_load_44_read" [backprop.c:116]   --->   Operation 505 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 506 [3/5] (7.14ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load, i64 %oracle_activations2_load_45_read" [backprop.c:116]   --->   Operation 506 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 507 [4/5] (7.14ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load, i64 %oracle_activations2_load_46_read" [backprop.c:116]   --->   Operation 507 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 508 [4/5] (7.14ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load, i64 %oracle_activations2_load_47_read" [backprop.c:116]   --->   Operation 508 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 509 [5/5] (7.14ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load, i64 %oracle_activations2_load_48_read" [backprop.c:116]   --->   Operation 509 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 510 [5/5] (7.14ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load, i64 %oracle_activations2_load_49_read" [backprop.c:116]   --->   Operation 510 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.14>
ST_28 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln116_39 = or i12 %tmp_s, i12 40" [backprop.c:116]   --->   Operation 511 'or' 'or_ln116_39' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_28 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln116_39 = zext i12 %or_ln116_39" [backprop.c:116]   --->   Operation 512 'zext' 'zext_ln116_39' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_28 : Operation 513 [1/1] (0.00ns)   --->   "%delta_weights2_addr_40 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_39" [backprop.c:116]   --->   Operation 513 'getelementptr' 'delta_weights2_addr_40' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_28 : Operation 514 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_39, i12 %delta_weights2_addr_40" [backprop.c:116]   --->   Operation 514 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 515 [1/1] (0.00ns)   --->   "%or_ln116_40 = or i12 %tmp_s, i12 41" [backprop.c:116]   --->   Operation 515 'or' 'or_ln116_40' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_28 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln116_40 = zext i12 %or_ln116_40" [backprop.c:116]   --->   Operation 516 'zext' 'zext_ln116_40' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%delta_weights2_addr_41 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_40" [backprop.c:116]   --->   Operation 517 'getelementptr' 'delta_weights2_addr_41' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_40, i12 %delta_weights2_addr_41" [backprop.c:116]   --->   Operation 518 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 519 [1/5] (7.14ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load, i64 %oracle_activations2_load_42_read" [backprop.c:116]   --->   Operation 519 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 520 [1/5] (7.14ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load, i64 %oracle_activations2_load_43_read" [backprop.c:116]   --->   Operation 520 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 521 [2/5] (7.14ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load, i64 %oracle_activations2_load_44_read" [backprop.c:116]   --->   Operation 521 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 522 [2/5] (7.14ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load, i64 %oracle_activations2_load_45_read" [backprop.c:116]   --->   Operation 522 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 523 [3/5] (7.14ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load, i64 %oracle_activations2_load_46_read" [backprop.c:116]   --->   Operation 523 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 524 [3/5] (7.14ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load, i64 %oracle_activations2_load_47_read" [backprop.c:116]   --->   Operation 524 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 525 [4/5] (7.14ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load, i64 %oracle_activations2_load_48_read" [backprop.c:116]   --->   Operation 525 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 526 [4/5] (7.14ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load, i64 %oracle_activations2_load_49_read" [backprop.c:116]   --->   Operation 526 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 527 [5/5] (7.14ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load, i64 %oracle_activations2_load_50_read" [backprop.c:116]   --->   Operation 527 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 528 [5/5] (7.14ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load, i64 %oracle_activations2_load_51_read" [backprop.c:116]   --->   Operation 528 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.14>
ST_29 : Operation 529 [1/1] (0.00ns)   --->   "%or_ln116_41 = or i12 %tmp_s, i12 42" [backprop.c:116]   --->   Operation 529 'or' 'or_ln116_41' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_29 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln116_41 = zext i12 %or_ln116_41" [backprop.c:116]   --->   Operation 530 'zext' 'zext_ln116_41' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_29 : Operation 531 [1/1] (0.00ns)   --->   "%delta_weights2_addr_42 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_41" [backprop.c:116]   --->   Operation 531 'getelementptr' 'delta_weights2_addr_42' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_29 : Operation 532 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_41, i12 %delta_weights2_addr_42" [backprop.c:116]   --->   Operation 532 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 533 [1/1] (0.00ns)   --->   "%or_ln116_42 = or i12 %tmp_s, i12 43" [backprop.c:116]   --->   Operation 533 'or' 'or_ln116_42' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_29 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln116_42 = zext i12 %or_ln116_42" [backprop.c:116]   --->   Operation 534 'zext' 'zext_ln116_42' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_29 : Operation 535 [1/1] (0.00ns)   --->   "%delta_weights2_addr_43 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_42" [backprop.c:116]   --->   Operation 535 'getelementptr' 'delta_weights2_addr_43' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_29 : Operation 536 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_42, i12 %delta_weights2_addr_43" [backprop.c:116]   --->   Operation 536 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 537 [1/5] (7.14ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load, i64 %oracle_activations2_load_44_read" [backprop.c:116]   --->   Operation 537 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 538 [1/5] (7.14ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load, i64 %oracle_activations2_load_45_read" [backprop.c:116]   --->   Operation 538 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 539 [2/5] (7.14ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load, i64 %oracle_activations2_load_46_read" [backprop.c:116]   --->   Operation 539 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 540 [2/5] (7.14ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load, i64 %oracle_activations2_load_47_read" [backprop.c:116]   --->   Operation 540 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 541 [3/5] (7.14ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load, i64 %oracle_activations2_load_48_read" [backprop.c:116]   --->   Operation 541 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 542 [3/5] (7.14ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load, i64 %oracle_activations2_load_49_read" [backprop.c:116]   --->   Operation 542 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 543 [4/5] (7.14ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load, i64 %oracle_activations2_load_50_read" [backprop.c:116]   --->   Operation 543 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 544 [4/5] (7.14ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load, i64 %oracle_activations2_load_51_read" [backprop.c:116]   --->   Operation 544 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 545 [5/5] (7.14ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load, i64 %oracle_activations2_load_52_read" [backprop.c:116]   --->   Operation 545 'dmul' 'mul_i4_51' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 546 [5/5] (7.14ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load, i64 %oracle_activations2_load_53_read" [backprop.c:116]   --->   Operation 546 'dmul' 'mul_i4_52' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.14>
ST_30 : Operation 547 [1/1] (0.00ns)   --->   "%or_ln116_43 = or i12 %tmp_s, i12 44" [backprop.c:116]   --->   Operation 547 'or' 'or_ln116_43' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_30 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln116_43 = zext i12 %or_ln116_43" [backprop.c:116]   --->   Operation 548 'zext' 'zext_ln116_43' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_30 : Operation 549 [1/1] (0.00ns)   --->   "%delta_weights2_addr_44 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_43" [backprop.c:116]   --->   Operation 549 'getelementptr' 'delta_weights2_addr_44' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_30 : Operation 550 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_43, i12 %delta_weights2_addr_44" [backprop.c:116]   --->   Operation 550 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 551 [1/1] (0.00ns)   --->   "%or_ln116_44 = or i12 %tmp_s, i12 45" [backprop.c:116]   --->   Operation 551 'or' 'or_ln116_44' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_30 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln116_44 = zext i12 %or_ln116_44" [backprop.c:116]   --->   Operation 552 'zext' 'zext_ln116_44' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_30 : Operation 553 [1/1] (0.00ns)   --->   "%delta_weights2_addr_45 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_44" [backprop.c:116]   --->   Operation 553 'getelementptr' 'delta_weights2_addr_45' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_30 : Operation 554 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_44, i12 %delta_weights2_addr_45" [backprop.c:116]   --->   Operation 554 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 555 [1/5] (7.14ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load, i64 %oracle_activations2_load_46_read" [backprop.c:116]   --->   Operation 555 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 556 [1/5] (7.14ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load, i64 %oracle_activations2_load_47_read" [backprop.c:116]   --->   Operation 556 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 557 [2/5] (7.14ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load, i64 %oracle_activations2_load_48_read" [backprop.c:116]   --->   Operation 557 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 558 [2/5] (7.14ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load, i64 %oracle_activations2_load_49_read" [backprop.c:116]   --->   Operation 558 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 559 [3/5] (7.14ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load, i64 %oracle_activations2_load_50_read" [backprop.c:116]   --->   Operation 559 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 560 [3/5] (7.14ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load, i64 %oracle_activations2_load_51_read" [backprop.c:116]   --->   Operation 560 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 561 [4/5] (7.14ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load, i64 %oracle_activations2_load_52_read" [backprop.c:116]   --->   Operation 561 'dmul' 'mul_i4_51' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 562 [4/5] (7.14ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load, i64 %oracle_activations2_load_53_read" [backprop.c:116]   --->   Operation 562 'dmul' 'mul_i4_52' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 563 [5/5] (7.14ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load, i64 %oracle_activations2_load_54_read" [backprop.c:116]   --->   Operation 563 'dmul' 'mul_i4_53' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 564 [5/5] (7.14ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load, i64 %oracle_activations2_load_55_read" [backprop.c:116]   --->   Operation 564 'dmul' 'mul_i4_54' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.14>
ST_31 : Operation 565 [1/1] (0.00ns)   --->   "%or_ln116_45 = or i12 %tmp_s, i12 46" [backprop.c:116]   --->   Operation 565 'or' 'or_ln116_45' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_31 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln116_45 = zext i12 %or_ln116_45" [backprop.c:116]   --->   Operation 566 'zext' 'zext_ln116_45' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_31 : Operation 567 [1/1] (0.00ns)   --->   "%delta_weights2_addr_46 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_45" [backprop.c:116]   --->   Operation 567 'getelementptr' 'delta_weights2_addr_46' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_31 : Operation 568 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_45, i12 %delta_weights2_addr_46" [backprop.c:116]   --->   Operation 568 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 569 [1/1] (0.00ns)   --->   "%or_ln116_46 = or i12 %tmp_s, i12 47" [backprop.c:116]   --->   Operation 569 'or' 'or_ln116_46' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_31 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln116_46 = zext i12 %or_ln116_46" [backprop.c:116]   --->   Operation 570 'zext' 'zext_ln116_46' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_31 : Operation 571 [1/1] (0.00ns)   --->   "%delta_weights2_addr_47 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_46" [backprop.c:116]   --->   Operation 571 'getelementptr' 'delta_weights2_addr_47' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_31 : Operation 572 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_46, i12 %delta_weights2_addr_47" [backprop.c:116]   --->   Operation 572 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 573 [1/5] (7.14ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load, i64 %oracle_activations2_load_48_read" [backprop.c:116]   --->   Operation 573 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 574 [1/5] (7.14ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load, i64 %oracle_activations2_load_49_read" [backprop.c:116]   --->   Operation 574 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 575 [2/5] (7.14ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load, i64 %oracle_activations2_load_50_read" [backprop.c:116]   --->   Operation 575 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 576 [2/5] (7.14ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load, i64 %oracle_activations2_load_51_read" [backprop.c:116]   --->   Operation 576 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 577 [3/5] (7.14ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load, i64 %oracle_activations2_load_52_read" [backprop.c:116]   --->   Operation 577 'dmul' 'mul_i4_51' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 578 [3/5] (7.14ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load, i64 %oracle_activations2_load_53_read" [backprop.c:116]   --->   Operation 578 'dmul' 'mul_i4_52' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 579 [4/5] (7.14ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load, i64 %oracle_activations2_load_54_read" [backprop.c:116]   --->   Operation 579 'dmul' 'mul_i4_53' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 580 [4/5] (7.14ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load, i64 %oracle_activations2_load_55_read" [backprop.c:116]   --->   Operation 580 'dmul' 'mul_i4_54' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 581 [5/5] (7.14ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load, i64 %oracle_activations2_load_56_read" [backprop.c:116]   --->   Operation 581 'dmul' 'mul_i4_55' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 582 [5/5] (7.14ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load, i64 %oracle_activations2_load_57_read" [backprop.c:116]   --->   Operation 582 'dmul' 'mul_i4_56' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.14>
ST_32 : Operation 583 [1/1] (0.00ns)   --->   "%or_ln116_47 = or i12 %tmp_s, i12 48" [backprop.c:116]   --->   Operation 583 'or' 'or_ln116_47' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_32 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln116_47 = zext i12 %or_ln116_47" [backprop.c:116]   --->   Operation 584 'zext' 'zext_ln116_47' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_32 : Operation 585 [1/1] (0.00ns)   --->   "%delta_weights2_addr_48 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_47" [backprop.c:116]   --->   Operation 585 'getelementptr' 'delta_weights2_addr_48' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_32 : Operation 586 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_47, i12 %delta_weights2_addr_48" [backprop.c:116]   --->   Operation 586 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 587 [1/1] (0.00ns)   --->   "%or_ln116_48 = or i12 %tmp_s, i12 49" [backprop.c:116]   --->   Operation 587 'or' 'or_ln116_48' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_32 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln116_48 = zext i12 %or_ln116_48" [backprop.c:116]   --->   Operation 588 'zext' 'zext_ln116_48' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_32 : Operation 589 [1/1] (0.00ns)   --->   "%delta_weights2_addr_49 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_48" [backprop.c:116]   --->   Operation 589 'getelementptr' 'delta_weights2_addr_49' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_32 : Operation 590 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_48, i12 %delta_weights2_addr_49" [backprop.c:116]   --->   Operation 590 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 591 [1/5] (7.14ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load, i64 %oracle_activations2_load_50_read" [backprop.c:116]   --->   Operation 591 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 592 [1/5] (7.14ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load, i64 %oracle_activations2_load_51_read" [backprop.c:116]   --->   Operation 592 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 593 [2/5] (7.14ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load, i64 %oracle_activations2_load_52_read" [backprop.c:116]   --->   Operation 593 'dmul' 'mul_i4_51' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 594 [2/5] (7.14ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load, i64 %oracle_activations2_load_53_read" [backprop.c:116]   --->   Operation 594 'dmul' 'mul_i4_52' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 595 [3/5] (7.14ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load, i64 %oracle_activations2_load_54_read" [backprop.c:116]   --->   Operation 595 'dmul' 'mul_i4_53' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 596 [3/5] (7.14ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load, i64 %oracle_activations2_load_55_read" [backprop.c:116]   --->   Operation 596 'dmul' 'mul_i4_54' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 597 [4/5] (7.14ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load, i64 %oracle_activations2_load_56_read" [backprop.c:116]   --->   Operation 597 'dmul' 'mul_i4_55' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 598 [4/5] (7.14ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load, i64 %oracle_activations2_load_57_read" [backprop.c:116]   --->   Operation 598 'dmul' 'mul_i4_56' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 599 [5/5] (7.14ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load, i64 %oracle_activations2_load_58_read" [backprop.c:116]   --->   Operation 599 'dmul' 'mul_i4_57' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 600 [5/5] (7.14ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load, i64 %oracle_activations2_load_59_read" [backprop.c:116]   --->   Operation 600 'dmul' 'mul_i4_58' <Predicate = (!icmp_ln114)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.14>
ST_33 : Operation 601 [1/1] (0.00ns)   --->   "%or_ln116_49 = or i12 %tmp_s, i12 50" [backprop.c:116]   --->   Operation 601 'or' 'or_ln116_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln116_49 = zext i12 %or_ln116_49" [backprop.c:116]   --->   Operation 602 'zext' 'zext_ln116_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 603 [1/1] (0.00ns)   --->   "%delta_weights2_addr_50 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_49" [backprop.c:116]   --->   Operation 603 'getelementptr' 'delta_weights2_addr_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 604 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_49, i12 %delta_weights2_addr_50" [backprop.c:116]   --->   Operation 604 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 605 [1/1] (0.00ns)   --->   "%or_ln116_50 = or i12 %tmp_s, i12 51" [backprop.c:116]   --->   Operation 605 'or' 'or_ln116_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln116_50 = zext i12 %or_ln116_50" [backprop.c:116]   --->   Operation 606 'zext' 'zext_ln116_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 607 [1/1] (0.00ns)   --->   "%delta_weights2_addr_51 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_50" [backprop.c:116]   --->   Operation 607 'getelementptr' 'delta_weights2_addr_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 608 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_50, i12 %delta_weights2_addr_51" [backprop.c:116]   --->   Operation 608 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 609 [1/5] (7.14ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load, i64 %oracle_activations2_load_52_read" [backprop.c:116]   --->   Operation 609 'dmul' 'mul_i4_51' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 610 [1/5] (7.14ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load, i64 %oracle_activations2_load_53_read" [backprop.c:116]   --->   Operation 610 'dmul' 'mul_i4_52' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 611 [2/5] (7.14ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load, i64 %oracle_activations2_load_54_read" [backprop.c:116]   --->   Operation 611 'dmul' 'mul_i4_53' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 612 [2/5] (7.14ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load, i64 %oracle_activations2_load_55_read" [backprop.c:116]   --->   Operation 612 'dmul' 'mul_i4_54' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 613 [3/5] (7.14ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load, i64 %oracle_activations2_load_56_read" [backprop.c:116]   --->   Operation 613 'dmul' 'mul_i4_55' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 614 [3/5] (7.14ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load, i64 %oracle_activations2_load_57_read" [backprop.c:116]   --->   Operation 614 'dmul' 'mul_i4_56' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 615 [4/5] (7.14ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load, i64 %oracle_activations2_load_58_read" [backprop.c:116]   --->   Operation 615 'dmul' 'mul_i4_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 616 [4/5] (7.14ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load, i64 %oracle_activations2_load_59_read" [backprop.c:116]   --->   Operation 616 'dmul' 'mul_i4_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 617 [5/5] (7.14ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load, i64 %oracle_activations2_load_60_read" [backprop.c:116]   --->   Operation 617 'dmul' 'mul_i4_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 618 [5/5] (7.14ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load, i64 %oracle_activations2_load_61_read" [backprop.c:116]   --->   Operation 618 'dmul' 'mul_i4_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.14>
ST_34 : Operation 619 [1/1] (0.00ns)   --->   "%or_ln116_51 = or i12 %tmp_s, i12 52" [backprop.c:116]   --->   Operation 619 'or' 'or_ln116_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln116_51 = zext i12 %or_ln116_51" [backprop.c:116]   --->   Operation 620 'zext' 'zext_ln116_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 621 [1/1] (0.00ns)   --->   "%delta_weights2_addr_52 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_51" [backprop.c:116]   --->   Operation 621 'getelementptr' 'delta_weights2_addr_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 622 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_51, i12 %delta_weights2_addr_52" [backprop.c:116]   --->   Operation 622 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_34 : Operation 623 [1/1] (0.00ns)   --->   "%or_ln116_52 = or i12 %tmp_s, i12 53" [backprop.c:116]   --->   Operation 623 'or' 'or_ln116_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln116_52 = zext i12 %or_ln116_52" [backprop.c:116]   --->   Operation 624 'zext' 'zext_ln116_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 625 [1/1] (0.00ns)   --->   "%delta_weights2_addr_53 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_52" [backprop.c:116]   --->   Operation 625 'getelementptr' 'delta_weights2_addr_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 626 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_52, i12 %delta_weights2_addr_53" [backprop.c:116]   --->   Operation 626 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_34 : Operation 627 [1/5] (7.14ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load, i64 %oracle_activations2_load_54_read" [backprop.c:116]   --->   Operation 627 'dmul' 'mul_i4_53' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 628 [1/5] (7.14ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load, i64 %oracle_activations2_load_55_read" [backprop.c:116]   --->   Operation 628 'dmul' 'mul_i4_54' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 629 [2/5] (7.14ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load, i64 %oracle_activations2_load_56_read" [backprop.c:116]   --->   Operation 629 'dmul' 'mul_i4_55' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 630 [2/5] (7.14ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load, i64 %oracle_activations2_load_57_read" [backprop.c:116]   --->   Operation 630 'dmul' 'mul_i4_56' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 631 [3/5] (7.14ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load, i64 %oracle_activations2_load_58_read" [backprop.c:116]   --->   Operation 631 'dmul' 'mul_i4_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 632 [3/5] (7.14ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load, i64 %oracle_activations2_load_59_read" [backprop.c:116]   --->   Operation 632 'dmul' 'mul_i4_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 633 [4/5] (7.14ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load, i64 %oracle_activations2_load_60_read" [backprop.c:116]   --->   Operation 633 'dmul' 'mul_i4_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 634 [4/5] (7.14ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load, i64 %oracle_activations2_load_61_read" [backprop.c:116]   --->   Operation 634 'dmul' 'mul_i4_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 635 [5/5] (7.14ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load, i64 %oracle_activations2_load_62_read" [backprop.c:116]   --->   Operation 635 'dmul' 'mul_i4_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 636 [5/5] (7.14ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load, i64 %oracle_activations2_load_63_read" [backprop.c:116]   --->   Operation 636 'dmul' 'mul_i4_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.14>
ST_35 : Operation 637 [1/1] (0.00ns)   --->   "%or_ln116_53 = or i12 %tmp_s, i12 54" [backprop.c:116]   --->   Operation 637 'or' 'or_ln116_53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln116_53 = zext i12 %or_ln116_53" [backprop.c:116]   --->   Operation 638 'zext' 'zext_ln116_53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 639 [1/1] (0.00ns)   --->   "%delta_weights2_addr_54 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_53" [backprop.c:116]   --->   Operation 639 'getelementptr' 'delta_weights2_addr_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 640 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_53, i12 %delta_weights2_addr_54" [backprop.c:116]   --->   Operation 640 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_35 : Operation 641 [1/1] (0.00ns)   --->   "%or_ln116_54 = or i12 %tmp_s, i12 55" [backprop.c:116]   --->   Operation 641 'or' 'or_ln116_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln116_54 = zext i12 %or_ln116_54" [backprop.c:116]   --->   Operation 642 'zext' 'zext_ln116_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 643 [1/1] (0.00ns)   --->   "%delta_weights2_addr_55 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_54" [backprop.c:116]   --->   Operation 643 'getelementptr' 'delta_weights2_addr_55' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 644 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_54, i12 %delta_weights2_addr_55" [backprop.c:116]   --->   Operation 644 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_35 : Operation 645 [1/5] (7.14ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load, i64 %oracle_activations2_load_56_read" [backprop.c:116]   --->   Operation 645 'dmul' 'mul_i4_55' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 646 [1/5] (7.14ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load, i64 %oracle_activations2_load_57_read" [backprop.c:116]   --->   Operation 646 'dmul' 'mul_i4_56' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 647 [2/5] (7.14ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load, i64 %oracle_activations2_load_58_read" [backprop.c:116]   --->   Operation 647 'dmul' 'mul_i4_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 648 [2/5] (7.14ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load, i64 %oracle_activations2_load_59_read" [backprop.c:116]   --->   Operation 648 'dmul' 'mul_i4_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 649 [3/5] (7.14ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load, i64 %oracle_activations2_load_60_read" [backprop.c:116]   --->   Operation 649 'dmul' 'mul_i4_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 650 [3/5] (7.14ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load, i64 %oracle_activations2_load_61_read" [backprop.c:116]   --->   Operation 650 'dmul' 'mul_i4_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 651 [4/5] (7.14ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load, i64 %oracle_activations2_load_62_read" [backprop.c:116]   --->   Operation 651 'dmul' 'mul_i4_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 652 [4/5] (7.14ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load, i64 %oracle_activations2_load_63_read" [backprop.c:116]   --->   Operation 652 'dmul' 'mul_i4_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.14>
ST_36 : Operation 653 [1/1] (0.00ns)   --->   "%or_ln116_55 = or i12 %tmp_s, i12 56" [backprop.c:116]   --->   Operation 653 'or' 'or_ln116_55' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln116_55 = zext i12 %or_ln116_55" [backprop.c:116]   --->   Operation 654 'zext' 'zext_ln116_55' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 655 [1/1] (0.00ns)   --->   "%delta_weights2_addr_56 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_55" [backprop.c:116]   --->   Operation 655 'getelementptr' 'delta_weights2_addr_56' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 656 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_55, i12 %delta_weights2_addr_56" [backprop.c:116]   --->   Operation 656 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_36 : Operation 657 [1/1] (0.00ns)   --->   "%or_ln116_56 = or i12 %tmp_s, i12 57" [backprop.c:116]   --->   Operation 657 'or' 'or_ln116_56' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln116_56 = zext i12 %or_ln116_56" [backprop.c:116]   --->   Operation 658 'zext' 'zext_ln116_56' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 659 [1/1] (0.00ns)   --->   "%delta_weights2_addr_57 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_56" [backprop.c:116]   --->   Operation 659 'getelementptr' 'delta_weights2_addr_57' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 660 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_56, i12 %delta_weights2_addr_57" [backprop.c:116]   --->   Operation 660 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_36 : Operation 661 [1/5] (7.14ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load, i64 %oracle_activations2_load_58_read" [backprop.c:116]   --->   Operation 661 'dmul' 'mul_i4_57' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 662 [1/5] (7.14ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load, i64 %oracle_activations2_load_59_read" [backprop.c:116]   --->   Operation 662 'dmul' 'mul_i4_58' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 663 [2/5] (7.14ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load, i64 %oracle_activations2_load_60_read" [backprop.c:116]   --->   Operation 663 'dmul' 'mul_i4_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 664 [2/5] (7.14ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load, i64 %oracle_activations2_load_61_read" [backprop.c:116]   --->   Operation 664 'dmul' 'mul_i4_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 665 [3/5] (7.14ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load, i64 %oracle_activations2_load_62_read" [backprop.c:116]   --->   Operation 665 'dmul' 'mul_i4_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 666 [3/5] (7.14ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load, i64 %oracle_activations2_load_63_read" [backprop.c:116]   --->   Operation 666 'dmul' 'mul_i4_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.14>
ST_37 : Operation 667 [1/1] (0.00ns)   --->   "%or_ln116_57 = or i12 %tmp_s, i12 58" [backprop.c:116]   --->   Operation 667 'or' 'or_ln116_57' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln116_57 = zext i12 %or_ln116_57" [backprop.c:116]   --->   Operation 668 'zext' 'zext_ln116_57' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 669 [1/1] (0.00ns)   --->   "%delta_weights2_addr_58 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_57" [backprop.c:116]   --->   Operation 669 'getelementptr' 'delta_weights2_addr_58' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 670 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_57, i12 %delta_weights2_addr_58" [backprop.c:116]   --->   Operation 670 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_37 : Operation 671 [1/1] (0.00ns)   --->   "%or_ln116_58 = or i12 %tmp_s, i12 59" [backprop.c:116]   --->   Operation 671 'or' 'or_ln116_58' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln116_58 = zext i12 %or_ln116_58" [backprop.c:116]   --->   Operation 672 'zext' 'zext_ln116_58' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 673 [1/1] (0.00ns)   --->   "%delta_weights2_addr_59 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_58" [backprop.c:116]   --->   Operation 673 'getelementptr' 'delta_weights2_addr_59' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 674 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_58, i12 %delta_weights2_addr_59" [backprop.c:116]   --->   Operation 674 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_37 : Operation 675 [1/5] (7.14ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load, i64 %oracle_activations2_load_60_read" [backprop.c:116]   --->   Operation 675 'dmul' 'mul_i4_59' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 676 [1/5] (7.14ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load, i64 %oracle_activations2_load_61_read" [backprop.c:116]   --->   Operation 676 'dmul' 'mul_i4_60' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 677 [2/5] (7.14ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load, i64 %oracle_activations2_load_62_read" [backprop.c:116]   --->   Operation 677 'dmul' 'mul_i4_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 678 [2/5] (7.14ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load, i64 %oracle_activations2_load_63_read" [backprop.c:116]   --->   Operation 678 'dmul' 'mul_i4_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.14>
ST_38 : Operation 679 [1/1] (0.00ns)   --->   "%or_ln116_59 = or i12 %tmp_s, i12 60" [backprop.c:116]   --->   Operation 679 'or' 'or_ln116_59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln116_59 = zext i12 %or_ln116_59" [backprop.c:116]   --->   Operation 680 'zext' 'zext_ln116_59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 681 [1/1] (0.00ns)   --->   "%delta_weights2_addr_60 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_59" [backprop.c:116]   --->   Operation 681 'getelementptr' 'delta_weights2_addr_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 682 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_59, i12 %delta_weights2_addr_60" [backprop.c:116]   --->   Operation 682 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_38 : Operation 683 [1/1] (0.00ns)   --->   "%or_ln116_60 = or i12 %tmp_s, i12 61" [backprop.c:116]   --->   Operation 683 'or' 'or_ln116_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln116_60 = zext i12 %or_ln116_60" [backprop.c:116]   --->   Operation 684 'zext' 'zext_ln116_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 685 [1/1] (0.00ns)   --->   "%delta_weights2_addr_61 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_60" [backprop.c:116]   --->   Operation 685 'getelementptr' 'delta_weights2_addr_61' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 686 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_60, i12 %delta_weights2_addr_61" [backprop.c:116]   --->   Operation 686 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_38 : Operation 687 [1/5] (7.14ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load, i64 %oracle_activations2_load_62_read" [backprop.c:116]   --->   Operation 687 'dmul' 'mul_i4_61' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 688 [1/5] (7.14ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load, i64 %oracle_activations2_load_63_read" [backprop.c:116]   --->   Operation 688 'dmul' 'mul_i4_62' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.26>
ST_39 : Operation 689 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [backprop.c:113]   --->   Operation 689 'specloopname' 'specloopname_ln113' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 690 [1/1] (0.00ns)   --->   "%or_ln116_61 = or i12 %tmp_s, i12 62" [backprop.c:116]   --->   Operation 690 'or' 'or_ln116_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln116_61 = zext i12 %or_ln116_61" [backprop.c:116]   --->   Operation 691 'zext' 'zext_ln116_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 692 [1/1] (0.00ns)   --->   "%delta_weights2_addr_62 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_61" [backprop.c:116]   --->   Operation 692 'getelementptr' 'delta_weights2_addr_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 693 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_61, i12 %delta_weights2_addr_62" [backprop.c:116]   --->   Operation 693 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_39 : Operation 694 [1/1] (0.00ns)   --->   "%or_ln116_62 = or i12 %tmp_s, i12 63" [backprop.c:116]   --->   Operation 694 'or' 'or_ln116_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln116_62 = zext i12 %or_ln116_62" [backprop.c:116]   --->   Operation 695 'zext' 'zext_ln116_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 696 [1/1] (0.00ns)   --->   "%delta_weights2_addr_63 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_62" [backprop.c:116]   --->   Operation 696 'getelementptr' 'delta_weights2_addr_63' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 697 [1/1] (2.26ns)   --->   "%store_ln116 = store i64 %mul_i4_62, i12 %delta_weights2_addr_63" [backprop.c:116]   --->   Operation 697 'store' 'store_ln116' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_39 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln114 = br void %VITIS_LOOP_115_2.i" [backprop.c:114]   --->   Operation 698 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'alloca' operation ('i') [67]  (0 ns)
	'load' operation ('i') on local variable 'i' [135]  (0 ns)
	'getelementptr' operation ('activations1_addr') [144]  (0 ns)
	'load' operation ('activations1_load') on array 'activations1' [148]  (2.27 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('activations1_load') on array 'activations1' [148]  (2.27 ns)

 <State 3>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', backprop.c:116) [149]  (7.15 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', backprop.c:116) [149]  (7.15 ns)

 <State 5>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', backprop.c:116) [149]  (7.15 ns)

 <State 6>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', backprop.c:116) [149]  (7.15 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', backprop.c:116) [149]  (7.15 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_2', backprop.c:116) [157]  (7.15 ns)

 <State 9>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_4', backprop.c:116) [167]  (7.15 ns)

 <State 10>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_6', backprop.c:116) [177]  (7.15 ns)

 <State 11>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_8', backprop.c:116) [187]  (7.15 ns)

 <State 12>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_s', backprop.c:116) [197]  (7.15 ns)

 <State 13>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_11', backprop.c:116) [207]  (7.15 ns)

 <State 14>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_13', backprop.c:116) [217]  (7.15 ns)

 <State 15>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_15', backprop.c:116) [227]  (7.15 ns)

 <State 16>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_17', backprop.c:116) [237]  (7.15 ns)

 <State 17>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_19', backprop.c:116) [247]  (7.15 ns)

 <State 18>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_21', backprop.c:116) [257]  (7.15 ns)

 <State 19>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_23', backprop.c:116) [267]  (7.15 ns)

 <State 20>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_25', backprop.c:116) [277]  (7.15 ns)

 <State 21>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_27', backprop.c:116) [287]  (7.15 ns)

 <State 22>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_29', backprop.c:116) [297]  (7.15 ns)

 <State 23>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_31', backprop.c:116) [307]  (7.15 ns)

 <State 24>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_33', backprop.c:116) [317]  (7.15 ns)

 <State 25>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_35', backprop.c:116) [327]  (7.15 ns)

 <State 26>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_37', backprop.c:116) [337]  (7.15 ns)

 <State 27>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_39', backprop.c:116) [347]  (7.15 ns)

 <State 28>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_41', backprop.c:116) [357]  (7.15 ns)

 <State 29>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_43', backprop.c:116) [367]  (7.15 ns)

 <State 30>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_45', backprop.c:116) [377]  (7.15 ns)

 <State 31>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_47', backprop.c:116) [387]  (7.15 ns)

 <State 32>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_49', backprop.c:116) [397]  (7.15 ns)

 <State 33>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_51', backprop.c:116) [407]  (7.15 ns)

 <State 34>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_53', backprop.c:116) [417]  (7.15 ns)

 <State 35>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_55', backprop.c:116) [427]  (7.15 ns)

 <State 36>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_57', backprop.c:116) [437]  (7.15 ns)

 <State 37>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_59', backprop.c:116) [447]  (7.15 ns)

 <State 38>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_61', backprop.c:116) [457]  (7.15 ns)

 <State 39>: 2.27ns
The critical path consists of the following:
	'or' operation ('or_ln116_61', backprop.c:116) [458]  (0 ns)
	'getelementptr' operation ('delta_weights2_addr_62', backprop.c:116) [460]  (0 ns)
	'store' operation ('store_ln116', backprop.c:116) of variable 'mul_i4_61', backprop.c:116 on array 'delta_weights2' [461]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
