/*
* INTEL CONFIDENTIAL
*
* Copyright (C) 2010 - 2017 Intel Corporation.
* All Rights Reserved.
*
* The source code contained or described herein and all documents
* related to the source code ("Material") are owned by Intel Corporation
* or licensors. Title to the Material remains with Intel
* Corporation or its licensors. The Material contains trade
* secrets and proprietary and confidential information of Intel or its
* licensors. The Material is protected by worldwide copyright
* and trade secret laws and treaty provisions. No part of the Material may
* be used, copied, reproduced, modified, published, uploaded, posted,
* transmitted, distributed, or disclosed in any way without Intel's prior
* express written permission.
*
* No License under any patent, copyright, trade secret or other intellectual
* property right is granted to or conferred upon you by disclosure or
* delivery of the Materials, either expressly, by implication, inducement,
* estoppel or otherwise. Any license under such intellectual property rights
* must be express and approved by Intel in writing.
*/
/* Generated file - please do not edit. */

#ifndef _IPU_DEVICE_FF_PROPERTIES_DEFS_H_
#define _IPU_DEVICE_FF_PROPERTIES_DEFS_H_
#define IPU_DEVICE_FF_RYNR_BNLM_BASE_ADDR 0x3221000
#define IPU_DEVICE_FF_GAMMA_STAR_BASE_ADDR 0x3235000
#define IPU_DEVICE_FF_DEMOSAIC_DEMOSAIC_BASE_ADDR 0x3232070
#define IPU_DEVICE_FF_ACM_GLIM_BASE_ADDR 0x3233500
#define IPU_DEVICE_FF_ACM_ACM_BASE_ADDR 0x3233900
#define IPU_DEVICE_FF_GTC_CSC_CDS_BASE_ADDR 0x3230F00
#define IPU_DEVICE_FF_GTC_GTM_BASE_ADDR 0x322F000
#define IPU_DEVICE_FF_YUV1_SPLITTER_BASE_ADDR 0x3231200
#define IPU_DEVICE_FF_YUV1_IEFD_BASE_ADDR 0x3231300
#define IPU_DEVICE_FF_YUV1_COLLECTOR_BASE_ADDR 0x3231500
#define IPU_DEVICE_FF_DVS_YBIN_BASE_ADDR 0x3225200
#define IPU_DEVICE_FF_DVS_DVS_BASE_ADDR 0x3225300
#define IPU_DEVICE_FF_VCSC_VCSC_BASE_ADDR 0x3240600
#define IPU_DEVICE_FF_GLTM_BASE_ADDR 0x3240A00
#define IPU_DEVICE_FF_XNR_VHF_BASE_ADDR 0x3241400
#define IPU_DEVICE_FF_XNR_HF_BASE_ADDR 0x3241800
#define IPU_DEVICE_FF_XNR_HF_SE_BASE_ADDR 0x3241C00
#define IPU_DEVICE_FF_XNR_MF_BASE_ADDR 0x3242000
#define IPU_DEVICE_FF_XNR_MF_SE_BASE_ADDR 0x3242400
#define IPU_DEVICE_FF_XNR_LF_BASE_ADDR 0x3242800
#define IPU_DEVICE_FF_XNR_LF_SE_BASE_ADDR 0x3242C00
#define IPU_DEVICE_FF_XNR_LFE_BASE_ADDR 0x3243000
#define IPU_DEVICE_FF_XNR_VLF_BASE_ADDR 0x3243400
#define IPU_DEVICE_FF_XNR_VLF_SE_BASE_ADDR 0x3243800
#define IPU_DEVICE_FF_XNR_VCR_BASE_ADDR 0x3243C00
#define IPU_DEVICE_FF_STREAM_CROP_PSA_H_BASE_ADDR 0x3219500
#define IPU_DEVICE_FF_STREAM_CROP_A_BASE_ADDR 0x3049300
#define IPU_DEVICE_FF_STREAM_CROP_B_BASE_ADDR 0x3049320
#define IPU_DEVICE_FF_X2B_MD_BASE_ADDR 0x3039100
#define IPU_DEVICE_FF_X2B_SVE_RGBIR_RGBIR_BASE_ADDR 0x303B000
#define IPU_DEVICE_FF_X2B_SVE_RGBIR_SVE_BASE_ADDR 0x303C000
#define IPU_DEVICE_FF_SIS_SIS_A_BASE_ADDR 0x3046100
#define IPU_DEVICE_FF_SIS_SIS_B_BASE_ADDR 0x3047100
#define IPU_DEVICE_FF_ICA_INL_BASE_ADDR 0x3038100
#define IPU_DEVICE_FF_ICA_GBL_BASE_ADDR 0x3035000
#define IPU_DEVICE_FF_ICA_PCLN_BASE_ADDR 0x3035D00
#define IPU_DEVICE_FF_LSC_LSC_BASE_ADDR 0x3034000
#define IPU_DEVICE_FF_DPC_DPC_BASE_ADDR 0x3030200
#define IPU_DEVICE_FF_B2B_WBA_BASE_ADDR 0x304C100
#define IPU_DEVICE_FF_B2B_LCA_BASE_ADDR 0x304C200
#define IPU_DEVICE_FF_DPC_PEXT_BASE_ADDR 0x3030100
#define IPU_DEVICE_FF_DPC_SAM_BASE_ADDR 0x3033800
#define IPU_DEVICE_FF_B2R_DM_BASE_ADDR 0x304F200
#define IPU_DEVICE_FF_R2I_SIE_CSC_BASE_ADDR 0x3051200
#define IPU_DEVICE_FF_R2I_DS_A_SCALER_BASE_ADDR 0x3052100
#define IPU_DEVICE_FF_AWB_AWRG_BASE_ADDR 0x3040100
#define IPU_DEVICE_FF_AF_AF_BASE_ADDR 0x3043100
#define IPU_DEVICE_FF_PAF_BASE_ADDR 0x3048100
#define IPU_DEVICE_FF_AE_WGHT_HIST_BASE_ADDR 0x303D200
#define IPU_DEVICE_FF_AE_CCM_BASE_ADDR 0x303D100
#define IPU_DEVICE_FF_RYNR_BNLM_DATA_BUS_ADDR 0x3221000
#define IPU_DEVICE_FF_GAMMA_STAR_DATA_BUS_ADDR 0x3235000
#define IPU_DEVICE_FF_DEMOSAIC_DEMOSAIC_DATA_BUS_ADDR 0x3232070
#define IPU_DEVICE_FF_ACM_GLIM_DATA_BUS_ADDR 0x3233500
#define IPU_DEVICE_FF_ACM_ACM_DATA_BUS_ADDR 0x3233900
#define IPU_DEVICE_FF_GTC_CSC_CDS_DATA_BUS_ADDR 0x3230F00
#define IPU_DEVICE_FF_GTC_GTM_DATA_BUS_ADDR 0x322F000
#define IPU_DEVICE_FF_YUV1_SPLITTER_DATA_BUS_ADDR 0x3231200
#define IPU_DEVICE_FF_YUV1_IEFD_DATA_BUS_ADDR 0x3231300
#define IPU_DEVICE_FF_YUV1_COLLECTOR_DATA_BUS_ADDR 0x3231500
#define IPU_DEVICE_FF_DVS_YBIN_DATA_BUS_ADDR 0x3225200
#define IPU_DEVICE_FF_DVS_DVS_DATA_BUS_ADDR 0x3225300
#define IPU_DEVICE_FF_VCSC_VCSC_DATA_BUS_ADDR 0x3240600
#define IPU_DEVICE_FF_GLTM_DATA_BUS_ADDR 0x3240A00
#define IPU_DEVICE_FF_XNR_VHF_DATA_BUS_ADDR 0x3241400
#define IPU_DEVICE_FF_XNR_HF_DATA_BUS_ADDR 0x3241800
#define IPU_DEVICE_FF_XNR_HF_SE_DATA_BUS_ADDR 0x3241C00
#define IPU_DEVICE_FF_XNR_MF_DATA_BUS_ADDR 0x3242000
#define IPU_DEVICE_FF_XNR_MF_SE_DATA_BUS_ADDR 0x3242400
#define IPU_DEVICE_FF_XNR_LF_DATA_BUS_ADDR 0x3242800
#define IPU_DEVICE_FF_XNR_LF_SE_DATA_BUS_ADDR 0x3242C00
#define IPU_DEVICE_FF_XNR_LFE_DATA_BUS_ADDR 0x3243000
#define IPU_DEVICE_FF_XNR_VLF_DATA_BUS_ADDR 0x3243400
#define IPU_DEVICE_FF_XNR_VLF_SE_DATA_BUS_ADDR 0x3243800
#define IPU_DEVICE_FF_XNR_VCR_DATA_BUS_ADDR 0x3243C00
#define LB_DMA_TO_DVS_STATS_BASE_ADDRESS 0x3225300
#define IDSP_TO_DVS_STAT_BASE_ADDRESS _hrt_master_to_slave_address_ipu_par_idsp_0_idsp_tile_top_sreg_bus_mt0_to_ipu_psa_2_top_psa_2_ff_cluster_DVS_DVS_crq_in
#define IDSP_TO_YBIN_BASE_ADDRESS _hrt_master_to_slave_address_ipu_par_idsp_0_idsp_tile_top_sreg_bus_mt0_to_ipu_psa_2_top_psa_2_ff_cluster_DVS_YBIN_crq_in
#define IPU_DEVICE_FF_STREAM_CROP_PSA_H_DATA_BUS_ADDR 0x3219500
#define IPU_DEVICE_FF_STREAM_CROP_A_DATA_BUS_ADDR 0x3049300
#define IPU_DEVICE_FF_STREAM_CROP_B_DATA_BUS_ADDR 0x3049320
#define IPU_DEVICE_FF_X2B_MD_DATA_BUS_ADDR 0x3039100
#define IPU_DEVICE_FF_X2B_SVE_RGBIR_RGBIR_DATA_BUS_ADDR 0x303B000
#define IPU_DEVICE_FF_X2B_SVE_RGBIR_SVE_DATA_BUS_ADDR 0x303C000
#define IPU_DEVICE_FF_B2B_WBA_DATA_BUS_ADDR 0x304C100
#define IPU_DEVICE_FF_B2B_LCA_DATA_BUS_ADDR 0x304C200
#define IPU_DEVICE_FF_SIS_SIS_A_DATA_BUS_ADDR 0x3046100
#define IPU_DEVICE_FF_SIS_SIS_B_DATA_BUS_ADDR 0x3047100
#define IPU_DEVICE_FF_ICA_INL_DATA_BUS_ADDR 0x3038100
#define IPU_DEVICE_FF_ICA_GBL_DATA_BUS_ADDR 0x3035000
#define IPU_DEVICE_FF_ICA_PCLN_DATA_BUS_ADDR 0x3035D00
#define IPU_DEVICE_FF_LSC_LSC_DATA_BUS_ADDR 0x3034000
#define IPU_DEVICE_FF_DPC_DPC_DATA_BUS_ADDR 0x3030200
#define IPU_DEVICE_FF_DPC_PEXT_DATA_BUS_ADDR 0x3030100
#define IPU_DEVICE_FF_DPC_SAM_DATA_BUS_ADDR 0x3033800
#define IPU_DEVICE_FF_B2R_DM_DATA_BUS_ADDR 0x304F200
#define IPU_DEVICE_FF_R2I_SIE_CSC_DATA_BUS_ADDR 0x3051200
#define IPU_DEVICE_FF_R2I_DS_A_SCALER_DATA_BUS_ADDR 0x3052100
#define IPU_DEVICE_FF_AWB_AWRG_DATA_BUS_ADDR 0x3040100
#define IPU_DEVICE_FF_AF_AF_DATA_BUS_ADDR 0x3043100
#define IPU_DEVICE_FF_PAF_DATA_BUS_ADDR 0x3048100
#define IPU_DEVICE_FF_AE_WGHT_HIST_DATA_BUS_ADDR 0x303D200
#define IPU_DEVICE_FF_AE_CCM_DATA_BUS_ADDR 0x303D100
#define IPU_DEVICE_FF_CBUS_TO_DBUS (IPU_DEVICE_FF_B2B_WBA_DATA_BUS_ADDR - IPU_DEVICE_FF_B2B_WBA_BASE_ADDR)
#define CLOCK_GATING_YET_TO_BE_IMPLEMENTED 0xFFFFFFFF
#define CLOCK_GATING_VALUE_NORMAL 0x00000007
#define CLOCK_GATING_VALUE_SPECIAL 0x00010101
#define FF_BNLM_POWER_FEATURE_OFFSET 0x00000354
#define FF_GAMMA_STAR_POWER_FEATURE_OFFSET 0x000000d0
#define FF_DM_POWER_FEATURE_OFFSET 0x00000034
#define FF_GLIM_POWER_FEATURE_OFFSET 0x00000328
#define FF_ACM_POWER_FEATURE_OFFSET 0x00000360
#define FF_CSC_CDS_POWER_FEATURE_OFFSET 0x0000001c
#define FF_GTC_GTM_POWER_FEATURE_OFFSET 0x00001c74
#define FF_YUV_SPLITTER_POWER_FEATURE_OFFSET 0x00000004
#define FF_IEFD_POWER_FEATURE_OFFSET 0x000000e8
#define FF_COLLECTOR_POWER_FEATURE_OFFSET 0x00000004
#define FF_DVS_YBIN_POWER_FEATURE_OFFSET 0x00000004
#define FF_DVS_DVS_POWER_FEATURE_OFFSET 0x0000007c
#define FF_VCSC_POWER_FEATURE_OFFSET 0x00000028
#define FF_GLTM_POWER_FEATURE_OFFSET 0x0000033c
#define FF_XNR_LFE_POWER_FEATURE_OFFSET 0x00000020
#define FF_XNR_VCR_POWER_FEATURE_OFFSET 0x00000024
#define IPU_DEVICE_FF_GAMMA_STAR_POWER_FEATURE_ADDR (IPU_DEVICE_FF_GAMMA_STAR_BASE_ADDR + FF_GAMMA_STAR_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_DEMOSAIC_DEMOSAIC_POWER_FEATURE_ADDR (IPU_DEVICE_FF_DEMOSAIC_DEMOSAIC_BASE_ADDR + FF_DM_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_ACM_GLIM_POWER_FEATURE_ADDR (IPU_DEVICE_FF_ACM_GLIM_BASE_ADDR + FF_GLIM_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_ACM_ACM_POWER_FEATURE_ADDR (IPU_DEVICE_FF_ACM_ACM_BASE_ADDR + FF_ACM_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_GTC_CSC_CDS_POWER_FEATURE_ADDR (IPU_DEVICE_FF_GTC_CSC_CDS_BASE_ADDR + FF_CSC_CDS_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_GTC_GTM_POWER_FEATURE_ADDR (IPU_DEVICE_FF_GTC_GTM_BASE_ADDR + FF_GTC_GTM_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_YUV1_SPLITTER_POWER_FEATURE_ADDR (IPU_DEVICE_FF_YUV1_SPLITTER_BASE_ADDR + FF_YUV_SPLITTER_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_YUV1_IEFD_POWER_FEATURE_ADDR (IPU_DEVICE_FF_YUV1_IEFD_BASE_ADDR + FF_IEFD_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_YUV1_COLLECTOR_POWER_FEATURE_ADDR (IPU_DEVICE_FF_YUV1_COLLECTOR_BASE_ADDR + FF_COLLECTOR_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_DVS_YBIN_POWER_FEATURE_ADDR (IPU_DEVICE_FF_DVS_YBIN_BASE_ADDR + FF_DVS_YBIN_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_DVS_DVS_POWER_FEATURE_ADDR (IPU_DEVICE_FF_DVS_DVS_BASE_ADDR + FF_DVS_DVS_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_VCSC_VCSC_POWER_FEATURE_ADDR (IPU_DEVICE_FF_VCSC_VCSC_BASE_ADDR + FF_VCSC_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_GLTM_POWER_FEATURE_ADDR (IPU_DEVICE_FF_GLTM_BASE_ADDR + FF_GLTM_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_XNR_LFE_POWER_FEATURE_ADDR (IPU_DEVICE_FF_XNR_LFE_BASE_ADDR + FF_XNR_LFE_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_XNR_VCR_POWER_FEATURE_ADDR (IPU_DEVICE_FF_XNR_VCR_BASE_ADDR + FF_XNR_VCR_POWER_FEATURE_OFFSET)
#define FF_X2B_MD_POWER_FEATURE_OFFSET 0x00000020
#define FF_X2B_SVE_RGBIR_RGBIR_POWER_FEATURE_OFFSET 0x000004cc
#define FF_X2B_SVE_RGBIR_SVE_POWER_FEATURE_OFFSET 0x000003cc
#define FF_SIS_SIS_A_POWER_FEATURE_OFFSET 0x0000004
#define FF_SIS_SIS_B_POWER_FEATURE_OFFSET 0x0000004
#define FF_INL_POWER_FEATURE_OFFSET 0x00000208
#define FF_GBL_POWER_FEATURE_OFFSET 0x00000c2c
#define FF_PCLN_POWER_FEATURE_OFFSET 0x00002174
#define FF_LSC_POWER_FEATURE_OFFSET 0x00000CC0
#define FF_B2B_WBA_POWER_FEATURE_OFFSET 0x0000004c
#define FF_B2B_LCA_POWER_FEATURE_OFFSET 0x0000000c
#define FF_B2R_DM_POWER_FEATURE_OFFSET 0x0000002c
#define FF_R2I_SIE_CSC_POWER_FEATURE_OFFSET 0x00000038
#define FF_R2I_DS_A_POWER_FEATURE_OFFSET 0x00000018
#define FF_AWB_AWRG_POWER_FEATURE_OFFSET 0x0000004C
#define FF_DPC_DPC_POWER_FEATURE_OFFSET 0x0000014CC
#define FF_DPC_PEXT_POWER_FEATURE_OFFSET 0x00000008
#define FF_DPC_SAM_POWER_FEATURE_OFFSET 0x00000004
#define FF_AF_AWB_FR_GRD_POWER_FEATURE_OFFSET 0x000000e0
#define FF_PAF_POWER_FEATURE_OFFSET 0x0000001C
#define FF_AE_HIST_POWER_FEATURE_OFFSET 0x00000020
#define FF_AE_CCM_POWER_FEATURE_OFFSET 0x00000044
#define IPU_DEVICE_FF_X2B_MD_POWER_FEATURE_ADDR (IPU_DEVICE_FF_X2B_MD_BASE_ADDR + FF_X2B_MD_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_X2B_SVE_RGBIR_RGBIR_POWER_FEATURE_ADDR (IPU_DEVICE_FF_X2B_SVE_RGBIR_RGBIR_BASE_ADDR + FF_X2B_SVE_RGBIR_RGBIR_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_X2B_SVE_RGBIR_SVE_POWER_FEATURE_ADDR (IPU_DEVICE_FF_X2B_SVE_RGBIR_SVE_BASE_ADDR + FF_X2B_SVE_RGBIR_SVE_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_SIS_SIS_A_POWER_FEATURE_ADDR (IPU_DEVICE_FF_SIS_SIS_A_BASE_ADDR + FF_SIS_SIS_A_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_SIS_SIS_B_POWER_FEATURE_ADDR (IPU_DEVICE_FF_SIS_SIS_B_BASE_ADDR + FF_SIS_SIS_B_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_RYNR_BNLM_POWER_FEATURE_ADDR (IPU_DEVICE_FF_RYNR_BNLM_BASE_ADDR + FF_BNLM_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_ICA_INL_POWER_FEATURE_ADDR (IPU_DEVICE_FF_ICA_INL_BASE_ADDR + FF_INL_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_ICA_GBL_POWER_FEATURE_ADDR (IPU_DEVICE_FF_ICA_GBL_BASE_ADDR + FF_GBL_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_ICA_PCLN_POWER_FEATURE_ADDR (IPU_DEVICE_FF_ICA_PCLN_BASE_ADDR + FF_PCLN_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_LSC_LSC_POWER_FEATURE_ADDR (IPU_DEVICE_FF_LSC_LSC_BASE_ADDR + FF_LSC_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_DPC_DPC_POWER_FEATURE_ADDR (IPU_DEVICE_FF_DPC_DPC_BASE_ADDR + FF_DPC_DPC_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_DPC_PEXT_POWER_FEATURE_ADDR (IPU_DEVICE_FF_DPC_PEXT_BASE_ADDR + FF_DPC_PEXT_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_DPC_SAM_POWER_FEATURE_ADDR (IPU_DEVICE_FF_DPC_SAM_BASE_ADDR + FF_DPC_SAM_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_B2B_WBA_POWER_FEATURE_ADDR (IPU_DEVICE_FF_B2B_WBA_BASE_ADDR + FF_B2B_WBA_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_B2B_LCA_POWER_FEATURE_ADDR (IPU_DEVICE_FF_B2B_LCA_BASE_ADDR + FF_B2B_LCA_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_B2R_DM_POWER_FEATURE_ADDR (IPU_DEVICE_FF_B2R_DM_BASE_ADDR + FF_B2R_DM_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_R2I_SIE_CSC_POWER_FEATURE_ADDR (IPU_DEVICE_FF_R2I_SIE_CSC_BASE_ADDR + FF_R2I_SIE_CSC_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_R2I_DS_A_SCALER_POWER_FEATURE_ADDR (IPU_DEVICE_FF_R2I_DS_A_SCALER_BASE_ADDR + FF_R2I_DS_A_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_AWB_AWRG_POWER_FEATURE_ADDR (IPU_DEVICE_FF_AWB_AWRG_BASE_ADDR + FF_AWB_AWRG_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_AF_AF_POWER_FEATURE_ADDR (IPU_DEVICE_FF_AF_AF_BASE_ADDR + FF_AF_AWB_FR_GRD_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_PAF_POWER_FEATURE_ADDR (IPU_DEVICE_FF_PAF_BASE_ADDR + FF_PAF_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_AE_WGHT_HIST_POWER_FEATURE_ADDR (IPU_DEVICE_FF_AE_WGHT_HIST_BASE_ADDR + FF_AE_HIST_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_AE_CCM_POWER_FEATURE_ADDR (IPU_DEVICE_FF_AE_CCM_BASE_ADDR + FF_AE_CCM_POWER_FEATURE_OFFSET)
#define IPU_DEVICE_FF_PEXT_POWER_FEATURE_ADDR (IPU_DEVICE_FF_PEXT_BASE_ADDR + FF_PEXT_POWER_FEATURE_OFFSET)
#endif /* _IPU_DEVICE_FF_PROPERTIES_DEFS_H_ */

