// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_s_HH_
#define _dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s.h"

namespace ap_rtl {

struct dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_s : public sc_module {
    // Port declarations 94
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<27> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_2_V_dout;
    sc_in< sc_logic > data_stream_V_data_2_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_2_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_3_V_dout;
    sc_in< sc_logic > data_stream_V_data_3_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_3_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_4_V_dout;
    sc_in< sc_logic > data_stream_V_data_4_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_4_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_5_V_dout;
    sc_in< sc_logic > data_stream_V_data_5_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_5_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_6_V_dout;
    sc_in< sc_logic > data_stream_V_data_6_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_6_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_7_V_dout;
    sc_in< sc_logic > data_stream_V_data_7_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_7_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_8_V_dout;
    sc_in< sc_logic > data_stream_V_data_8_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_8_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_9_V_dout;
    sc_in< sc_logic > data_stream_V_data_9_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_9_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_10_V_dout;
    sc_in< sc_logic > data_stream_V_data_10_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_10_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_11_V_dout;
    sc_in< sc_logic > data_stream_V_data_11_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_11_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_12_V_dout;
    sc_in< sc_logic > data_stream_V_data_12_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_12_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_13_V_dout;
    sc_in< sc_logic > data_stream_V_data_13_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_13_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_14_V_dout;
    sc_in< sc_logic > data_stream_V_data_14_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_14_V_read;
    sc_in< sc_lv<27> > data_stream_V_data_15_V_dout;
    sc_in< sc_logic > data_stream_V_data_15_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_15_V_read;
    sc_out< sc_lv<27> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<27> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;


    // Module declarations
    dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_s);

    ~dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s* grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_15_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_signal< sc_lv<5> > i_in_0_reg_465;
    sc_signal< sc_lv<1> > icmp_ln41_fu_542_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op170;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_in_fu_548_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > trunc_ln203_fu_554_p1;
    sc_signal< sc_lv<4> > trunc_ln203_reg_1552;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_start;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_done;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_idle;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_ready;
    sc_signal< sc_lv<27> > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_return_0;
    sc_signal< sc_lv<27> > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_return_1;
    sc_signal< sc_lv<27> > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_return_2;
    sc_signal< sc_lv<27> > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_return_3;
    sc_signal< sc_lv<27> > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_return_4;
    sc_signal< sc_lv<27> > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_return_5;
    sc_signal< sc_lv<27> > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_return_6;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_start_reg;
    sc_signal< sc_lv<27> > data_243_V_fu_136;
    sc_signal< sc_lv<27> > data_250_V_fu_140;
    sc_signal< sc_lv<27> > data_243_V_1_fu_144;
    sc_signal< sc_lv<27> > data_249_V_fu_148;
    sc_signal< sc_lv<27> > data_247_V_fu_152;
    sc_signal< sc_lv<27> > data_243_V_2_fu_156;
    sc_signal< sc_lv<27> > data_247_V_1_fu_160;
    sc_signal< sc_lv<27> > data_250_V_1_fu_164;
    sc_signal< sc_lv<27> > data_249_V_1_fu_168;
    sc_signal< sc_lv<27> > data_250_V_2_fu_172;
    sc_signal< sc_lv<27> > data_249_V_2_fu_176;
    sc_signal< sc_lv<27> > data_247_V_2_fu_180;
    sc_signal< sc_lv<27> > data_243_V_3_fu_184;
    sc_signal< sc_lv<27> > data_250_V_3_fu_188;
    sc_signal< sc_lv<27> > data_249_V_3_fu_192;
    sc_signal< sc_lv<27> > data_247_V_3_fu_196;
    sc_signal< sc_lv<27> > data_243_V_4_fu_200;
    sc_signal< sc_lv<27> > data_250_V_4_fu_204;
    sc_signal< sc_lv<27> > data_249_V_4_fu_208;
    sc_signal< sc_lv<27> > data_247_V_4_fu_212;
    sc_signal< sc_lv<27> > data_250_V_5_fu_216;
    sc_signal< sc_lv<27> > data_247_V_5_fu_220;
    sc_signal< sc_lv<27> > data_249_V_5_fu_224;
    sc_signal< sc_lv<27> > data_247_V_6_fu_228;
    sc_signal< sc_lv<27> > data_243_V_5_fu_232;
    sc_signal< sc_lv<27> > data_247_V_7_fu_236;
    sc_signal< sc_lv<27> > data_249_V_6_fu_240;
    sc_signal< sc_lv<27> > data_250_V_6_fu_244;
    sc_signal< sc_lv<27> > data_249_V_7_fu_248;
    sc_signal< sc_lv<27> > data_247_V_8_fu_252;
    sc_signal< sc_lv<27> > data_250_V_7_fu_256;
    sc_signal< sc_lv<27> > data_249_V_8_fu_260;
    sc_signal< sc_lv<27> > data_247_V_9_fu_264;
    sc_signal< sc_lv<27> > data_243_V_6_fu_268;
    sc_signal< sc_lv<27> > data_243_V_7_fu_272;
    sc_signal< sc_lv<27> > data_250_V_8_fu_276;
    sc_signal< sc_lv<27> > data_249_V_9_fu_280;
    sc_signal< sc_lv<27> > data_247_V_10_fu_284;
    sc_signal< sc_lv<27> > data_247_V_11_fu_288;
    sc_signal< sc_lv<27> > data_243_V_8_fu_292;
    sc_signal< sc_lv<27> > data_249_V_10_fu_296;
    sc_signal< sc_lv<27> > data_250_V_9_fu_300;
    sc_signal< sc_lv<27> > data_249_V_11_fu_304;
    sc_signal< sc_lv<27> > data_247_V_12_fu_308;
    sc_signal< sc_lv<27> > data_243_V_9_fu_312;
    sc_signal< sc_lv<27> > data_243_V_10_fu_316;
    sc_signal< sc_lv<27> > data_247_V_13_fu_320;
    sc_signal< sc_lv<27> > data_249_V_12_fu_324;
    sc_signal< sc_lv<27> > data_247_V_14_fu_328;
    sc_signal< sc_lv<27> > data_243_V_11_fu_332;
    sc_signal< sc_lv<27> > data_247_V_15_fu_336;
    sc_signal< sc_lv<27> > data_243_V_12_fu_340;
    sc_signal< sc_lv<27> > data_240_V_fu_344;
    sc_signal< sc_lv<27> > data_240_V_1_fu_348;
    sc_signal< sc_lv<27> > data_240_V_2_fu_352;
    sc_signal< sc_lv<27> > data_240_V_3_fu_356;
    sc_signal< sc_lv<27> > data_240_V_4_fu_360;
    sc_signal< sc_lv<27> > data_240_V_5_fu_364;
    sc_signal< sc_lv<27> > data_240_V_6_fu_368;
    sc_signal< sc_lv<27> > data_240_V_7_fu_372;
    sc_signal< sc_lv<27> > data_240_V_8_fu_376;
    sc_signal< sc_lv<27> > data_240_V_9_fu_380;
    sc_signal< sc_logic > io_acc_block_signal_op315;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<4> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<27> ap_const_lv27_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_10_V_blk_n();
    void thread_data_stream_V_data_10_V_read();
    void thread_data_stream_V_data_11_V_blk_n();
    void thread_data_stream_V_data_11_V_read();
    void thread_data_stream_V_data_12_V_blk_n();
    void thread_data_stream_V_data_12_V_read();
    void thread_data_stream_V_data_13_V_blk_n();
    void thread_data_stream_V_data_13_V_read();
    void thread_data_stream_V_data_14_V_blk_n();
    void thread_data_stream_V_data_14_V_read();
    void thread_data_stream_V_data_15_V_blk_n();
    void thread_data_stream_V_data_15_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_data_stream_V_data_2_V_blk_n();
    void thread_data_stream_V_data_2_V_read();
    void thread_data_stream_V_data_3_V_blk_n();
    void thread_data_stream_V_data_3_V_read();
    void thread_data_stream_V_data_4_V_blk_n();
    void thread_data_stream_V_data_4_V_read();
    void thread_data_stream_V_data_5_V_blk_n();
    void thread_data_stream_V_data_5_V_read();
    void thread_data_stream_V_data_6_V_blk_n();
    void thread_data_stream_V_data_6_V_read();
    void thread_data_stream_V_data_7_V_blk_n();
    void thread_data_stream_V_data_7_V_read();
    void thread_data_stream_V_data_8_V_blk_n();
    void thread_data_stream_V_data_8_V_read();
    void thread_data_stream_V_data_9_V_blk_n();
    void thread_data_stream_V_data_9_V_read();
    void thread_grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_start();
    void thread_i_in_fu_548_p2();
    void thread_icmp_ln41_fu_542_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op170();
    void thread_io_acc_block_signal_op315();
    void thread_real_start();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_trunc_ln203_fu_554_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
