TimeQuest Timing Analyzer report for lights
Mon Feb 06 22:12:53 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 14. Slow Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 15. Slow Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 16. Slow Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50Mhz'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 33. Fast Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 34. Fast Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 35. Fast Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50Mhz'
 38. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Recovery Transfers
 55. Removal Transfers
 56. Report TCCS
 57. Report RSKM
 58. Unconstrained Paths
 59. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lights                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; NIOS_II_System.sdc ; OK     ; Mon Feb 06 22:12:45 2017 ;
+--------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+
; altera_reserved_tck                                     ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                           ; { altera_reserved_tck }                                     ;
; CLOCK_50Mhz                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                           ; { CLOCK_50Mhz }                                             ;
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50Mhz ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] } ;
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50Mhz ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] } ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                      ;
+-----------+-----------------+---------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                              ; Note ;
+-----------+-----------------+---------------------------------------------------------+------+
; 99.49 MHz ; 99.49 MHz       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 6.233 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                         ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                     ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 6.622 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                      ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1.288 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50Mhz                                             ; 10.000 ; 0.000         ;
; altera_reserved_tck                                     ; 97.778 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 6.233 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 3.760      ;
; 6.399 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 3.609      ;
; 6.485 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 3.523      ;
; 6.707 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 3.301      ;
; 6.830 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 3.163      ;
; 6.846 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 3.147      ;
; 6.855 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 3.152      ;
; 6.873 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 3.135      ;
; 6.885 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 3.122      ;
; 6.891 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 3.116      ;
; 7.203 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.042     ; 2.791      ;
; 7.206 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 2.787      ;
; 7.266 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.742      ;
; 7.317 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.042     ; 2.677      ;
; 7.390 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.618      ;
; 7.399 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.608      ;
; 7.408 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.600      ;
; 7.411 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.597      ;
; 7.421 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.586      ;
; 7.441 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 2.552      ;
; 7.479 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.528      ;
; 7.482 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.525      ;
; 7.506 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.502      ;
; 7.528 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.505      ;
; 7.586 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 2.407      ;
; 7.593 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 2.400      ;
; 7.602 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.406      ;
; 7.604 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 2.389      ;
; 7.611 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.397      ;
; 7.611 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.396      ;
; 7.620 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.387      ;
; 7.638 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.369      ;
; 7.639 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.368      ;
; 7.663 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.344      ;
; 7.668 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.339      ;
; 7.672 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.336      ;
; 7.684 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.042     ; 2.310      ;
; 7.716 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.292      ;
; 7.722 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.286      ;
; 7.742 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.291      ;
; 7.751 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.282      ;
; 7.754 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 2.239      ;
; 7.763 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.245      ;
; 7.764 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.270      ;
; 7.764 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.243      ;
; 7.765 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.243      ;
; 7.769 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.265      ;
; 7.773 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.260      ;
; 7.774 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.233      ;
; 7.775 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.232      ;
; 7.804 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.204      ;
; 7.831 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.177      ;
; 7.833 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.175      ;
; 7.840 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.042     ; 2.154      ;
; 7.856 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.042     ; 2.138      ;
; 7.857 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.150      ;
; 7.861 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.147      ;
; 7.862 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.145      ;
; 7.870 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.137      ;
; 7.871 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.137      ;
; 7.876 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.132      ;
; 7.902 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.106      ;
; 7.921 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.086      ;
; 7.937 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.071      ;
; 7.938 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[26]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.069      ;
; 7.949 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.058      ;
; 7.950 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.083      ;
; 7.955 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.078      ;
; 7.957 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.076      ;
; 7.973 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.061      ;
; 7.974 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.033      ;
; 7.979 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 2.028      ;
; 7.982 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 2.011      ;
; 7.986 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.047      ;
; 7.992 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[22]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.041      ;
; 7.997 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.037      ;
; 7.997 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.011      ;
; 8.000 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.034      ;
; 8.009 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 1.998      ;
; 8.010 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.024      ;
; 8.021 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.013      ;
; 8.040 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.993      ;
; 8.041 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.993      ;
; 8.048 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[22]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.985      ;
; 8.052 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.982      ;
; 8.060 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 1.948      ;
; 8.063 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 1.945      ;
; 8.103 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 1.904      ;
; 8.104 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.930      ;
; 8.115 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 1.892      ;
; 8.132 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[20]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 1.894      ;
; 8.134 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[4]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 1.892      ;
; 8.145 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.043     ; 1.848      ;
; 8.162 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.042     ; 1.832      ;
; 8.185 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 1.822      ;
; 8.185 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.029     ; 1.822      ;
; 8.189 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[9]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.845      ;
; 8.190 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[25]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.844      ;
; 8.191 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 1.817      ;
; 8.193 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.841      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                           ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                            ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                               ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                               ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                       ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[0]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_active                                                                                                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_active                                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_wr_active                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_wr_active                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                                             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                                                       ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                       ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                       ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                      ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                      ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                      ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                      ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                    ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                       ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                       ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                       ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                       ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                     ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY     ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                     ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                            ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                           ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                            ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                              ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.045     ; 3.369      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 6.622  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.370      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.534 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 4.458      ;
; 15.628 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[31]                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 4.423      ;
; 15.628 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[15]                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 4.423      ;
; 15.628 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[9]                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 4.423      ;
; 15.628 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[25]                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 4.423      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_014|packet_in_progress                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.011     ; 4.087      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.011     ; 4.087      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.011     ; 4.087      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_014|saved_grant[0]                                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 4.116      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_014|saved_grant[1]                                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 4.116      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.085      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_byteenable[3]                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.015     ; 4.083      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WRITE_FIRST_WORD                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.085      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WR_READ_FIRST_WORD                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.085      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WR_READ_FIRST_WORD_DELAY                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.085      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WRITE_FIRST_BYTE                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.015     ; 4.083      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_byteenable[2]                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.015     ; 4.083      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WRITE_SECOND_WORD                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.085      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WR_READ_SECOND_WORD                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.085      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WR_READ_SECOND_WORD_DELAY                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.085      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WRITE_SECOND_BYTE                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.015     ; 4.083      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_READ_FIRST_WORD                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.085      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_READ_SECOND_WORD                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.085      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_RECEIVE_FIRST_WORD                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.085      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[1]                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 4.101      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[2]                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 4.101      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[3]                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 4.101      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[4]                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 4.101      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[5]                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 4.101      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[6]                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 4.101      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.002      ; 4.100      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 4.098      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[2]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 4.094      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[0]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 4.094      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[1]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 4.094      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[3]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 4.094      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[0]     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 4.102      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[1]     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 4.102      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[2]     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 4.102      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[3]     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 4.102      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[4]     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 4.102      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[6]     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 4.102      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[7]     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 4.102      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 4.099      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 4.099      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DATA_START           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 4.099      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 4.099      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 4.099      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 4.099      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 4.099      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 4.099      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_DEASSERT             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 4.099      ;
; 15.938 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GO_TO_NEXT_COMMAND ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.002      ; 4.100      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.288 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.909      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.909      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 2.913      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_dest_id[3]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 2.913      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 2.915      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 2.914      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 2.886      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 2.886      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 2.886      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 2.886      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter_001|last_channel[17]                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.919      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 2.920      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|read_latency_shift_reg[0]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 2.920      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 2.920      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 2.920      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 2.920      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter_001|last_channel[16]                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.919      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 2.915      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 2.915      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|read_latency_shift_reg[0]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.909      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.909      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.909      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 2.883      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[4]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.911      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.907      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.907      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[0]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.907      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|packet_in_progress                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 2.904      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[1]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.907      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 2.883      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 2.897      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.906      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.906      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.906      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.906      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.909      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.891      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.906      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.892      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.908      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.909      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.892      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.907      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.892      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.892      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.892      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.906      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|endofpacket_reg                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.905      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.892      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|data_reg[23]                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.905      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|data_reg[15]                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 2.904      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|data_reg[7]                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 2.904      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 2.900      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 2.900      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.895      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.896      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.895      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.895      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.896      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.896      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.896      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.896      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.895      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.895      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.896      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.896      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.896      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 2.885      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.884      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.884      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.884      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.884      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.884      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.884      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 2.884      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 2.885      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 2.885      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 2.885      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 2.885      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 2.885      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.034     ; 2.874      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 2.880      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.876      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.876      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.033     ; 2.875      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.876      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.033     ; 2.875      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.876      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.031     ; 2.877      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 2.897      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.895      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.912      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.893      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.893      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.893      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.889      ;
; 2.642 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.889      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50Mhz'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 1.162  ; 1.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 1.158  ; 1.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 1.149  ; 1.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 13.238 ; 13.238 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 6.319  ; 6.319  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 6.858  ; 6.858  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 6.199  ; 6.199  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 6.858  ; 6.858  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 6.184  ; 6.184  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 5.873  ; 5.873  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 6.603  ; 6.603  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 5.971  ; 5.971  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 6.328  ; 6.328  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 5.906  ; 5.906  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 6.575  ; 6.575  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 6.278  ; 6.278  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 5.903  ; 5.903  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 6.114  ; 6.114  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 5.890  ; 5.890  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 6.022  ; 6.022  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 6.137  ; 6.137  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 6.112  ; 6.112  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 6.656  ; 6.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 6.486  ; 6.486  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 6.371  ; 6.371  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 6.516  ; 6.516  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 6.483  ; 6.483  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 6.325  ; 6.325  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 6.619  ; 6.619  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 6.481  ; 6.481  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 6.656  ; 6.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 6.525  ; 6.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 6.525  ; 6.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 6.281  ; 6.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 6.423  ; 6.423  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 9.879  ; 9.879  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 5.788  ; 5.788  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 6.707  ; 6.707  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 6.926  ; 6.926  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 6.587  ; 6.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 6.473  ; 6.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 5.981  ; 5.981  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 6.266  ; 6.266  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 6.926  ; 6.926  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 6.435  ; 6.435  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 6.552  ; 6.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 5.981  ; 5.981  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 6.235  ; 6.235  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 6.534  ; 6.534  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 6.214  ; 6.214  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 6.015  ; 6.015  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 6.227  ; 6.227  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 6.375  ; 6.375  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 6.021  ; 6.021  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 6.063  ; 6.063  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 6.001  ; 6.001  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 6.301  ; 6.301  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.985 ; -0.985 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.998 ; -0.998 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -1.028 ; -1.028 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -1.028 ; -1.028 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.994 ; -0.994 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -1.009 ; -1.009 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -1.009 ; -1.009 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -1.019 ; -1.019 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -1.019 ; -1.019 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.985 ; -0.985 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -7.279 ; -7.279 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -6.089 ; -6.089 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -5.643 ; -5.643 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -5.969 ; -5.969 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -6.628 ; -6.628 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -5.954 ; -5.954 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -5.643 ; -5.643 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -6.373 ; -6.373 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -5.741 ; -5.741 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -6.098 ; -6.098 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -5.676 ; -5.676 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -6.345 ; -6.345 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -6.048 ; -6.048 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -5.673 ; -5.673 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -5.884 ; -5.884 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -5.660 ; -5.660 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -5.792 ; -5.792 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -5.907 ; -5.907 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -5.882 ; -5.882 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -6.095 ; -6.095 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -6.256 ; -6.256 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -6.141 ; -6.141 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -6.286 ; -6.286 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -6.253 ; -6.253 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -6.095 ; -6.095 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -6.389 ; -6.389 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -6.251 ; -6.251 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -6.426 ; -6.426 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -6.051 ; -6.051 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -6.295 ; -6.295 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -6.051 ; -6.051 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -6.193 ; -6.193 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -5.674 ; -5.674 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -5.558 ; -5.558 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -6.463 ; -6.463 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -5.751 ; -5.751 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -6.357 ; -6.357 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -6.243 ; -6.243 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -5.751 ; -5.751 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -6.036 ; -6.036 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -6.696 ; -6.696 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -6.205 ; -6.205 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -6.322 ; -6.322 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -5.751 ; -5.751 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -6.005 ; -6.005 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -6.304 ; -6.304 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -5.984 ; -5.984 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -5.785 ; -5.785 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -5.997 ; -5.997 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -6.145 ; -6.145 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -5.791 ; -5.791 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -5.833 ; -5.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -5.771 ; -5.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -6.071 ; -6.071 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 5.883  ; 5.883  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 5.626  ; 5.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 4.957  ; 4.957  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 5.883  ; 5.883  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 5.848  ; 5.848  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 5.451  ; 5.451  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.337  ; 5.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.026  ; 5.026  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 5.819  ; 5.819  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 6.331  ; 6.331  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.350  ; 5.350  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 5.503  ; 5.503  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.600  ; 5.600  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 5.766  ; 5.766  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.595  ; 5.595  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.592  ; 5.592  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 5.687  ; 5.687  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 6.331  ; 6.331  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 6.218  ; 6.218  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 4.799  ; 4.799  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 5.575  ; 5.575  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 5.646  ; 5.646  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 6.218  ; 6.218  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 5.980  ; 5.980  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 6.206  ; 6.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 5.496  ; 5.496  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 5.881  ; 5.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 4.828  ; 4.828  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 5.881  ; 5.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 5.729  ; 5.729  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 5.213  ; 5.213  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 5.672  ; 5.672  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 5.853  ; 5.853  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 4.837  ; 4.837  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 5.242  ; 5.242  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 5.867  ; 5.867  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 5.678  ; 5.678  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 5.845  ; 5.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 5.207  ; 5.207  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 5.463  ; 5.463  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 5.867  ; 5.867  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 5.803  ; 5.803  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 5.634  ; 5.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 4.893  ; 4.893  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 5.713  ; 5.713  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 4.964  ; 4.964  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 5.310  ; 5.310  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 4.835  ; 4.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 4.552  ; 4.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 5.713  ; 5.713  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 4.894  ; 4.894  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 4.908  ; 4.908  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 5.309  ; 5.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 5.293  ; 5.293  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 5.286  ; 5.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 4.571  ; 4.571  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 4.860  ; 4.860  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 5.269  ; 5.269  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 4.851  ; 4.851  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 5.302  ; 5.302  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 5.277  ; 5.277  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 4.551  ; 4.551  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 4.551  ; 4.551  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 4.327  ; 4.327  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.587  ; 4.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 5.530  ; 5.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 5.338  ; 5.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 5.089  ; 5.089  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 5.349  ; 5.349  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 5.461  ; 5.461  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 5.061  ; 5.061  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 5.107  ; 5.107  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.857  ; 4.857  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 5.530  ; 5.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 5.295  ; 5.295  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.128  ; 5.128  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 5.091  ; 5.091  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.340  ; 5.340  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 5.323  ; 5.323  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 4.352  ; 4.352  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 4.355  ; 4.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 4.330  ; 4.330  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 3.985  ; 3.985  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 4.748  ; 4.748  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 4.447  ; 4.447  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 4.450  ; 4.450  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 4.456  ; 4.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 4.447  ; 4.447  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 4.432  ; 4.432  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 4.460  ; 4.460  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 4.511  ; 4.511  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 4.748  ; 4.748  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.969  ; 4.969  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 3.966  ; 3.966  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 5.301  ; 5.301  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 5.235  ; 5.235  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 5.480  ; 5.480  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 5.172  ; 5.172  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 4.415  ; 4.415  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 4.942  ; 4.942  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 5.113  ; 5.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.095  ; 5.095  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 4.631  ; 4.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 4.891  ; 4.891  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 4.887  ; 4.887  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 4.863  ; 4.863  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 4.611  ; 4.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 4.649  ; 4.649  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 5.480  ; 5.480  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 4.807  ; 4.807  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 4.860  ; 4.860  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 4.844  ; 4.844  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 4.620  ; 4.620  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 4.953  ; 4.953  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 5.142  ; 5.142  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 5.037  ; 5.037  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.535  ; 4.535  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.296  ; 4.296  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 5.110  ; 5.110  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.604  ; 2.604  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.604  ; 2.604  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.634  ; 2.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.634  ; 2.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.628  ; 2.628  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.653  ; 2.653  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.653  ; 2.653  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 4.957  ; 4.957  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 5.626  ; 5.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 4.957  ; 4.957  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 5.883  ; 5.883  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 5.848  ; 5.848  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 5.451  ; 5.451  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.337  ; 5.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.026  ; 5.026  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 5.819  ; 5.819  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 5.350  ; 5.350  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.350  ; 5.350  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 5.503  ; 5.503  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.600  ; 5.600  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 5.766  ; 5.766  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.595  ; 5.595  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.592  ; 5.592  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 5.687  ; 5.687  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 6.331  ; 6.331  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 4.799  ; 4.799  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 4.799  ; 4.799  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 5.575  ; 5.575  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 5.646  ; 5.646  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 6.218  ; 6.218  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 5.980  ; 5.980  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 6.206  ; 6.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 5.496  ; 5.496  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 4.828  ; 4.828  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 4.828  ; 4.828  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 5.881  ; 5.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 5.729  ; 5.729  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 5.213  ; 5.213  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 5.672  ; 5.672  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 5.853  ; 5.853  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 4.837  ; 4.837  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 5.242  ; 5.242  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 4.893  ; 4.893  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 5.678  ; 5.678  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 5.845  ; 5.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 5.207  ; 5.207  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 5.463  ; 5.463  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 5.867  ; 5.867  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 5.803  ; 5.803  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 5.634  ; 5.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 4.893  ; 4.893  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 4.552  ; 4.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 4.964  ; 4.964  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 5.310  ; 5.310  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 4.835  ; 4.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 4.552  ; 4.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 5.713  ; 5.713  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 4.894  ; 4.894  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 4.908  ; 4.908  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 5.309  ; 5.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 5.293  ; 5.293  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 5.286  ; 5.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 4.571  ; 4.571  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 4.860  ; 4.860  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 5.269  ; 5.269  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 4.851  ; 4.851  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 5.302  ; 5.302  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 5.277  ; 5.277  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 4.327  ; 4.327  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 4.551  ; 4.551  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 4.327  ; 4.327  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.587  ; 4.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 4.330  ; 4.330  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 5.338  ; 5.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 5.089  ; 5.089  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 5.349  ; 5.349  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 5.461  ; 5.461  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 5.061  ; 5.061  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 5.107  ; 5.107  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.857  ; 4.857  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 5.530  ; 5.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 5.295  ; 5.295  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.128  ; 5.128  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 5.091  ; 5.091  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.340  ; 5.340  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 5.323  ; 5.323  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 4.352  ; 4.352  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 4.355  ; 4.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 4.330  ; 4.330  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 3.985  ; 3.985  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 4.432  ; 4.432  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 4.447  ; 4.447  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 4.450  ; 4.450  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 4.456  ; 4.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 4.447  ; 4.447  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 4.432  ; 4.432  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 4.460  ; 4.460  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 4.511  ; 4.511  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 4.748  ; 4.748  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.969  ; 4.969  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 3.966  ; 3.966  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 5.301  ; 5.301  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 5.235  ; 5.235  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 4.415  ; 4.415  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 5.172  ; 5.172  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 4.415  ; 4.415  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 4.942  ; 4.942  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 5.113  ; 5.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.095  ; 5.095  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 4.631  ; 4.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 4.891  ; 4.891  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 4.887  ; 4.887  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 4.863  ; 4.863  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 4.611  ; 4.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 4.649  ; 4.649  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 5.480  ; 5.480  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 4.807  ; 4.807  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 4.860  ; 4.860  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 4.844  ; 4.844  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 4.620  ; 4.620  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 4.953  ; 4.953  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 5.142  ; 5.142  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 4.757  ; 4.757  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.535  ; 4.535  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.296  ; 4.296  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 5.110  ; 5.110  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 6.434 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 6.434 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 6.434 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 6.462 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 6.462 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 6.442 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 6.452 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 6.462 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 6.474 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 5.652 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 5.856 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 5.283 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 5.283 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 5.283 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 5.311 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 5.311 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 5.291 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 5.301 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 5.311 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.323 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 5.558 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 4.885 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 6.434     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 6.434     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 6.434     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 6.462     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 6.462     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 6.442     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 6.452     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 6.462     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 6.474     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 5.652     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 5.856     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 5.283     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 5.283     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 5.283     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 5.311     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 5.311     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 5.291     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 5.301     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 5.311     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.323     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 5.558     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 4.885     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 8.197 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                         ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                     ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 8.086 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                      ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.719 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50Mhz                                             ; 10.000 ; 0.000         ;
; altera_reserved_tck                                     ; 97.778 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 8.197 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.798      ;
; 8.273 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.737      ;
; 8.355 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.655      ;
; 8.428 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.582      ;
; 8.502 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.493      ;
; 8.507 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.488      ;
; 8.530 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.478      ;
; 8.537 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.471      ;
; 8.539 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.469      ;
; 8.550 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.460      ;
; 8.644 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.351      ;
; 8.683 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.035     ; 1.314      ;
; 8.738 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.035     ; 1.259      ;
; 8.739 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.271      ;
; 8.750 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.260      ;
; 8.754 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.241      ;
; 8.761 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.249      ;
; 8.763 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.245      ;
; 8.767 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.241      ;
; 8.803 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.207      ;
; 8.828 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.180      ;
; 8.828 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.180      ;
; 8.834 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.195      ;
; 8.841 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.169      ;
; 8.853 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.142      ;
; 8.855 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.155      ;
; 8.856 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.139      ;
; 8.858 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.137      ;
; 8.862 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.146      ;
; 8.864 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.146      ;
; 8.869 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.141      ;
; 8.873 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.135      ;
; 8.873 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.135      ;
; 8.876 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.035     ; 1.121      ;
; 8.884 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.124      ;
; 8.888 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.120      ;
; 8.891 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.104      ;
; 8.891 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.117      ;
; 8.929 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.100      ;
; 8.930 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.080      ;
; 8.931 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.079      ;
; 8.942 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.066      ;
; 8.942 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.066      ;
; 8.944 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.066      ;
; 8.947 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.061      ;
; 8.948 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.062      ;
; 8.949 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.061      ;
; 8.950 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.060      ;
; 8.950 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.079      ;
; 8.952 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.058      ;
; 8.952 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.035     ; 1.045      ;
; 8.957 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.051      ;
; 8.961 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.068      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.046      ;
; 8.966 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.065      ;
; 8.966 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.044      ;
; 8.969 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.062      ;
; 8.969 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 1.039      ;
; 8.972 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.038      ;
; 8.972 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.038      ;
; 8.992 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.035     ; 1.005      ;
; 9.007 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 1.003      ;
; 9.010 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 0.985      ;
; 9.013 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 0.997      ;
; 9.018 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.990      ;
; 9.028 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[26]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.980      ;
; 9.033 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.975      ;
; 9.033 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.975      ;
; 9.036 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.972      ;
; 9.043 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 0.986      ;
; 9.043 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 0.967      ;
; 9.045 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 0.984      ;
; 9.052 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.956      ;
; 9.055 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 0.955      ;
; 9.055 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 0.974      ;
; 9.058 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 0.952      ;
; 9.058 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.973      ;
; 9.060 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 0.969      ;
; 9.063 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[22]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 0.966      ;
; 9.066 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.965      ;
; 9.072 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.959      ;
; 9.077 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 0.952      ;
; 9.077 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.954      ;
; 9.079 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.952      ;
; 9.079 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.929      ;
; 9.081 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[22]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 0.948      ;
; 9.085 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.946      ;
; 9.088 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.920      ;
; 9.095 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.936      ;
; 9.103 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 0.928      ;
; 9.109 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 0.886      ;
; 9.121 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.887      ;
; 9.122 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.035     ; 0.875      ;
; 9.129 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.022     ; 0.881      ;
; 9.137 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.871      ;
; 9.142 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 0.853      ;
; 9.143 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[20]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 0.880      ;
; 9.144 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[4]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 0.879      ;
; 9.156 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[26]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 0.852      ;
; 9.161 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[6]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 0.864      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                           ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                            ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                               ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                               ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                       ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[0]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_active                                                                                                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_active                                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_wr_active                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_wr_active                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                                             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_REQUEST                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                                                       ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                       ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                       ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                      ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                      ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                      ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                      ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                    ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                       ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                       ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                       ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                       ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                     ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY     ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                     ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                            ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[3]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[4]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                           ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                            ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                               ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                              ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                          ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                ; nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.039     ; 1.907      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 8.086  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 1.909      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.466 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 2.572      ;
; 17.614 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[31]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 2.429      ;
; 17.614 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[15]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 2.429      ;
; 17.614 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[9]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 2.429      ;
; 17.614 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[25]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 2.429      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_WAIT_RELEASE                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 2.294      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 2.294      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 2.294      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|read_latency_shift_reg[0]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 2.294      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 2.294      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 2.294      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[0]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.002      ; 2.286      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[1]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.002      ; 2.286      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[2]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.002      ; 2.286      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[3]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.002      ; 2.286      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[4]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.002      ; 2.286      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[6]                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.002      ; 2.286      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[2]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 2.278      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[0]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 2.278      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[1]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 2.278      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|command_ID_reg[3]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 2.278      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GENERATE_COMMAND       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.002      ; 2.286      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 2.284      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY_END                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 2.284      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|keep_reading_bits          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 2.287      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[9]   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[10]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[11]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[12]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[3]              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 2.284      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[29]                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.031     ; 2.253      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[67]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[68]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[69]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[70]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[71]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[72]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[73]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[74]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[75]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[98]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 2.256      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[99]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 2.256      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 2.256      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[101] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 2.256      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[102] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 2.256      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[103] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 2.256      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[104] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 2.256      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[105] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 2.256      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[106] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 2.256      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[107] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 2.256      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[113] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[114] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
; 17.748 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[115] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.259      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.719 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 0.719 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.871      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.743      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.743      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.747      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_dest_id[3]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.747      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 1.750      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.748      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.722      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.722      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.722      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.722      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter_001|last_channel[17]                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.755      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.755      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|read_latency_shift_reg[0]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.755      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.755      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.755      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.755      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter_001|last_channel[16]                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.755      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 1.750      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 1.750      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|read_latency_shift_reg[0]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.745      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.745      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.745      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 1.719      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[4]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.745      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.742      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.742      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[0]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.742      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|packet_in_progress                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 1.739      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[1]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.742      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 1.719      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.732      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.742      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.742      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.742      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.742      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.745      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.728      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 1.741      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.728      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.743      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.743      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.728      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.742      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.728      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.728      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.728      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 1.741      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|endofpacket_reg                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.740      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 1.728      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|data_reg[23]                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 1.740      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|data_reg[15]                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 1.738      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|data_reg[7]                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 1.738      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 1.736      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 1.736      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 1.731      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.732      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 1.731      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 1.731      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.732      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.732      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.732      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.732      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 1.731      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 1.731      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.732      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.732      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.732      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.721      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.720      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.720      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.720      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.720      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.720      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.720      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.720      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.721      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.721      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.721      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.721      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.721      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 1.711      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.026     ; 1.717      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.029     ; 1.714      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 1.713      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.031     ; 1.712      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.029     ; 1.714      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.031     ; 1.712      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.029     ; 1.714      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.715      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 1.734      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 1.731      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.747      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.730      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.730      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.730      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 1.724      ;
; 1.591 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 1.724      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50Mhz'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 0.830 ; 0.830 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 0.827 ; 0.827 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 0.842 ; 0.842 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 0.842 ; 0.842 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 0.852 ; 0.852 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 0.852 ; 0.852 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 0.818 ; 0.818 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 6.858 ; 6.858 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 3.727 ; 3.727 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 4.016 ; 4.016 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 3.687 ; 3.687 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 4.016 ; 4.016 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 3.636 ; 3.636 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 3.488 ; 3.488 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 3.904 ; 3.904 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 3.552 ; 3.552 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 3.755 ; 3.755 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 3.518 ; 3.518 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 3.884 ; 3.884 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 3.697 ; 3.697 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 3.513 ; 3.513 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 3.592 ; 3.592 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 3.505 ; 3.505 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 3.585 ; 3.585 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 3.691 ; 3.691 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 3.646 ; 3.646 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 3.923 ; 3.923 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 3.826 ; 3.826 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 3.793 ; 3.793 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 3.840 ; 3.840 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 3.811 ; 3.811 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 3.742 ; 3.742 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 3.895 ; 3.895 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 3.855 ; 3.855 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 3.923 ; 3.923 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 3.857 ; 3.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 3.857 ; 3.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 3.735 ; 3.735 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 3.797 ; 3.797 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 5.425 ; 5.425 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 3.461 ; 3.461 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 3.904 ; 3.904 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 4.008 ; 4.008 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 3.873 ; 3.873 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 3.774 ; 3.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 3.562 ; 3.562 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 3.708 ; 3.708 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 4.008 ; 4.008 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 3.749 ; 3.749 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 3.870 ; 3.870 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 3.545 ; 3.545 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 3.668 ; 3.668 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 3.875 ; 3.875 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 3.725 ; 3.725 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 3.608 ; 3.608 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 3.687 ; 3.687 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 3.800 ; 3.800 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 3.613 ; 3.613 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 3.618 ; 3.618 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 3.565 ; 3.565 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 3.710 ; 3.710 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.744 ; -0.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.741 ; -0.741 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -4.216 ; -4.216 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -3.607 ; -3.607 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -3.368 ; -3.368 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -3.567 ; -3.567 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -3.896 ; -3.896 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -3.516 ; -3.516 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -3.368 ; -3.368 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -3.784 ; -3.784 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -3.432 ; -3.432 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -3.635 ; -3.635 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -3.398 ; -3.398 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -3.764 ; -3.764 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -3.577 ; -3.577 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -3.393 ; -3.393 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -3.472 ; -3.472 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -3.385 ; -3.385 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -3.465 ; -3.465 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -3.571 ; -3.571 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -3.526 ; -3.526 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -3.622 ; -3.622 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -3.706 ; -3.706 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -3.673 ; -3.673 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -3.720 ; -3.720 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -3.691 ; -3.691 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -3.622 ; -3.622 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -3.775 ; -3.775 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -3.735 ; -3.735 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -3.803 ; -3.803 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -3.615 ; -3.615 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -3.737 ; -3.737 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -3.615 ; -3.615 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -3.677 ; -3.677 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -3.411 ; -3.411 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -3.341 ; -3.341 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -3.782 ; -3.782 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -3.425 ; -3.425 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -3.753 ; -3.753 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -3.654 ; -3.654 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -3.442 ; -3.442 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -3.588 ; -3.588 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -3.888 ; -3.888 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -3.629 ; -3.629 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -3.750 ; -3.750 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -3.425 ; -3.425 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -3.548 ; -3.548 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -3.755 ; -3.755 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -3.605 ; -3.605 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -3.488 ; -3.488 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -3.567 ; -3.567 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -3.680 ; -3.680 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -3.493 ; -3.493 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -3.498 ; -3.498 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -3.445 ; -3.445 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -3.590 ; -3.590 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.228  ; 1.228  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.258  ; 1.258  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.258  ; 1.258  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.251  ; 1.251  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.276  ; 1.276  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.276  ; 1.276  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.260  ; 1.260  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.948  ; 2.948  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.828  ; 2.828  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.544  ; 2.544  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.948  ; 2.948  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.932  ; 2.932  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.738  ; 2.738  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.671  ; 2.671  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.546  ; 2.546  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.885  ; 2.885  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 3.201  ; 3.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.751  ; 2.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.786  ; 2.786  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.845  ; 2.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.905  ; 2.905  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.831  ; 2.831  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.828  ; 2.828  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.844  ; 2.844  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 3.201  ; 3.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 3.106  ; 3.106  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.820  ; 2.820  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.840  ; 2.840  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 3.106  ; 3.106  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.621  ; 2.621  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 3.003  ; 3.003  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 3.099  ; 3.099  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.767  ; 2.767  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.938  ; 2.938  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.420  ; 2.420  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.938  ; 2.938  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.924  ; 2.924  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.630  ; 2.630  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.835  ; 2.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.904  ; 2.904  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.422  ; 2.422  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.647  ; 2.647  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.991  ; 2.991  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.840  ; 2.840  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.955  ; 2.955  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.749  ; 2.749  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.991  ; 2.991  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.912  ; 2.912  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 2.813  ; 2.813  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.524  ; 2.524  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.872  ; 2.872  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.445  ; 2.445  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.375  ; 2.375  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.278  ; 2.278  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.872  ; 2.872  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.500  ; 2.500  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.421  ; 2.421  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.670  ; 2.670  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.676  ; 2.676  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.667  ; 2.667  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.287  ; 2.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.398  ; 2.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.393  ; 2.393  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.681  ; 2.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.654  ; 2.654  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.262  ; 2.262  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.262  ; 2.262  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.165  ; 2.165  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.781  ; 2.781  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.667  ; 2.667  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.562  ; 2.562  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.674  ; 2.674  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.736  ; 2.736  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.537  ; 2.537  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.563  ; 2.563  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.436  ; 2.436  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.781  ; 2.781  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.582  ; 2.582  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.560  ; 2.560  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.662  ; 2.662  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.166  ; 2.166  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.166  ; 2.166  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.145  ; 2.145  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 1.993  ; 1.993  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.361  ; 2.361  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.214  ; 2.214  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.215  ; 2.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 2.224  ; 2.224  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.221  ; 2.221  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.202  ; 2.202  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 2.224  ; 2.224  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.259  ; 2.259  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 2.361  ; 2.361  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 1.974  ; 1.974  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.650  ; 2.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.763  ; 2.763  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.621  ; 2.621  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.272  ; 2.272  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.489  ; 2.489  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.568  ; 2.568  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.555  ; 2.555  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.346  ; 2.346  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.474  ; 2.474  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.333  ; 2.333  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.355  ; 2.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.763  ; 2.763  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.412  ; 2.412  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.460  ; 2.460  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.442  ; 2.442  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.336  ; 2.336  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.499  ; 2.499  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.584  ; 2.584  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.489  ; 2.489  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.266  ; 2.266  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.128  ; 2.128  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.595  ; 2.595  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.238  ; 1.238  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.544  ; 2.544  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.828  ; 2.828  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.544  ; 2.544  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.948  ; 2.948  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.932  ; 2.932  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.738  ; 2.738  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.671  ; 2.671  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.546  ; 2.546  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.885  ; 2.885  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.751  ; 2.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.751  ; 2.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.786  ; 2.786  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.845  ; 2.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.905  ; 2.905  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.831  ; 2.831  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.828  ; 2.828  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.844  ; 2.844  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 3.201  ; 3.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.820  ; 2.820  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.840  ; 2.840  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 3.106  ; 3.106  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.621  ; 2.621  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 3.003  ; 3.003  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 3.099  ; 3.099  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.767  ; 2.767  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.420  ; 2.420  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.420  ; 2.420  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.938  ; 2.938  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.924  ; 2.924  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.630  ; 2.630  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.835  ; 2.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.904  ; 2.904  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.422  ; 2.422  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.647  ; 2.647  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.524  ; 2.524  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.840  ; 2.840  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.955  ; 2.955  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.749  ; 2.749  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.991  ; 2.991  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.912  ; 2.912  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 2.813  ; 2.813  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.524  ; 2.524  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.278  ; 2.278  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.445  ; 2.445  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.375  ; 2.375  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.278  ; 2.278  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.872  ; 2.872  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.500  ; 2.500  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.421  ; 2.421  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.670  ; 2.670  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.676  ; 2.676  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.667  ; 2.667  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.287  ; 2.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.398  ; 2.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.393  ; 2.393  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.681  ; 2.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.654  ; 2.654  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.165  ; 2.165  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.262  ; 2.262  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.165  ; 2.165  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.145  ; 2.145  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.667  ; 2.667  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.562  ; 2.562  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.674  ; 2.674  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.736  ; 2.736  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.537  ; 2.537  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.563  ; 2.563  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.436  ; 2.436  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.781  ; 2.781  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.582  ; 2.582  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.560  ; 2.560  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.662  ; 2.662  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.166  ; 2.166  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.166  ; 2.166  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.145  ; 2.145  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 1.993  ; 1.993  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.202  ; 2.202  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.214  ; 2.214  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.215  ; 2.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 2.224  ; 2.224  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.221  ; 2.221  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.202  ; 2.202  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 2.224  ; 2.224  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.259  ; 2.259  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 2.361  ; 2.361  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 1.974  ; 1.974  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.650  ; 2.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.272  ; 2.272  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.621  ; 2.621  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.272  ; 2.272  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.489  ; 2.489  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.568  ; 2.568  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.555  ; 2.555  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.346  ; 2.346  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.474  ; 2.474  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.333  ; 2.333  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.355  ; 2.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.763  ; 2.763  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.412  ; 2.412  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.460  ; 2.460  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.442  ; 2.442  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.336  ; 2.336  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.499  ; 2.499  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.584  ; 2.584  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.368  ; 2.368  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.266  ; 2.266  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.128  ; 2.128  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.595  ; 2.595  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 3.098 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 3.098 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 3.098 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 3.125 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 3.125 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 3.105 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 3.115 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 3.125 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 3.136 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.700 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.790 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.550 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 2.550 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 2.550 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.577 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.577 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.557 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.567 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.577 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.588 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.653 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.345 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 3.098     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 3.098     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 3.098     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 3.125     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 3.125     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 3.105     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 3.115     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 3.125     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 3.136     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.700     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.790     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.550     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 2.550     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 2.550     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.577     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.577     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.557     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.567     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.577     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.588     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.653     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.345     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; 6.233 ; 0.215 ; 6.622    ; 0.719   ; 7.873               ;
;  CLOCK_50Mhz                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 6.233 ; 0.215 ; 6.622    ; 0.719   ; 7.873               ;
;  altera_reserved_tck                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS                                          ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50Mhz                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 1.162  ; 1.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 1.158  ; 1.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 1.149  ; 1.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 13.238 ; 13.238 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 6.319  ; 6.319  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 6.858  ; 6.858  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 6.199  ; 6.199  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 6.858  ; 6.858  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 6.184  ; 6.184  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 5.873  ; 5.873  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 6.603  ; 6.603  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 5.971  ; 5.971  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 6.328  ; 6.328  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 5.906  ; 5.906  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 6.575  ; 6.575  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 6.278  ; 6.278  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 5.903  ; 5.903  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 6.114  ; 6.114  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 5.890  ; 5.890  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 6.022  ; 6.022  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 6.137  ; 6.137  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 6.112  ; 6.112  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 6.656  ; 6.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 6.486  ; 6.486  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 6.371  ; 6.371  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 6.516  ; 6.516  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 6.483  ; 6.483  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 6.325  ; 6.325  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 6.619  ; 6.619  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 6.481  ; 6.481  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 6.656  ; 6.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 6.525  ; 6.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 6.525  ; 6.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 6.281  ; 6.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 6.423  ; 6.423  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 9.879  ; 9.879  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 5.788  ; 5.788  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 6.707  ; 6.707  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 6.926  ; 6.926  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 6.587  ; 6.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 6.473  ; 6.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 5.981  ; 5.981  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 6.266  ; 6.266  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 6.926  ; 6.926  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 6.435  ; 6.435  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 6.552  ; 6.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 5.981  ; 5.981  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 6.235  ; 6.235  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 6.534  ; 6.534  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 6.214  ; 6.214  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 6.015  ; 6.015  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 6.227  ; 6.227  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 6.375  ; 6.375  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 6.021  ; 6.021  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 6.063  ; 6.063  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 6.001  ; 6.001  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 6.301  ; 6.301  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.744 ; -0.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.741 ; -0.741 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -4.216 ; -4.216 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -3.607 ; -3.607 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -3.368 ; -3.368 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -3.567 ; -3.567 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -3.896 ; -3.896 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -3.516 ; -3.516 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -3.368 ; -3.368 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -3.784 ; -3.784 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -3.432 ; -3.432 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -3.635 ; -3.635 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -3.398 ; -3.398 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -3.764 ; -3.764 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -3.577 ; -3.577 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -3.393 ; -3.393 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -3.472 ; -3.472 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -3.385 ; -3.385 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -3.465 ; -3.465 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -3.571 ; -3.571 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -3.526 ; -3.526 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -3.622 ; -3.622 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -3.706 ; -3.706 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -3.673 ; -3.673 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -3.720 ; -3.720 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -3.691 ; -3.691 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -3.622 ; -3.622 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -3.775 ; -3.775 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -3.735 ; -3.735 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -3.803 ; -3.803 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -3.615 ; -3.615 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -3.737 ; -3.737 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -3.615 ; -3.615 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -3.677 ; -3.677 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -3.411 ; -3.411 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -3.341 ; -3.341 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -3.782 ; -3.782 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -3.425 ; -3.425 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -3.753 ; -3.753 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -3.654 ; -3.654 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -3.442 ; -3.442 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -3.588 ; -3.588 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -3.888 ; -3.888 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -3.629 ; -3.629 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -3.750 ; -3.750 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -3.425 ; -3.425 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -3.548 ; -3.548 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -3.755 ; -3.755 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -3.605 ; -3.605 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -3.488 ; -3.488 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -3.567 ; -3.567 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -3.680 ; -3.680 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -3.493 ; -3.493 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -3.498 ; -3.498 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -3.445 ; -3.445 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -3.590 ; -3.590 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 5.883  ; 5.883  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 5.626  ; 5.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 4.957  ; 4.957  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 5.883  ; 5.883  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 5.848  ; 5.848  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 5.451  ; 5.451  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.337  ; 5.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.026  ; 5.026  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 5.819  ; 5.819  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 6.331  ; 6.331  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.350  ; 5.350  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 5.503  ; 5.503  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.600  ; 5.600  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 5.766  ; 5.766  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.595  ; 5.595  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.592  ; 5.592  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 5.687  ; 5.687  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 6.331  ; 6.331  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 6.218  ; 6.218  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 4.799  ; 4.799  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 5.575  ; 5.575  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 5.646  ; 5.646  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 6.218  ; 6.218  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.130  ; 5.130  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 5.980  ; 5.980  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 6.206  ; 6.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 5.496  ; 5.496  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 5.881  ; 5.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 4.828  ; 4.828  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 5.881  ; 5.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 5.729  ; 5.729  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 5.213  ; 5.213  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 5.672  ; 5.672  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 5.853  ; 5.853  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 4.837  ; 4.837  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 5.242  ; 5.242  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 5.867  ; 5.867  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 5.678  ; 5.678  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 5.845  ; 5.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 5.207  ; 5.207  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 5.463  ; 5.463  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 5.867  ; 5.867  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 5.803  ; 5.803  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 5.634  ; 5.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 4.893  ; 4.893  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 5.713  ; 5.713  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 4.964  ; 4.964  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 5.310  ; 5.310  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 4.835  ; 4.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 4.552  ; 4.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 5.713  ; 5.713  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 4.894  ; 4.894  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 4.908  ; 4.908  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 5.309  ; 5.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 5.293  ; 5.293  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 5.286  ; 5.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 4.571  ; 4.571  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 4.860  ; 4.860  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 5.269  ; 5.269  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 4.851  ; 4.851  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 5.302  ; 5.302  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 5.277  ; 5.277  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 4.551  ; 4.551  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 4.551  ; 4.551  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 4.327  ; 4.327  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.587  ; 4.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 5.530  ; 5.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 5.338  ; 5.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 5.089  ; 5.089  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 5.349  ; 5.349  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 5.461  ; 5.461  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 5.061  ; 5.061  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 5.107  ; 5.107  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.857  ; 4.857  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 5.530  ; 5.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 5.295  ; 5.295  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.128  ; 5.128  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 5.091  ; 5.091  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.340  ; 5.340  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 5.323  ; 5.323  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 4.352  ; 4.352  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 4.355  ; 4.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 4.330  ; 4.330  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 3.985  ; 3.985  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 4.748  ; 4.748  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 4.447  ; 4.447  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 4.450  ; 4.450  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 4.456  ; 4.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 4.447  ; 4.447  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 4.432  ; 4.432  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 4.460  ; 4.460  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 4.511  ; 4.511  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 4.748  ; 4.748  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.969  ; 4.969  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 3.966  ; 3.966  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 5.301  ; 5.301  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 5.235  ; 5.235  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 5.480  ; 5.480  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 5.172  ; 5.172  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 4.415  ; 4.415  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 4.942  ; 4.942  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 5.113  ; 5.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.095  ; 5.095  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 4.631  ; 4.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 4.891  ; 4.891  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 4.887  ; 4.887  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 4.863  ; 4.863  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 4.611  ; 4.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 4.649  ; 4.649  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 5.480  ; 5.480  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 4.807  ; 4.807  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 4.860  ; 4.860  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 4.844  ; 4.844  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 4.620  ; 4.620  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 4.953  ; 4.953  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 5.142  ; 5.142  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 5.037  ; 5.037  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.535  ; 4.535  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.296  ; 4.296  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 5.110  ; 5.110  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.238  ; 1.238  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.544  ; 2.544  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.828  ; 2.828  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.544  ; 2.544  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.948  ; 2.948  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.932  ; 2.932  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.738  ; 2.738  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.671  ; 2.671  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.546  ; 2.546  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.885  ; 2.885  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.751  ; 2.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.751  ; 2.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.786  ; 2.786  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.845  ; 2.845  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.905  ; 2.905  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.831  ; 2.831  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.828  ; 2.828  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.844  ; 2.844  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 3.201  ; 3.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.820  ; 2.820  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.840  ; 2.840  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 3.106  ; 3.106  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.621  ; 2.621  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 3.003  ; 3.003  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 3.099  ; 3.099  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.767  ; 2.767  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.420  ; 2.420  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.420  ; 2.420  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.938  ; 2.938  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.924  ; 2.924  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.630  ; 2.630  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.835  ; 2.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.904  ; 2.904  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.422  ; 2.422  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.647  ; 2.647  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.524  ; 2.524  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.840  ; 2.840  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.955  ; 2.955  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.749  ; 2.749  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.991  ; 2.991  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.912  ; 2.912  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 2.813  ; 2.813  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.524  ; 2.524  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.278  ; 2.278  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.445  ; 2.445  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.375  ; 2.375  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.278  ; 2.278  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.872  ; 2.872  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.500  ; 2.500  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.421  ; 2.421  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.670  ; 2.670  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.676  ; 2.676  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.667  ; 2.667  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.287  ; 2.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.398  ; 2.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.393  ; 2.393  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.681  ; 2.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.654  ; 2.654  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.165  ; 2.165  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.262  ; 2.262  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.165  ; 2.165  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.145  ; 2.145  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.667  ; 2.667  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.562  ; 2.562  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.674  ; 2.674  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.736  ; 2.736  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.537  ; 2.537  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.563  ; 2.563  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.436  ; 2.436  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.781  ; 2.781  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.582  ; 2.582  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.560  ; 2.560  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.662  ; 2.662  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.166  ; 2.166  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.166  ; 2.166  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.145  ; 2.145  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 1.993  ; 1.993  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.202  ; 2.202  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.214  ; 2.214  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.215  ; 2.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 2.224  ; 2.224  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.221  ; 2.221  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.202  ; 2.202  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 2.224  ; 2.224  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.259  ; 2.259  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 2.361  ; 2.361  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 1.974  ; 1.974  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.650  ; 2.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.578  ; 2.578  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.272  ; 2.272  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.621  ; 2.621  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.272  ; 2.272  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.489  ; 2.489  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.568  ; 2.568  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.555  ; 2.555  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.346  ; 2.346  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.474  ; 2.474  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.333  ; 2.333  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.355  ; 2.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.763  ; 2.763  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.412  ; 2.412  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.460  ; 2.460  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.442  ; 2.442  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.336  ; 2.336  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.499  ; 2.499  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.584  ; 2.584  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.368  ; 2.368  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.266  ; 2.266  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.128  ; 2.128  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.595  ; 2.595  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 696668   ; 64       ; 224      ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 696668   ; 64       ; 224      ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3833     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3833     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 67    ; 67   ;
; Unconstrained Input Port Paths  ; 359   ; 359  ;
; Unconstrained Output Ports      ; 147   ; 147  ;
; Unconstrained Output Port Paths ; 195   ; 195  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Feb 06 22:12:38 2017
Info: Command: quartus_sta NIOS_II_System -c lights
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "SystemTopLevel" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SystemTopLevel -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'NIOS_II_System.sdc'
Warning (332174): Ignored filter at NIOS_II_System.sdc(26): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at NIOS_II_System.sdc(26): Argument <targets> is an empty collection
    Info (332050): create_clock -name "clock50Mhz" -period 20.000ns [get_ports {CLOCK_50}] -waveform {0.000 10.000}
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50Mhz CLOCK_50Mhz
    Info (332110): create_generated_clock -source {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]} {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRAM_ADDR[*] could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_CE_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_DQ[*] could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_LB_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_OE_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_UB_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_WE_N could not be matched with a port
Warning (332049): Ignored set_max_skew at NIOS_II_System.sdc(47): Argument -to with value [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] contains zero elements
    Info (332050): set_max_skew  -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.5
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.233
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.233         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 6.622
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.622         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.288
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.288         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50Mhz 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.197
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.197         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 8.086
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.086         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.719         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50Mhz 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 529 megabytes
    Info: Processing ended: Mon Feb 06 22:12:53 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:15


