This is a translation of the keccak reference implementation by keccak.team into Verilog using ghdl and yosys

Copyright (c) 2025 Patrick Schaumont
Licensed under the Apache License, Version 2.0, see LICENSE for details.

