Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\FPGA\Electron\AB\ULA_UFM.qsys --block-symbol-file --output-directory=D:\FPGA\Electron\AB\ULA_UFM --family="MAX 10" --part=10M08SCE144C8G
Progress: Loading AB/ULA_UFM.qsys
Progress: Reading input file
Progress: Adding onchip_flash_0 [altera_onchip_flash 17.0]
Progress: Parameterizing module onchip_flash_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\FPGA\Electron\AB\ULA_UFM.qsys --synthesis=VHDL --output-directory=D:\FPGA\Electron\AB\ULA_UFM\synthesis --family="MAX 10" --part=10M08SCE144C8G
Progress: Loading AB/ULA_UFM.qsys
Progress: Reading input file
Progress: Adding onchip_flash_0 [altera_onchip_flash 17.0]
Progress: Parameterizing module onchip_flash_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ULA_UFM: Generating ULA_UFM "ULA_UFM" for QUARTUS_SYNTH
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "ULA_UFM" instantiated altera_onchip_flash "onchip_flash_0"
Info: ULA_UFM: Done "ULA_UFM" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
