{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729735354156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729735354157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 21:02:33 2024 " "Processing started: Wed Oct 23 21:02:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729735354157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729735354157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ciclo -c ciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ciclo -c ciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729735354158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729735354938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ciclo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ciclo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ciclo-arch_ciclo_operacion " "Found design unit 1: ciclo-arch_ciclo_operacion" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729735355788 ""} { "Info" "ISGN_ENTITY_NAME" "1 ciclo " "Found entity 1: ciclo" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729735355788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729735355788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ciclo " "Elaborating entity \"ciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729735355878 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout ciclo.vhd(27) " "VHDL Process Statement warning at ciclo.vhd(27): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729735355882 "|ciclo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "llenado ciclo.vhd(27) " "VHDL Process Statement warning at ciclo.vhd(27): inferring latch(es) for signal or variable \"llenado\", which holds its previous value in one or more paths through the process" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729735355882 "|ciclo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vaciado ciclo.vhd(27) " "VHDL Process Statement warning at ciclo.vhd(27): inferring latch(es) for signal or variable \"vaciado\", which holds its previous value in one or more paths through the process" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729735355883 "|ciclo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "giro ciclo.vhd(27) " "VHDL Process Statement warning at ciclo.vhd(27): inferring latch(es) for signal or variable \"giro\", which holds its previous value in one or more paths through the process" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729735355883 "|ciclo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "velocidad ciclo.vhd(27) " "VHDL Process Statement warning at ciclo.vhd(27): inferring latch(es) for signal or variable \"velocidad\", which holds its previous value in one or more paths through the process" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729735355883 "|ciclo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarma ciclo.vhd(27) " "VHDL Process Statement warning at ciclo.vhd(27): inferring latch(es) for signal or variable \"alarma\", which holds its previous value in one or more paths through the process" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729735355883 "|ciclo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carga ciclo.vhd(27) " "VHDL Process Statement warning at ciclo.vhd(27): inferring latch(es) for signal or variable \"carga\", which holds its previous value in one or more paths through the process" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729735355884 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carga ciclo.vhd(27) " "Inferred latch for \"carga\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355885 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarma ciclo.vhd(27) " "Inferred latch for \"alarma\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355885 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[0\] ciclo.vhd(27) " "Inferred latch for \"velocidad\[0\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355885 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[1\] ciclo.vhd(27) " "Inferred latch for \"velocidad\[1\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355885 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[2\] ciclo.vhd(27) " "Inferred latch for \"velocidad\[2\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355885 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "giro\[0\] ciclo.vhd(27) " "Inferred latch for \"giro\[0\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355886 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "giro\[1\] ciclo.vhd(27) " "Inferred latch for \"giro\[1\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355886 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "giro\[2\] ciclo.vhd(27) " "Inferred latch for \"giro\[2\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355886 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vaciado ciclo.vhd(27) " "Inferred latch for \"vaciado\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355886 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "llenado ciclo.vhd(27) " "Inferred latch for \"llenado\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355886 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[0\] ciclo.vhd(27) " "Inferred latch for \"cout\[0\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355887 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[1\] ciclo.vhd(27) " "Inferred latch for \"cout\[1\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355887 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[2\] ciclo.vhd(27) " "Inferred latch for \"cout\[2\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355887 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[3\] ciclo.vhd(27) " "Inferred latch for \"cout\[3\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355887 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[4\] ciclo.vhd(27) " "Inferred latch for \"cout\[4\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355887 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[5\] ciclo.vhd(27) " "Inferred latch for \"cout\[5\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355887 "|ciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[6\] ciclo.vhd(27) " "Inferred latch for \"cout\[6\]\" at ciclo.vhd(27)" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729735355888 "|ciclo"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cout\[4\]\$latch llenado\$latch " "Duplicate LATCH primitive \"cout\[4\]\$latch\" merged with LATCH primitive \"llenado\$latch\"" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729735357112 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cout\[2\]\$latch llenado\$latch " "Duplicate LATCH primitive \"cout\[2\]\$latch\" merged with LATCH primitive \"llenado\$latch\"" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729735357112 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "giro\[2\]\$latch giro\[0\]\$latch " "Duplicate LATCH primitive \"giro\[2\]\$latch\" merged with LATCH primitive \"giro\[0\]\$latch\"" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729735357112 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "giro\[1\]\$latch giro\[0\]\$latch " "Duplicate LATCH primitive \"giro\[1\]\$latch\" merged with LATCH primitive \"giro\[0\]\$latch\"" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729735357112 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[2\]\$latch giro\[0\]\$latch " "Duplicate LATCH primitive \"velocidad\[2\]\$latch\" merged with LATCH primitive \"giro\[0\]\$latch\"" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729735357112 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cout\[3\]\$latch carga\$latch " "Duplicate LATCH primitive \"cout\[3\]\$latch\" merged with LATCH primitive \"carga\$latch\"" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729735357112 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cout\[1\]\$latch carga\$latch " "Duplicate LATCH primitive \"cout\[1\]\$latch\" merged with LATCH primitive \"carga\$latch\"" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729735357112 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cout\[6\]\$latch cout\[0\]\$latch " "Duplicate LATCH primitive \"cout\[6\]\$latch\" merged with LATCH primitive \"cout\[0\]\$latch\"" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729735357112 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1729735357112 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vaciado GND " "Pin \"vaciado\" is stuck at GND" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729735357149 "|ciclo|vaciado"} { "Warning" "WMLS_MLS_STUCK_PIN" "velocidad\[0\] VCC " "Pin \"velocidad\[0\]\" is stuck at VCC" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729735357149 "|ciclo|velocidad[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "velocidad\[1\] VCC " "Pin \"velocidad\[1\]\" is stuck at VCC" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729735357149 "|ciclo|velocidad[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[5\] GND " "Pin \"cout\[5\]\" is stuck at GND" {  } { { "ciclo.vhd" "" { Text "C:/Users/alizz/OneDrive/Documentos/VHDL/de_lavadora/ciclo/ciclo.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729735357149 "|ciclo|cout[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1729735357149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1729735357429 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729735358127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729735358127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729735358297 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729735358297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729735358297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729735358297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729735358429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 21:02:38 2024 " "Processing ended: Wed Oct 23 21:02:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729735358429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729735358429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729735358429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729735358429 ""}
