

================================================================
== Vivado HLS Report for 'Resid_StreamingDataW_3'
================================================================
* Date:           Tue Jul  7 16:25:06 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.171|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1028|  1028|  1028|  1028|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1026|  1026|         5|          2|          1|   512|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ei_V = alloca i63"   --->   Operation 8 'alloca' 'ei_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ei_V_1 = alloca i63"   --->   Operation 9 'alloca' 'ei_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.76>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%o = phi i32 [ 0, %0 ], [ %p_s, %.loopexit ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184]   --->   Operation 13 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t = phi i10 [ 0, %0 ], [ %t_6, %.loopexit ]"   --->   Operation 14 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %t, -512" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 15 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%t_6 = add i10 %t, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 17 'add' 't_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.47ns)   --->   "%tmp = icmp eq i32 %o, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:169]   --->   Operation 19 'icmp' 'tmp' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%o_4 = add i32 1, %o" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:182]   --->   Operation 20 'add' 'o_4' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%tmp_V_73 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172]   --->   Operation 21 'read' 'tmp_V_73' <Predicate = (!exitcond & tmp)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 22 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %o_4, 64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184]   --->   Operation 22 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_s, i32 0, i32 %o_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184]   --->   Operation 23 'select' 'p_s' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%ei_V_load = load i63* %ei_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 24 'load' 'ei_V_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%ei_V_1_load = load i63* %ei_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 25 'load' 'ei_V_1_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%ei_V_1_cast = zext i63 %ei_V_1_load to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 26 'zext' 'ei_V_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%ei_V_0_cast = zext i63 %ei_V_load to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 27 'zext' 'ei_V_0_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.76ns)   --->   "br i1 %tmp, label %.preheader.0, label %.loopexit" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:169]   --->   Operation 28 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_4 : Operation 29 [1/1] (2.18ns)   --->   "%tmp_V_74 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172]   --->   Operation 29 'read' 'tmp_V_74' <Predicate = (!exitcond & tmp)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 30 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (!exitcond & tmp)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%ei_V_1_1 = phi i64 [ %tmp_V_74, %.preheader.0 ], [ %ei_V_1_cast, %2 ]"   --->   Operation 31 'phi' 'ei_V_1_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%ei_V_0_1 = phi i64 [ %tmp_V_73, %.preheader.0 ], [ %ei_V_0_cast, %2 ]"   --->   Operation 32 'phi' 'ei_V_0_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V = trunc i64 %ei_V_0_1 to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:177]   --->   Operation 33 'trunc' 'tmp_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_V_V, i1 %tmp_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:178]   --->   Operation 34 'write' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%ei_0_V_4_cast = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %ei_V_0_1, i32 1, i32 63)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 35 'partselect' 'ei_0_V_4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_72 = trunc i64 %ei_V_1_1 to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:177]   --->   Operation 36 'trunc' 'tmp_V_72' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%ei_1_V_4_cast = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %ei_V_1_1, i32 1, i32 63)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 37 'partselect' 'ei_1_V_4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "store i63 %ei_1_V_4_cast, i63* %ei_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 38 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "store i63 %ei_0_V_4_cast, i63* %ei_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 39 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_205 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str74)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 40 'specregionbegin' 'tmp_205' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:167]   --->   Operation 41 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_V_V, i1 %tmp_V_72)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:178]   --->   Operation 42 'write' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_1224 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str74, i32 %tmp_205)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:187]   --->   Operation 43 'specregionend' 'empty_1224' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 44 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:231]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ei_V          (alloca           ) [ 00111110]
ei_V_1        (alloca           ) [ 00111110]
StgValue_10   (specinterface    ) [ 00000000]
StgValue_11   (specinterface    ) [ 00000000]
StgValue_12   (br               ) [ 01111110]
o             (phi              ) [ 00100000]
t             (phi              ) [ 00100000]
exitcond      (icmp             ) [ 00111110]
empty         (speclooptripcount) [ 00000000]
t_6           (add              ) [ 01111110]
StgValue_18   (br               ) [ 00000000]
tmp           (icmp             ) [ 00111110]
o_4           (add              ) [ 00010000]
tmp_V_73      (read             ) [ 00111100]
tmp_s         (icmp             ) [ 00000000]
p_s           (select           ) [ 01111110]
ei_V_load     (load             ) [ 00000000]
ei_V_1_load   (load             ) [ 00000000]
ei_V_1_cast   (zext             ) [ 00111110]
ei_V_0_cast   (zext             ) [ 00111110]
StgValue_28   (br               ) [ 00111110]
tmp_V_74      (read             ) [ 00111110]
StgValue_30   (br               ) [ 00111110]
ei_V_1_1      (phi              ) [ 00010100]
ei_V_0_1      (phi              ) [ 00010100]
tmp_V         (trunc            ) [ 00000000]
StgValue_34   (write            ) [ 00000000]
ei_0_V_4_cast (partselect       ) [ 00000000]
tmp_V_72      (trunc            ) [ 00100010]
ei_1_V_4_cast (partselect       ) [ 00000000]
StgValue_38   (store            ) [ 00000000]
StgValue_39   (store            ) [ 00000000]
tmp_205       (specregionbegin  ) [ 00000000]
StgValue_41   (specpipeline     ) [ 00000000]
StgValue_42   (write            ) [ 00000000]
empty_1224    (specregionend    ) [ 00000000]
StgValue_44   (br               ) [ 01111110]
StgValue_45   (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="ei_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ei_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="ei_V_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ei_V_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_73/3 tmp_V_74/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/5 StgValue_42/6 "/>
</bind>
</comp>

<comp id="67" class="1005" name="o_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="o_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="32" slack="1"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="t_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="1"/>
<pin id="80" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="t_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="ei_V_1_1_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="91" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="ei_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="ei_V_1_1_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="63" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ei_V_1_1/5 "/>
</bind>
</comp>

<comp id="98" class="1005" name="ei_V_0_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="100" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="ei_V_0_1 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="ei_V_0_1_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="2"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="63" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ei_V_0_1/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="exitcond_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="10" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="t_6_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_6/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="o_4_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_4/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_s_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="1"/>
<pin id="140" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="ei_V_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="63" slack="3"/>
<pin id="145" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ei_V_load/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ei_V_1_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="63" slack="3"/>
<pin id="148" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ei_V_1_load/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="ei_V_1_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="63" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ei_V_1_cast/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="ei_V_0_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="63" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ei_V_0_cast/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_V_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ei_0_V_4_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="63" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="0" index="3" bw="7" slack="0"/>
<pin id="167" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ei_0_V_4_cast/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_V_72_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_72/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="ei_1_V_4_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="63" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="7" slack="0"/>
<pin id="181" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ei_1_V_4_cast/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="StgValue_38_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="63" slack="0"/>
<pin id="188" dir="0" index="1" bw="63" slack="4"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="StgValue_39_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="63" slack="0"/>
<pin id="193" dir="0" index="1" bw="63" slack="4"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/5 "/>
</bind>
</comp>

<comp id="196" class="1005" name="ei_V_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="63" slack="3"/>
<pin id="198" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="ei_V "/>
</bind>
</comp>

<comp id="202" class="1005" name="ei_V_1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="63" slack="3"/>
<pin id="204" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="ei_V_1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="exitcond_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="212" class="1005" name="t_6_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="t_6 "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="221" class="1005" name="o_4_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_V_73_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="2"/>
<pin id="229" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_73 "/>
</bind>
</comp>

<comp id="232" class="1005" name="p_s_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="237" class="1005" name="ei_V_1_cast_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ei_V_1_cast "/>
</bind>
</comp>

<comp id="242" class="1005" name="ei_V_0_cast_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ei_V_0_cast "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_V_74_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_74 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_V_72_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_72 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="111"><net_src comp="82" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="82" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="71" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="71" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="101" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="101" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="92" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="92" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="162" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="46" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="205"><net_src comp="50" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="211"><net_src comp="107" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="113" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="220"><net_src comp="119" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="125" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="230"><net_src comp="54" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="235"><net_src comp="136" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="240"><net_src comp="149" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="245"><net_src comp="153" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="250"><net_src comp="54" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="255"><net_src comp="172" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="60" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 6 }
 - Input state : 
	Port: Resid_StreamingDataW.3 : in_V_V | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		t_6 : 1
		StgValue_18 : 2
		tmp : 1
		o_4 : 1
	State 3
		p_s : 1
	State 4
		ei_V_1_cast : 1
		ei_V_0_cast : 1
	State 5
		tmp_V : 1
		StgValue_34 : 2
		ei_0_V_4_cast : 1
		tmp_V_72 : 1
		ei_1_V_4_cast : 1
		StgValue_38 : 2
		StgValue_39 : 2
	State 6
		empty_1224 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |      t_6_fu_113      |    0    |    14   |
|          |      o_4_fu_125      |    0    |    39   |
|----------|----------------------|---------|---------|
|          |    exitcond_fu_107   |    0    |    13   |
|   icmp   |      tmp_fu_119      |    0    |    18   |
|          |     tmp_s_fu_131     |    0    |    18   |
|----------|----------------------|---------|---------|
|  select  |      p_s_fu_136      |    0    |    32   |
|----------|----------------------|---------|---------|
|   read   |    grp_read_fu_54    |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_60   |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |  ei_V_1_cast_fu_149  |    0    |    0    |
|          |  ei_V_0_cast_fu_153  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |     tmp_V_fu_157     |    0    |    0    |
|          |    tmp_V_72_fu_172   |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect| ei_0_V_4_cast_fu_162 |    0    |    0    |
|          | ei_1_V_4_cast_fu_176 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   134   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  ei_V_0_1_reg_98  |   64   |
|ei_V_0_cast_reg_242|   64   |
|  ei_V_1_1_reg_89  |   64   |
|ei_V_1_cast_reg_237|   64   |
|   ei_V_1_reg_202  |   63   |
|    ei_V_reg_196   |   63   |
|  exitcond_reg_208 |    1   |
|    o_4_reg_221    |   32   |
|      o_reg_67     |   32   |
|    p_s_reg_232    |   32   |
|    t_6_reg_212    |   10   |
|      t_reg_78     |   10   |
|  tmp_V_72_reg_252 |    1   |
|  tmp_V_73_reg_227 |   64   |
|  tmp_V_74_reg_247 |   64   |
|    tmp_reg_217    |    1   |
+-------------------+--------+
|       Total       |   629  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_60 |  p2  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    2   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   134  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   629  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   629  |   143  |
+-----------+--------+--------+--------+
