Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level1_behav xil_defaultlib.tb_top_level1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'toplevel' remains a black box since it has no binding entity [C:/Users/jonja/Documents/assignment_1_dfds3200/assignment_1_dfds3200.srcs/sim_1/imports/Boundary Scan - Eksempler/tb_top_level1.vhd:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavior of entity xil_defaultlib.tb_top_level1
Built simulation snapshot tb_top_level1_behav
