0.7
2020.2
May  7 2023
15:10:42
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;smartconnect_v1_0;xilinx_vip,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/Detect_tb.vhd,1700821758,vhdl,,,,detect_tb,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/FrameCounterGenerator_TB.vhd,1707744899,vhdl,,,,framecountergenerator_tb,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/ModuleTop_DUT.vhd,1711143772,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/TopModule_TB.vhd,,,moduletop_dut,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/TopModule_TB.vhd,1711146460,vhdl,,,,topmodule_tb,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/TradeHandler_tb.vhd,1701866728,vhdl,,,,tradehandler_tb,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sources_1/new/FrameCounterGenerator.vhd,1707745914,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/FrameCounterGenerator_TB.vhd,,,framecountergenerator,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sources_1/new/TradeHandler.vhd,1701867497,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/TradeHandler_tb.vhd,,,tradehandler,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sources_1/new/falling_edge_detect.vhd,1700822021,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/Detect_tb.vhd,,,falling_edge_detect,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Includes.vhd,1701859880,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/ModuleTop_DUT.vhd,,,constants_and_declarations,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Ringbuffer.vhd,1696869783,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/ModuleTop_DUT.vhd,,,ringbuffer,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/Testbenches/Ringbuffer_tb.vhd,1700058368,vhdl,,,,ringbuffer_tb,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/UART_RX.vhd,1699007335,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/ModuleTop_DUT.vhd,,,uart_rx,,,,,,,,
/home/daniel/Masterthesis/GB_MASTER_UNIT/Own_Files/VHDL_files/UART_TX.vhd,1699007386,vhdl,/home/daniel/Masterthesis/GB_MASTER_UNIT/GB_MASTER_UNIT.srcs/sim_1/new/ModuleTop_DUT.vhd,,,uart_tx,,,,,,,,
