Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Oct 30 12:08:59 2025
| Host         : LAPTOP-6I567M9C running 64-bit major release  (build 9200)
| Command      : report_methodology -file Block_Diagram_uSD_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_uSD_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_uSD_wrapper_methodology_drc_routed.rpx
| Design       : Block_Diagram_uSD_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 14
+-----------+----------+-------------------------------------------------+--------+
| Rule      | Severity | Description                                     | Checks |
+-----------+----------+-------------------------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 1      |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 1      |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1      |
| TIMING-18 | Warning  | Missing input or output delay                   | 11     |
+-----------+----------+-------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Block_Diagram_uSD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to in site SLICE_X29Y134 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1 is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CD_USD relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PB_1 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PB_2 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on PB_3 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on RST_H[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW_0 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW_1 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on UART_RX relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on UART_TX relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on gpio2_io_o_0[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on gpio2_io_o_0[1] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>


