0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_class_tb.v,1745663276,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_add_tb.v,,sp_class_tb,,,,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_mul_tb.v,1745663389,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_class_tb.v,,sp_mul_tb,,,,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_add_tb.v,1745663325,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_sub_tb.v,,sp_add_tb,,,,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/new/sp_sub_tb.v,1745663382,verilog,,,,sp_sub_tb,,,,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/Assets/sp_class.v,1745665114,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_mul.v,,sp_class,,,,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_add.v,1745662679,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/imports/Assets/sp_class.v,,sp_add,,,,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_mul.v,1745665401,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_sub.v,,sp_mul,,,,,,,,
C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sources_1/new/sp_sub.v,1745663372,verilog,,C:/Users/Khalil El Kaaki/Desktop/EECE 321/Project/Datapath-Design/Datapath Design.srcs/sim_1/imports/Assets/sp_mul_tb.v,,sp_sub,,,,,,,,
