#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun  6 11:24:45 2023
# Process ID: 536
# Current directory: f:/work/Izhevsk_project/projects/blk_mem_gen_0_ex
# Command line: vivado.exe -notrace -source f:/work/Izhevsk_project/projects/Kintex_DSP_Lite/.Xil/blk_mem_gen_0/tmp_blk_mem_gen_0.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl
# Log file: f:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/vivado.log
# Journal file: f:/work/Izhevsk_project/projects/blk_mem_gen_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source f:/work/Izhevsk_project/projects/Kintex_DSP_Lite/.Xil/blk_mem_gen_0/tmp_blk_mem_gen_0.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 806.680 ; gain = 150.191
INFO: [open_example_project] Loading IP Catalog...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/work/Izhevsk_project/projects/ip_repo/IP_sync_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/work/Izhevsk_project/library'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'analog.com:user:util_clkdiv:1.0'. The one found in IP location 'f:/work/Izhevsk_project/library/util_clkdiv' will take precedence over the same IP in location f:/work/Izhevsk_project/library/xilinx/util_clkdiv
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/ies/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/ies/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'F:/work/Izhevsk_project/projects/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/summary.log'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  6 11:26:22 2023...
