
*** Running vivado
    with args -log ofdm_tx_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ofdm_tx_wrapper.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ofdm_tx_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 463.613 ; gain = 158.051
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/AppData/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 495.387 ; gain = 31.773
Command: synth_design -top ofdm_tx_wrapper -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20988
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1359.887 ; gain = 408.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_wrapper' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/hdl/ofdm_tx_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx' [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/synth/ofdm_tx.v:13]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_convenc_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_convenc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_convenc_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_convenc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_dac_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_dac_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_dac_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_dac_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_ifft_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_ifft_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_ifft_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_ifft_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_interleaver_1_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_interleaver_1_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_interleaver_1_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_interleaver_1_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_interleaver_2_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_interleaver_2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_interleaver_2_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_interleaver_2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_maping_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_maping_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_maping_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_maping_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_pilot_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_pilot_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_pilot_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_pilot_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_puncture_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_puncture_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_puncture_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_puncture_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_scramler_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_scramler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_scramler_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_scramler_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_symbol_train_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_symbol_train_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_symbol_train_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_symbol_train_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_tx_mcu_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_tx_mcu_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_tx_mcu_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_tx_mcu_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ofdm_tx_util_vector_logic_0_0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_util_vector_logic_0_0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-27160-LAPTOP-Q21U1JRJ/realtime/ofdm_tx_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx' (0#1) [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/synth/ofdm_tx.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ofdm_tx_wrapper' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/hdl/ofdm_tx_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1454.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/ofdm_tx_interleaver_2_0_0/ofdm_tx_interleaver_2_0_0_in_context.xdc] for cell 'ofdm_tx_i/interleaver_2_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/ofdm_tx_interleaver_2_0_0/ofdm_tx_interleaver_2_0_0_in_context.xdc] for cell 'ofdm_tx_i/interleaver_2_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/ofdm_tx_tx_mcu_0_0/ofdm_tx_tx_mcu_0_0_in_context.xdc] for cell 'ofdm_tx_i/tx_mcu_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/ofdm_tx_tx_mcu_0_0/ofdm_tx_tx_mcu_0_0_in_context.xdc] for cell 'ofdm_tx_i/tx_mcu_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/ofdm_tx_interleaver_1_0_0/ofdm_tx_interleaver_1_0_0_in_context.xdc] for cell 'ofdm_tx_i/interleaver_1_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/ofdm_tx_interleaver_1_0_0/ofdm_tx_interleaver_1_0_0_in_context.xdc] for cell 'ofdm_tx_i/interleaver_1_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/ofdm_tx_convenc_0_0/ofdm_tx_convenc_0_0_in_context.xdc] for cell 'ofdm_tx_i/convenc_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/ofdm_tx_convenc_0_0/ofdm_tx_convenc_0_0_in_context.xdc] for cell 'ofdm_tx_i/convenc_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/ofdm_tx_scramler_0_0/ofdm_tx_scramler_0_0_in_context.xdc] for cell 'ofdm_tx_i/scramler_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/ofdm_tx_scramler_0_0/ofdm_tx_scramler_0_0_in_context.xdc] for cell 'ofdm_tx_i/scramler_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/ofdm_tx_maping_0_0/ofdm_tx_maping_0_0_in_context.xdc] for cell 'ofdm_tx_i/maping_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/ofdm_tx_maping_0_0/ofdm_tx_maping_0_0_in_context.xdc] for cell 'ofdm_tx_i/maping_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/ofdm_tx_puncture_0_0/ofdm_tx_puncture_0_0_in_context.xdc] for cell 'ofdm_tx_i/puncture_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/ofdm_tx_puncture_0_0/ofdm_tx_puncture_0_0_in_context.xdc] for cell 'ofdm_tx_i/puncture_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/ofdm_tx_symbol_train_0_0/ofdm_tx_symbol_train_0_0_in_context.xdc] for cell 'ofdm_tx_i/symbol_train_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/ofdm_tx_symbol_train_0_0/ofdm_tx_symbol_train_0_0_in_context.xdc] for cell 'ofdm_tx_i/symbol_train_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/ofdm_tx_pilot_0_0/ofdm_tx_pilot_0_0_in_context.xdc] for cell 'ofdm_tx_i/pilot_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/ofdm_tx_pilot_0_0/ofdm_tx_pilot_0_0_in_context.xdc] for cell 'ofdm_tx_i/pilot_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/ofdm_tx_dac_0_0/ofdm_tx_dac_0_0_in_context.xdc] for cell 'ofdm_tx_i/dac_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/ofdm_tx_dac_0_0/ofdm_tx_dac_0_0_in_context.xdc] for cell 'ofdm_tx_i/dac_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/ofdm_tx_ifft_0_0/ofdm_tx_ifft_0_0_in_context.xdc] for cell 'ofdm_tx_i/ifft_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/ofdm_tx_ifft_0_0/ofdm_tx_ifft_0_0_in_context.xdc] for cell 'ofdm_tx_i/ifft_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/ofdm_tx_util_vector_logic_0_0/ofdm_tx_util_vector_logic_0_0_in_context.xdc] for cell 'ofdm_tx_i/util_vector_logic_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/ofdm_tx_util_vector_logic_0_0/ofdm_tx_util_vector_logic_0_0_in_context.xdc] for cell 'ofdm_tx_i/util_vector_logic_0'
Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1454.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/interleaver_2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/tx_mcu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/interleaver_1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/convenc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/scramler_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/maping_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/puncture_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/symbol_train_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/pilot_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/dac_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/ifft_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ofdm_tx_i/util_vector_logic_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1454.176 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.289 ; gain = 512.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.289 ; gain = 512.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.289 ; gain = 512.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.289 ; gain = 512.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.289 ; gain = 512.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.289 ; gain = 512.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |ofdm_tx_convenc_0_0           |         1|
|2     |ofdm_tx_dac_0_0               |         1|
|3     |ofdm_tx_ifft_0_0              |         1|
|4     |ofdm_tx_interleaver_1_0_0     |         1|
|5     |ofdm_tx_interleaver_2_0_0     |         1|
|6     |ofdm_tx_maping_0_0            |         1|
|7     |ofdm_tx_pilot_0_0             |         1|
|8     |ofdm_tx_puncture_0_0          |         1|
|9     |ofdm_tx_scramler_0_0          |         1|
|10    |ofdm_tx_symbol_train_0_0      |         1|
|11    |ofdm_tx_tx_mcu_0_0            |         1|
|12    |ofdm_tx_util_vector_logic_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |ofdm_tx_convenc_0           |     1|
|2     |ofdm_tx_dac_0               |     1|
|3     |ofdm_tx_ifft_0              |     1|
|4     |ofdm_tx_interleaver_1_0     |     1|
|5     |ofdm_tx_interleaver_2_0     |     1|
|6     |ofdm_tx_maping_0            |     1|
|7     |ofdm_tx_pilot_0             |     1|
|8     |ofdm_tx_puncture_0          |     1|
|9     |ofdm_tx_scramler_0          |     1|
|10    |ofdm_tx_symbol_train_0      |     1|
|11    |ofdm_tx_tx_mcu_0            |     1|
|12    |ofdm_tx_util_vector_logic_0 |     1|
|13    |IBUF                        |    37|
|14    |OBUF                        |    32|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.289 ; gain = 512.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1463.289 ; gain = 512.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1463.289 ; gain = 512.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1475.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1488.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8544b51c
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1488.922 ; gain = 988.020
INFO: [Common 17-1381] The checkpoint 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/ofdm_tx_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ofdm_tx_wrapper_utilization_synth.rpt -pb ofdm_tx_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 20:54:48 2024...
