// Seed: 4031053232
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = 1 == id_3;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
module module_2 (
    output tri   id_0,
    output tri0  id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  wor   id_6,
    output tri   id_7
    , id_10,
    input  wor   id_8
);
  tri1 id_11 = 1;
  module_0(
      id_11, id_11, id_11
  );
endmodule
