head	1.5;
access;
symbols
	OPENBSD_6_2_BASE:1.5
	OPENBSD_6_1:1.5.0.42
	OPENBSD_6_1_BASE:1.5
	OPENBSD_6_0:1.5.0.40
	OPENBSD_6_0_BASE:1.5
	OPENBSD_5_9:1.5.0.28
	OPENBSD_5_9_BASE:1.5
	OPENBSD_5_8:1.5.0.36
	OPENBSD_5_8_BASE:1.5
	OPENBSD_5_7:1.5.0.34
	OPENBSD_5_7_BASE:1.5
	OPENBSD_5_6:1.5.0.32
	OPENBSD_5_6_BASE:1.5
	OPENBSD_5_5:1.5.0.30
	OPENBSD_5_5_BASE:1.5
	OPENBSD_5_4:1.5.0.26
	OPENBSD_5_4_BASE:1.5
	OPENBSD_5_3:1.5.0.24
	OPENBSD_5_3_BASE:1.5
	OPENBSD_5_2:1.5.0.22
	OPENBSD_5_2_BASE:1.5
	OPENBSD_5_1_BASE:1.5
	OPENBSD_5_1:1.5.0.20
	OPENBSD_5_0:1.5.0.18
	OPENBSD_5_0_BASE:1.5
	OPENBSD_4_9:1.5.0.16
	OPENBSD_4_9_BASE:1.5
	OPENBSD_4_8:1.5.0.14
	OPENBSD_4_8_BASE:1.5
	OPENBSD_4_7:1.5.0.10
	OPENBSD_4_7_BASE:1.5
	OPENBSD_4_6:1.5.0.12
	OPENBSD_4_6_BASE:1.5
	OPENBSD_4_5:1.5.0.8
	OPENBSD_4_5_BASE:1.5
	OPENBSD_4_4:1.5.0.6
	OPENBSD_4_4_BASE:1.5
	OPENBSD_4_3:1.5.0.4
	OPENBSD_4_3_BASE:1.5
	OPENBSD_4_2:1.5.0.2
	OPENBSD_4_2_BASE:1.5
	OPENBSD_4_1:1.4.0.10
	OPENBSD_4_1_BASE:1.4
	OPENBSD_4_0:1.4.0.8
	OPENBSD_4_0_BASE:1.4
	OPENBSD_3_9:1.4.0.6
	OPENBSD_3_9_BASE:1.4
	OPENBSD_3_8:1.4.0.4
	OPENBSD_3_8_BASE:1.4
	OPENBSD_3_7:1.4.0.2
	OPENBSD_3_7_BASE:1.4;
locks; strict;
comment	@.\" @;


1.5
date	2007.05.31.19.19.54;	author jmc;	state Exp;
branches;
next	1.4;

1.4
date	2004.09.27.06.56.36;	author jmc;	state Exp;
branches;
next	1.3;

1.3
date	2004.09.26.20.04.46;	author mickey;	state Exp;
branches;
next	1.2;

1.2
date	2004.09.16.01.52.22;	author mickey;	state Exp;
branches;
next	1.1;

1.1
date	2004.09.15.21.33.23;	author mickey;	state Exp;
branches;
next	;


desc
@@


1.5
log
@convert to new .Dd format;
@
text
@.\"	$OpenBSD: runway.4,v 1.4 2004/09/27 06:56:36 jmc Exp $
.\"
.\" Copyright (c) 2004 Michael Shalayeff
.\" All rights reserved.
.\"
.\" Redistribution and use in source and binary forms, with or without
.\" modification, are permitted provided that the following conditions
.\" are met:
.\" 1. Redistributions of source code must retain the above copyright
.\"    notice, this list of conditions and the following disclaimer.
.\" 2. Redistributions in binary form must reproduce the above copyright
.\"    notice, this list of conditions and the following disclaimer in the
.\"    documentation and/or other materials provided with the distribution.
.\"
.\" THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
.\" IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
.\" OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
.\" IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
.\" INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
.\" NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF MIND,
.\" USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
.\" THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
.\" (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
.\" THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
.\"
.Dd $Mdocdate$
.Dt RUNWAY 4 hppa
.Os
.Sh NAME
.Nm runway
.Nd Runway bus
.Sh SYNOPSIS
.Cd "uturn* at mainbus?"
.Sh DESCRIPTION
The
.Nm
bus is a CPU and memory bus on systems based on the PA-7200,
PA-8000, and later CPUs.
The
.Nm
bus is a 64-bit multiplexed address/data bus with support for cache
coherency and allows up to 4-way SMP system configurations.
.Pp
One or two
.Xr uturn 4
bridges connect the
.Nm
bus to the system's
.Xr gsc 4
or
.Xr pci 4
buses.
.Sh SEE ALSO
.Xr cpu 4 ,
.Xr dino 4 ,
.Xr gsc 4 ,
.Xr intro 4 ,
.Xr pci 4 ,
.Xr uturn 4
.Sh HISTORY
The
.Nm
driver
first appeared in
.Ox 3.7 .
@


1.4
log
@tweaks;
@
text
@d1 1
a1 1
.\"	$OpenBSD: runway.4,v 1.3 2004/09/26 20:04:46 mickey Exp $
d26 1
a26 1
.Dd September 13, 2004
@


1.3
log
@put in some more meatz
@
text
@d1 1
a1 1
.\"	$OpenBSD: runway.4,v 1.2 2004/09/16 01:52:22 mickey Exp $
d37 2
a38 2
bus is a CPU and memory bus on systems based on PA-7200,
PA-8000 and later CPUs.
d42 1
a42 1
coherency and allows up to 4-way SMP system configurrations.
d46 1
a46 1
bridges connect
d50 1
a50 1
or 
d52 1
a52 1
busses.
d64 1
a64 1
appeared in
@


1.2
log
@some more meat
@
text
@d1 1
a1 1
.\"	$OpenBSD: runway.4,v 1.1 2004/09/15 21:33:23 mickey Exp $
d35 18
a52 1
The Runway bus is a CPU and memory bus.
d54 1
d58 1
@


1.1
log
@u2/uturn and runway man pages
@
text
@d1 1
a1 1
.\"	$OpenBSD$
d26 2
a27 2
.Dd September 1, 2002
.Dt PHANTOMAS 4 hppa
d35 1
a35 1

@

