Release 13.2 - par O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Tue Oct 23 17:44:21 2012

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   selectVar<0>_IBUF
   selectVar<1>_IBUF
   selectVar<2>_IBUF
   selectVar<3>_IBUF


