<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>comreg.h source code [netbsd/sys/dev/ic/comreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/comreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='comreg.h.html'>comreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: comreg.h,v 1.26 2017/10/29 14:06:08 jmcneill Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1991 The Regents of the University of California.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. Neither the name of the University nor the names of its contributors</i></td></tr>
<tr><th id="16">16</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="17">17</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="20">20</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="21">21</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="22">22</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="23">23</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="24">24</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="25">25</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="26">26</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="27">27</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="28">28</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="29">29</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> *</i></td></tr>
<tr><th id="31">31</th><td><i> *	@(#)comreg.h	7.2 (Berkeley) 5/9/91</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="ns16550reg.h.html">&lt;dev/ic/ns16550reg.h&gt;</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#<span data-ppcond="36">ifdef</span> <span class="macro" data-ref="_M/_KERNEL_OPT">_KERNEL_OPT</span></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../objdir.amd64/sys/arch/amd64/compile/GENERIC/opt_com.h.html">"opt_com.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="36">endif</span></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/COM_FREQ" data-ref="_M/COM_FREQ">COM_FREQ</dfn>	1843200	/* 16-bit baud rate divisor */</u></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="41">ifndef</span> <span class="macro" data-ref="_M/COM_TOLERANCE">COM_TOLERANCE</span></u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/COM_TOLERANCE" data-ref="_M/COM_TOLERANCE">COM_TOLERANCE</dfn>	30	/* baud rate tolerance, in 0.1% units */</u></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="41">endif</span></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/* interrupt enable register */</i></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/IER_ERXRDY" data-ref="_M/IER_ERXRDY">IER_ERXRDY</dfn>	0x1	/* Enable receiver interrupt */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/IER_ETXRDY" data-ref="_M/IER_ETXRDY">IER_ETXRDY</dfn>	0x2	/* Enable transmitter empty interrupt */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/IER_ERLS" data-ref="_M/IER_ERLS">IER_ERLS</dfn>	0x4	/* Enable line status interrupt */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/IER_EMSC" data-ref="_M/IER_EMSC">IER_EMSC</dfn>	0x8	/* Enable modem status interrupt */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/IER_ERTS" data-ref="_M/IER_ERTS">IER_ERTS</dfn>	0x40	/* Enable RTS interrupt */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/IER_ECTS" data-ref="_M/IER_ECTS">IER_ECTS</dfn>	0x80	/* Enable CTS interrupt */</u></td></tr>
<tr><th id="52">52</th><td><i>/* PXA2X0's ns16550 ports have extra bits in this register */</i></td></tr>
<tr><th id="53">53</th><td><i>/* Ingenic's got this one too */</i></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/IER_ERXTOUT" data-ref="_M/IER_ERXTOUT">IER_ERXTOUT</dfn>	0x10	/* Enable rx timeout interrupt */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/IER_EUART" data-ref="_M/IER_EUART">IER_EUART</dfn>	0x40	/* Enable UART */</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/* interrupt identification register */</i></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/IIR_IMASK" data-ref="_M/IIR_IMASK">IIR_IMASK</dfn>	0xf</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/IIR_RXTOUT" data-ref="_M/IIR_RXTOUT">IIR_RXTOUT</dfn>	0xc</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/IIR_RLS" data-ref="_M/IIR_RLS">IIR_RLS</dfn>		0x6	/* Line status change */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/IIR_RXRDY" data-ref="_M/IIR_RXRDY">IIR_RXRDY</dfn>	0x4	/* Receiver ready */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/IIR_TXRDY" data-ref="_M/IIR_TXRDY">IIR_TXRDY</dfn>	0x2	/* Transmitter ready */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/IIR_MLSC" data-ref="_M/IIR_MLSC">IIR_MLSC</dfn>	0x0	/* Modem status */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/IIR_NOPEND" data-ref="_M/IIR_NOPEND">IIR_NOPEND</dfn>	0x1	/* No pending interrupts */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/IIR_64B_FIFO" data-ref="_M/IIR_64B_FIFO">IIR_64B_FIFO</dfn>	0x20	/* 64byte FIFO Enabled (16750) */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/IIR_FIFO_MASK" data-ref="_M/IIR_FIFO_MASK">IIR_FIFO_MASK</dfn>	0xc0	/* set if FIFOs are enabled */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/IIR_BUSY" data-ref="_M/IIR_BUSY">IIR_BUSY</dfn>	0x7	/* Busy indicator (16750/SUNXI) */</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* fifo control register */</i></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/FIFO_ENABLE" data-ref="_M/FIFO_ENABLE">FIFO_ENABLE</dfn>	0x01	/* Turn the FIFO on */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/FIFO_RCV_RST" data-ref="_M/FIFO_RCV_RST">FIFO_RCV_RST</dfn>	0x02	/* Reset RX FIFO */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/FIFO_XMT_RST" data-ref="_M/FIFO_XMT_RST">FIFO_XMT_RST</dfn>	0x04	/* Reset TX FIFO */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/FIFO_DMA_MODE" data-ref="_M/FIFO_DMA_MODE">FIFO_DMA_MODE</dfn>	0x08</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/FIFO_UART_ON" data-ref="_M/FIFO_UART_ON">FIFO_UART_ON</dfn>	0x10	/* JZ47xx only */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/FIFO_64B_ENABLE" data-ref="_M/FIFO_64B_ENABLE">FIFO_64B_ENABLE</dfn>	0x20	/* 64byte FIFO Enable (16750) */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/FIFO_TRIGGER_1" data-ref="_M/FIFO_TRIGGER_1">FIFO_TRIGGER_1</dfn>	0x00	/* Trigger RXRDY intr on 1 character */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/FIFO_TRIGGER_4" data-ref="_M/FIFO_TRIGGER_4">FIFO_TRIGGER_4</dfn>	0x40	/* ibid 4 */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/FIFO_TRIGGER_8" data-ref="_M/FIFO_TRIGGER_8">FIFO_TRIGGER_8</dfn>	0x80	/* ibid 8 */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/FIFO_TRIGGER_14" data-ref="_M/FIFO_TRIGGER_14">FIFO_TRIGGER_14</dfn>	0xc0	/* ibid 14 */</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/* enhanced feature register */</i></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/EFR_AUTOCTS" data-ref="_M/EFR_AUTOCTS">EFR_AUTOCTS</dfn>	0x80	/* Automatic CTS flow control */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/EFR_AUTORTS" data-ref="_M/EFR_AUTORTS">EFR_AUTORTS</dfn>	0x40	/* Automatic RTS flow control */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/EFR_SPECIAL" data-ref="_M/EFR_SPECIAL">EFR_SPECIAL</dfn>	0x20	/* Special char detect */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/EFR_EFCR" data-ref="_M/EFR_EFCR">EFR_EFCR</dfn>	0x10	/* Enhanced function control bit */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/EFR_TXFLOWBOTH" data-ref="_M/EFR_TXFLOWBOTH">EFR_TXFLOWBOTH</dfn>	0x0c	/* Automatic transmit XON/XOFF 1 and 2 */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/EFR_TXFLOW1" data-ref="_M/EFR_TXFLOW1">EFR_TXFLOW1</dfn>	0x08	/* Automatic transmit XON/XOFF 1 */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/EFR_TXFLOW2" data-ref="_M/EFR_TXFLOW2">EFR_TXFLOW2</dfn>	0x04	/* Automatic transmit XON/XOFF 2 */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/EFR_TXFLOWNONE" data-ref="_M/EFR_TXFLOWNONE">EFR_TXFLOWNONE</dfn>	0x00	/* No automatic XON/XOFF transmit */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/EFR_RXFLOWBOTH" data-ref="_M/EFR_RXFLOWBOTH">EFR_RXFLOWBOTH</dfn>	0x03	/* Automatic receive XON/XOFF 1 and 2 */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/EFR_RXFLOW1" data-ref="_M/EFR_RXFLOW1">EFR_RXFLOW1</dfn>	0x02	/* Automatic receive XON/XOFF 1 */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/EFR_RXFLOW2" data-ref="_M/EFR_RXFLOW2">EFR_RXFLOW2</dfn>	0x01	/* Automatic receive XON/XOFF 2 */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/EFR_RXFLOWNONE" data-ref="_M/EFR_RXFLOWNONE">EFR_RXFLOWNONE</dfn>	0x00	/* No automatic XON/XOFF receive */</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* line control register */</i></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/LCR_EERS" data-ref="_M/LCR_EERS">LCR_EERS</dfn>	0xBF	/* Enable access to Enhanced Register Set */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/LCR_DLAB" data-ref="_M/LCR_DLAB">LCR_DLAB</dfn>	0x80	/* Divisor latch access enable */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/LCR_SBREAK" data-ref="_M/LCR_SBREAK">LCR_SBREAK</dfn>	0x40	/* Break Control */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/LCR_PZERO" data-ref="_M/LCR_PZERO">LCR_PZERO</dfn>	0x38	/* Space parity */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/LCR_PONE" data-ref="_M/LCR_PONE">LCR_PONE</dfn>	0x28	/* Mark parity */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/LCR_PEVEN" data-ref="_M/LCR_PEVEN">LCR_PEVEN</dfn>	0x18	/* Even parity */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/LCR_PODD" data-ref="_M/LCR_PODD">LCR_PODD</dfn>	0x08	/* Odd parity */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/LCR_PNONE" data-ref="_M/LCR_PNONE">LCR_PNONE</dfn>	0x00	/* No parity */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/LCR_PENAB" data-ref="_M/LCR_PENAB">LCR_PENAB</dfn>	0x08	/* XXX - low order bit of all parity */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/LCR_STOPB" data-ref="_M/LCR_STOPB">LCR_STOPB</dfn>	0x04	/* 2 stop bits per serial word */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/LCR_8BITS" data-ref="_M/LCR_8BITS">LCR_8BITS</dfn>	0x03	/* 8 bits per serial word */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/LCR_7BITS" data-ref="_M/LCR_7BITS">LCR_7BITS</dfn>	0x02	/* 7 bits */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/LCR_6BITS" data-ref="_M/LCR_6BITS">LCR_6BITS</dfn>	0x01	/* 6 bits */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/LCR_5BITS" data-ref="_M/LCR_5BITS">LCR_5BITS</dfn>	0x00	/* 5 bits */</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/* modem control register */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MCR_PRESCALE" data-ref="_M/MCR_PRESCALE">MCR_PRESCALE</dfn>	0x80	/* 16650/16950: Baud rate prescaler select */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MCR_MDCE" data-ref="_M/MCR_MDCE">MCR_MDCE</dfn>	0x80	/* Ingenic: modem control enable */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MCR_TCR_TLR" data-ref="_M/MCR_TCR_TLR">MCR_TCR_TLR</dfn>	0x40	/* OMAP: enables access to the TCR &amp; TLR regs */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/MCR_FCM" data-ref="_M/MCR_FCM">MCR_FCM</dfn>		0x40	/* Ingenic: 1 - hardware flow control */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MCR_XONENABLE" data-ref="_M/MCR_XONENABLE">MCR_XONENABLE</dfn>	0x20	/* OMAP XON_EN */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/MCR_AFE" data-ref="_M/MCR_AFE">MCR_AFE</dfn>		0x20	/* tl16c750: Flow Control Enable */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/MCR_LOOPBACK" data-ref="_M/MCR_LOOPBACK">MCR_LOOPBACK</dfn>	0x10	/* Loop test: echos from TX to RX */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/MCR_IENABLE" data-ref="_M/MCR_IENABLE">MCR_IENABLE</dfn>	0x08	/* Out2: enables UART interrupts */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/MCR_DRS" data-ref="_M/MCR_DRS">MCR_DRS</dfn>		0x04	/* Out1: resets some internal modems */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/MCR_RTS" data-ref="_M/MCR_RTS">MCR_RTS</dfn>		0x02	/* Request To Send */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/MCR_DTR" data-ref="_M/MCR_DTR">MCR_DTR</dfn>		0x01	/* Data Terminal Ready */</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* line status register */</i></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/LSR_RCV_FIFO" data-ref="_M/LSR_RCV_FIFO">LSR_RCV_FIFO</dfn>	0x80</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/LSR_TSRE" data-ref="_M/LSR_TSRE">LSR_TSRE</dfn>	0x40	/* Transmitter empty: byte sent */</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/LSR_TXRDY" data-ref="_M/LSR_TXRDY">LSR_TXRDY</dfn>	0x20	/* Transmitter buffer empty */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/LSR_BI" data-ref="_M/LSR_BI">LSR_BI</dfn>		0x10	/* Break detected */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/LSR_FE" data-ref="_M/LSR_FE">LSR_FE</dfn>		0x08	/* Framing error: bad stop bit */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/LSR_PE" data-ref="_M/LSR_PE">LSR_PE</dfn>		0x04	/* Parity error */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/LSR_OE" data-ref="_M/LSR_OE">LSR_OE</dfn>		0x02	/* Overrun, lost incoming byte */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/LSR_RXRDY" data-ref="_M/LSR_RXRDY">LSR_RXRDY</dfn>	0x01	/* Byte ready in Receive Buffer */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/LSR_RCV_MASK" data-ref="_M/LSR_RCV_MASK">LSR_RCV_MASK</dfn>	0x1f	/* Mask for incoming data or error */</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* modem status register */</i></td></tr>
<tr><th id="136">136</th><td><i>/* All deltas are from the last read of the MSR. */</i></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/MSR_DCD" data-ref="_M/MSR_DCD">MSR_DCD</dfn>		0x80	/* Current Data Carrier Detect */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/MSR_RI" data-ref="_M/MSR_RI">MSR_RI</dfn>		0x40	/* Current Ring Indicator */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/MSR_DSR" data-ref="_M/MSR_DSR">MSR_DSR</dfn>		0x20	/* Current Data Set Ready */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/MSR_CTS" data-ref="_M/MSR_CTS">MSR_CTS</dfn>		0x10	/* Current Clear to Send */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/MSR_DDCD" data-ref="_M/MSR_DDCD">MSR_DDCD</dfn>	0x08	/* DCD has changed state */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/MSR_TERI" data-ref="_M/MSR_TERI">MSR_TERI</dfn>	0x04	/* RI has toggled low to high */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/MSR_DDSR" data-ref="_M/MSR_DDSR">MSR_DDSR</dfn>	0x02	/* DSR has changed state */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/MSR_DCTS" data-ref="_M/MSR_DCTS">MSR_DCTS</dfn>	0x01	/* CTS has changed state */</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>/* OMAP mode definition register 1 */</i></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/MDR1_FRAME_END_MODE" data-ref="_M/MDR1_FRAME_END_MODE">MDR1_FRAME_END_MODE</dfn>		0x80</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/MDR1_SIP_MODE" data-ref="_M/MDR1_SIP_MODE">MDR1_SIP_MODE</dfn>			0x40</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/MDR1_SCT" data-ref="_M/MDR1_SCT">MDR1_SCT</dfn>			0x20</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/MDR1_SET_TXIR" data-ref="_M/MDR1_SET_TXIR">MDR1_SET_TXIR</dfn>			0x10</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/MDR1_IR_SLEEP" data-ref="_M/MDR1_IR_SLEEP">MDR1_IR_SLEEP</dfn>			0x08</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/MDR1_MODE_DISABLE" data-ref="_M/MDR1_MODE_DISABLE">MDR1_MODE_DISABLE</dfn>		0x07</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/MDR1_MODE_FIR" data-ref="_M/MDR1_MODE_FIR">MDR1_MODE_FIR</dfn>			0x05</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/MDR1_MODE_MIR" data-ref="_M/MDR1_MODE_MIR">MDR1_MODE_MIR</dfn>			0x04</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/MDR1_MODE_UART_13X" data-ref="_M/MDR1_MODE_UART_13X">MDR1_MODE_UART_13X</dfn>		0x03</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/MDR1_MODE_UART_16X_AUTOBAUD" data-ref="_M/MDR1_MODE_UART_16X_AUTOBAUD">MDR1_MODE_UART_16X_AUTOBAUD</dfn>	0x02</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/MDR1_MODE_SIR" data-ref="_M/MDR1_MODE_SIR">MDR1_MODE_SIR</dfn>			0x01</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/MDR1_MODE_UART_16X" data-ref="_M/MDR1_MODE_UART_16X">MDR1_MODE_UART_16X</dfn>		0x00</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/MDR1_MODE_MASK" data-ref="_M/MDR1_MODE_MASK">MDR1_MODE_MASK</dfn>			0x07</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/* SUNXI-specific registers */</i></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/HALT_CHCFG_UD" data-ref="_M/HALT_CHCFG_UD">HALT_CHCFG_UD</dfn>			0x04 /* apply updates to LCR/dividors */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/HALT_CHCFG_EN" data-ref="_M/HALT_CHCFG_EN">HALT_CHCFG_EN</dfn>			0x02 /* enable change while busy */</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* XXX ISA-specific. */</i></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/COM_NPORTS" data-ref="_M/COM_NPORTS">COM_NPORTS</dfn>	8</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/x86/x86/consinit.c.html'>netbsd/sys/arch/x86/x86/consinit.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
