
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001208  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080013cc  080013cc  00003098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080013cc  080013cc  00003098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080013cc  080013cc  000023cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080013d4  080013d4  00003098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080013d4  080013d4  000023d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080013d8  080013d8  000023d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  080013dc  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000098  08001474  00003098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  08001474  000030e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003098  2**0
                  CONTENTS, READONLY
 12 .debug_info   000017f8  00000000  00000000  000030c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000570  00000000  00000000  000048c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001c8  00000000  00000000  00004e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000152  00000000  00000000  00004ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002373  00000000  00000000  0000514a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000216e  00000000  00000000  000074bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00009a8b  00000000  00000000  0000962b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000130b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000006b4  00000000  00000000  000130fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000137b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000098 	.word	0x20000098
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080013b4 	.word	0x080013b4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000009c 	.word	0x2000009c
 8000200:	080013b4 	.word	0x080013b4

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <I2C1_GPIOInits>:
 * PB7 --> SDA

 */

void I2C1_GPIOInits(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CPins;

	I2CPins.pGPIOx = GPIOB;
 800021a:	4b0e      	ldr	r3, [pc, #56]	@ (8000254 <I2C1_GPIOInits+0x40>)
 800021c:	607b      	str	r3, [r7, #4]
	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800021e:	2302      	movs	r3, #2
 8000220:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;
 8000222:	2304      	movs	r3, #4
 8000224:	737b      	strb	r3, [r7, #13]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 8000226:	2301      	movs	r3, #1
 8000228:	733b      	strb	r3, [r7, #12]
	I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800022a:	2301      	movs	r3, #1
 800022c:	72fb      	strb	r3, [r7, #11]
	I2CPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800022e:	2302      	movs	r3, #2
 8000230:	72bb      	strb	r3, [r7, #10]

	//SCL
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 8000232:	2306      	movs	r3, #6
 8000234:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	4618      	mov	r0, r3
 800023a:	f000 f9e7 	bl	800060c <GPIO_Init>

	//SDA
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 800023e:	2307      	movs	r3, #7
 8000240:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f9e1 	bl	800060c <GPIO_Init>

}
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	40020400 	.word	0x40020400

08000258 <I2C1_Inits>:

void I2C1_Inits(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
	I2C1Handle.pI2Cx = I2C1;
 800025c:	4b09      	ldr	r3, [pc, #36]	@ (8000284 <I2C1_Inits+0x2c>)
 800025e:	4a0a      	ldr	r2, [pc, #40]	@ (8000288 <I2C1_Inits+0x30>)
 8000260:	601a      	str	r2, [r3, #0]
	I2C1Handle.I2C_Config.I2C_ACKControl = I2C_ACK_ENABLE;
 8000262:	4b08      	ldr	r3, [pc, #32]	@ (8000284 <I2C1_Inits+0x2c>)
 8000264:	2201      	movs	r2, #1
 8000266:	725a      	strb	r2, [r3, #9]
	I2C1Handle.I2C_Config.I2C_DeviceAddress = MY_ADDR;
 8000268:	4b06      	ldr	r3, [pc, #24]	@ (8000284 <I2C1_Inits+0x2c>)
 800026a:	2268      	movs	r2, #104	@ 0x68
 800026c:	721a      	strb	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2;
 800026e:	4b05      	ldr	r3, [pc, #20]	@ (8000284 <I2C1_Inits+0x2c>)
 8000270:	2200      	movs	r2, #0
 8000272:	815a      	strh	r2, [r3, #10]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000274:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <I2C1_Inits+0x2c>)
 8000276:	4a05      	ldr	r2, [pc, #20]	@ (800028c <I2C1_Inits+0x34>)
 8000278:	605a      	str	r2, [r3, #4]
	I2C_Init(&I2C1Handle);
 800027a:	4802      	ldr	r0, [pc, #8]	@ (8000284 <I2C1_Inits+0x2c>)
 800027c:	f000 fbe8 	bl	8000a50 <I2C_Init>
}
 8000280:	bf00      	nop
 8000282:	bd80      	pop	{r7, pc}
 8000284:	200000bc 	.word	0x200000bc
 8000288:	40005400 	.word	0x40005400
 800028c:	000186a0 	.word	0x000186a0

08000290 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIObtn;
	GPIObtn.pGPIOx = GPIOC;
 8000296:	4b09      	ldr	r3, [pc, #36]	@ (80002bc <GPIO_ButtonInit+0x2c>)
 8000298:	607b      	str	r3, [r7, #4]
	GPIObtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 800029a:	230d      	movs	r3, #13
 800029c:	723b      	strb	r3, [r7, #8]
	GPIObtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800029e:	2300      	movs	r3, #0
 80002a0:	727b      	strb	r3, [r7, #9]
	GPIObtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002a2:	2302      	movs	r3, #2
 80002a4:	72bb      	strb	r3, [r7, #10]
	GPIObtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002a6:	2300      	movs	r3, #0
 80002a8:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIObtn);
 80002aa:	1d3b      	adds	r3, r7, #4
 80002ac:	4618      	mov	r0, r3
 80002ae:	f000 f9ad 	bl	800060c <GPIO_Init>
}
 80002b2:	bf00      	nop
 80002b4:	3710      	adds	r7, #16
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	40020800 	.word	0x40020800

080002c0 <main>:

int main(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
	data_len = strlen((char*)Tx_buf);
 80002c4:	4811      	ldr	r0, [pc, #68]	@ (800030c <main+0x4c>)
 80002c6:	f7ff ff9d 	bl	8000204 <strlen>
 80002ca:	4603      	mov	r3, r0
 80002cc:	4a10      	ldr	r2, [pc, #64]	@ (8000310 <main+0x50>)
 80002ce:	6013      	str	r3, [r2, #0]

	GPIO_ButtonInit();
 80002d0:	f7ff ffde 	bl	8000290 <GPIO_ButtonInit>

	//Configure the pins
	I2C1_GPIOInits();
 80002d4:	f7ff ff9e 	bl	8000214 <I2C1_GPIOInits>

	//Initialize the I2C peripheral
	I2C1_Inits();
 80002d8:	f7ff ffbe 	bl	8000258 <I2C1_Inits>

	//IRQ configurations
	I2C_IRQInterruptConfig(IRQ_NO_I2C1_EV ,ENABLE);
 80002dc:	2101      	movs	r1, #1
 80002de:	201f      	movs	r0, #31
 80002e0:	f000 fd56 	bl	8000d90 <I2C_IRQInterruptConfig>
	I2C_IRQInterruptConfig(IRQ_NO_I2C1_ER ,ENABLE);
 80002e4:	2101      	movs	r1, #1
 80002e6:	2020      	movs	r0, #32
 80002e8:	f000 fd52 	bl	8000d90 <I2C_IRQInterruptConfig>

	I2C_SlaveEnableDisableCallbackEvents(I2C1,ENABLE);
 80002ec:	2101      	movs	r1, #1
 80002ee:	4809      	ldr	r0, [pc, #36]	@ (8000314 <main+0x54>)
 80002f0:	f001 f808 	bl	8001304 <I2C_SlaveEnableDisableCallbackEvents>

	//Enable the peripheral
	I2C_PeripheralControl(I2C1,ENABLE);
 80002f4:	2101      	movs	r1, #1
 80002f6:	4807      	ldr	r0, [pc, #28]	@ (8000314 <main+0x54>)
 80002f8:	f000 fd2d 	bl	8000d56 <I2C_PeripheralControl>

	//Enable ACK
	I2C1->CR1 |= (1 << 10);
 80002fc:	4b05      	ldr	r3, [pc, #20]	@ (8000314 <main+0x54>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a04      	ldr	r2, [pc, #16]	@ (8000314 <main+0x54>)
 8000302:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000306:	6013      	str	r3, [r2, #0]

	while(1){}
 8000308:	bf00      	nop
 800030a:	e7fd      	b.n	8000308 <main+0x48>
 800030c:	20000000 	.word	0x20000000
 8000310:	200000b8 	.word	0x200000b8
 8000314:	40005400 	.word	0x40005400

08000318 <I2C1_EV_IRQHandler>:
}

void I2C1_EV_IRQHandler(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
	I2C_EV_IRQHandling(&I2C1Handle);
 800031c:	4802      	ldr	r0, [pc, #8]	@ (8000328 <I2C1_EV_IRQHandler+0x10>)
 800031e:	f000 fe1e 	bl	8000f5e <I2C_EV_IRQHandling>
}
 8000322:	bf00      	nop
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	200000bc 	.word	0x200000bc

0800032c <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
	I2C_ER_IRQHandling(&I2C1Handle);
 8000330:	4802      	ldr	r0, [pc, #8]	@ (800033c <I2C1_ER_IRQHandler+0x10>)
 8000332:	f000 ff45 	bl	80011c0 <I2C_ER_IRQHandling>
}
 8000336:	bf00      	nop
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	200000bc 	.word	0x200000bc

08000340 <I2C_ApplicationEventCallback>:

void I2C_ApplicationEventCallback(I2C_Handle_t *pI2CHandle, uint8_t AppEv)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
 8000348:	460b      	mov	r3, r1
 800034a:	70fb      	strb	r3, [r7, #3]
	static uint32_t cnt = 0;
	static uint32_t w_ptr = 0;



	if(AppEv == I2C_ERROR_AF)
 800034c:	78fb      	ldrb	r3, [r7, #3]
 800034e:	2b05      	cmp	r3, #5
 8000350:	d116      	bne.n	8000380 <I2C_ApplicationEventCallback+0x40>
		// slave should understand master needs no more data
		//slave concludes end of Tx


		//if the current active code is 0x52 then dont invalidate
		if(! (CommandCode == 0x52))
 8000352:	4b2b      	ldr	r3, [pc, #172]	@ (8000400 <I2C_ApplicationEventCallback+0xc0>)
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b52      	cmp	r3, #82	@ 0x52
 8000358:	d002      	beq.n	8000360 <I2C_ApplicationEventCallback+0x20>
			CommandCode = 0XFF;
 800035a:	4b29      	ldr	r3, [pc, #164]	@ (8000400 <I2C_ApplicationEventCallback+0xc0>)
 800035c:	22ff      	movs	r2, #255	@ 0xff
 800035e:	701a      	strb	r2, [r3, #0]

		//reset the cnt variable because its end of transmission
		cnt = 0;
 8000360:	4b28      	ldr	r3, [pc, #160]	@ (8000404 <I2C_ApplicationEventCallback+0xc4>)
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]

		//Slave concludes it sent all the bytes when w_ptr reaches data_len
		if(w_ptr >= (data_len))
 8000366:	4b28      	ldr	r3, [pc, #160]	@ (8000408 <I2C_ApplicationEventCallback+0xc8>)
 8000368:	681a      	ldr	r2, [r3, #0]
 800036a:	4b28      	ldr	r3, [pc, #160]	@ (800040c <I2C_ApplicationEventCallback+0xcc>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	429a      	cmp	r2, r3
 8000370:	d342      	bcc.n	80003f8 <I2C_ApplicationEventCallback+0xb8>
		{
			w_ptr=0;
 8000372:	4b25      	ldr	r3, [pc, #148]	@ (8000408 <I2C_ApplicationEventCallback+0xc8>)
 8000374:	2200      	movs	r2, #0
 8000376:	601a      	str	r2, [r3, #0]
			CommandCode = 0xff;
 8000378:	4b21      	ldr	r3, [pc, #132]	@ (8000400 <I2C_ApplicationEventCallback+0xc0>)
 800037a:	22ff      	movs	r2, #255	@ 0xff
 800037c:	701a      	strb	r2, [r3, #0]
	{
		//Master has sent command code, read it
		 CommandCode = I2C_SlaveReceiveData(I2C1);

	}
}
 800037e:	e03b      	b.n	80003f8 <I2C_ApplicationEventCallback+0xb8>
	}else if (AppEv == I2C_EV_STOP)
 8000380:	78fb      	ldrb	r3, [r7, #3]
 8000382:	2b02      	cmp	r3, #2
 8000384:	d103      	bne.n	800038e <I2C_ApplicationEventCallback+0x4e>
		cnt = 0;
 8000386:	4b1f      	ldr	r3, [pc, #124]	@ (8000404 <I2C_ApplicationEventCallback+0xc4>)
 8000388:	2200      	movs	r2, #0
 800038a:	601a      	str	r2, [r3, #0]
}
 800038c:	e034      	b.n	80003f8 <I2C_ApplicationEventCallback+0xb8>
	}else if (AppEv == I2C_EV_DATA_REQ)
 800038e:	78fb      	ldrb	r3, [r7, #3]
 8000390:	2b08      	cmp	r3, #8
 8000392:	d127      	bne.n	80003e4 <I2C_ApplicationEventCallback+0xa4>
		if(CommandCode == 0x51)
 8000394:	4b1a      	ldr	r3, [pc, #104]	@ (8000400 <I2C_ApplicationEventCallback+0xc0>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	2b51      	cmp	r3, #81	@ 0x51
 800039a:	d113      	bne.n	80003c4 <I2C_ApplicationEventCallback+0x84>
			I2C_SlaveSendData(I2C1,((data_len >> ((cnt%4) * 8)) & 0xFF));
 800039c:	4b1b      	ldr	r3, [pc, #108]	@ (800040c <I2C_ApplicationEventCallback+0xcc>)
 800039e:	681a      	ldr	r2, [r3, #0]
 80003a0:	4b18      	ldr	r3, [pc, #96]	@ (8000404 <I2C_ApplicationEventCallback+0xc4>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	f003 0303 	and.w	r3, r3, #3
 80003a8:	00db      	lsls	r3, r3, #3
 80003aa:	fa22 f303 	lsr.w	r3, r2, r3
 80003ae:	b2db      	uxtb	r3, r3
 80003b0:	4619      	mov	r1, r3
 80003b2:	4817      	ldr	r0, [pc, #92]	@ (8000410 <I2C_ApplicationEventCallback+0xd0>)
 80003b4:	f000 ff8a 	bl	80012cc <I2C_SlaveSendData>
		    cnt++;
 80003b8:	4b12      	ldr	r3, [pc, #72]	@ (8000404 <I2C_ApplicationEventCallback+0xc4>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	3301      	adds	r3, #1
 80003be:	4a11      	ldr	r2, [pc, #68]	@ (8000404 <I2C_ApplicationEventCallback+0xc4>)
 80003c0:	6013      	str	r3, [r2, #0]
}
 80003c2:	e019      	b.n	80003f8 <I2C_ApplicationEventCallback+0xb8>
		}else if (CommandCode == 0x52)
 80003c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000400 <I2C_ApplicationEventCallback+0xc0>)
 80003c6:	781b      	ldrb	r3, [r3, #0]
 80003c8:	2b52      	cmp	r3, #82	@ 0x52
 80003ca:	d115      	bne.n	80003f8 <I2C_ApplicationEventCallback+0xb8>
			I2C_SlaveSendData(I2C1,Tx_buf[w_ptr++]);
 80003cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000408 <I2C_ApplicationEventCallback+0xc8>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	1c5a      	adds	r2, r3, #1
 80003d2:	490d      	ldr	r1, [pc, #52]	@ (8000408 <I2C_ApplicationEventCallback+0xc8>)
 80003d4:	600a      	str	r2, [r1, #0]
 80003d6:	4a0f      	ldr	r2, [pc, #60]	@ (8000414 <I2C_ApplicationEventCallback+0xd4>)
 80003d8:	5cd3      	ldrb	r3, [r2, r3]
 80003da:	4619      	mov	r1, r3
 80003dc:	480c      	ldr	r0, [pc, #48]	@ (8000410 <I2C_ApplicationEventCallback+0xd0>)
 80003de:	f000 ff75 	bl	80012cc <I2C_SlaveSendData>
}
 80003e2:	e009      	b.n	80003f8 <I2C_ApplicationEventCallback+0xb8>
	}else if (AppEv == I2C_EV_DATA_RCV)
 80003e4:	78fb      	ldrb	r3, [r7, #3]
 80003e6:	2b09      	cmp	r3, #9
 80003e8:	d106      	bne.n	80003f8 <I2C_ApplicationEventCallback+0xb8>
		 CommandCode = I2C_SlaveReceiveData(I2C1);
 80003ea:	4809      	ldr	r0, [pc, #36]	@ (8000410 <I2C_ApplicationEventCallback+0xd0>)
 80003ec:	f000 ff7d 	bl	80012ea <I2C_SlaveReceiveData>
 80003f0:	4603      	mov	r3, r0
 80003f2:	461a      	mov	r2, r3
 80003f4:	4b02      	ldr	r3, [pc, #8]	@ (8000400 <I2C_ApplicationEventCallback+0xc0>)
 80003f6:	701a      	strb	r2, [r3, #0]
}
 80003f8:	bf00      	nop
 80003fa:	3708      	adds	r7, #8
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	200000b4 	.word	0x200000b4
 8000404:	200000d8 	.word	0x200000d8
 8000408:	200000dc 	.word	0x200000dc
 800040c:	200000b8 	.word	0x200000b8
 8000410:	40005400 	.word	0x40005400
 8000414:	20000000 	.word	0x20000000

08000418 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000418:	480d      	ldr	r0, [pc, #52]	@ (8000450 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800041a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800041c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000420:	480c      	ldr	r0, [pc, #48]	@ (8000454 <LoopForever+0x6>)
  ldr r1, =_edata
 8000422:	490d      	ldr	r1, [pc, #52]	@ (8000458 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000424:	4a0d      	ldr	r2, [pc, #52]	@ (800045c <LoopForever+0xe>)
  movs r3, #0
 8000426:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000428:	e002      	b.n	8000430 <LoopCopyDataInit>

0800042a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800042a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800042c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800042e:	3304      	adds	r3, #4

08000430 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000430:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000432:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000434:	d3f9      	bcc.n	800042a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000436:	4a0a      	ldr	r2, [pc, #40]	@ (8000460 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000438:	4c0a      	ldr	r4, [pc, #40]	@ (8000464 <LoopForever+0x16>)
  movs r3, #0
 800043a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800043c:	e001      	b.n	8000442 <LoopFillZerobss>

0800043e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800043e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000440:	3204      	adds	r2, #4

08000442 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000442:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000444:	d3fb      	bcc.n	800043e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000446:	f000 ff91 	bl	800136c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800044a:	f7ff ff39 	bl	80002c0 <main>

0800044e <LoopForever>:

LoopForever:
  b LoopForever
 800044e:	e7fe      	b.n	800044e <LoopForever>
  ldr   r0, =_estack
 8000450:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000454:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000458:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 800045c:	080013dc 	.word	0x080013dc
  ldr r2, =_sbss
 8000460:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8000464:	200000e0 	.word	0x200000e0

08000468 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000468:	e7fe      	b.n	8000468 <ADC_IRQHandler>
	...

0800046c <GPIO_PeriClockControl>:

#include "stm32f446xx_gpio_driver.h"


void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx , uint8_t EnorDi)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	460b      	mov	r3, r1
 8000476:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000478:	78fb      	ldrb	r3, [r7, #3]
 800047a:	2b01      	cmp	r3, #1
 800047c:	d157      	bne.n	800052e <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	4a59      	ldr	r2, [pc, #356]	@ (80005e8 <GPIO_PeriClockControl+0x17c>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d106      	bne.n	8000494 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000486:	4b59      	ldr	r3, [pc, #356]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 8000488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800048a:	4a58      	ldr	r2, [pc, #352]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 800048c:	f043 0301 	orr.w	r3, r3, #1
 8000490:	6313      	str	r3, [r2, #48]	@ 0x30
	}




}
 8000492:	e0a3      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	4a56      	ldr	r2, [pc, #344]	@ (80005f0 <GPIO_PeriClockControl+0x184>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d106      	bne.n	80004aa <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 800049c:	4b53      	ldr	r3, [pc, #332]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 800049e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a0:	4a52      	ldr	r2, [pc, #328]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80004a2:	f043 0302 	orr.w	r3, r3, #2
 80004a6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004a8:	e098      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	4a51      	ldr	r2, [pc, #324]	@ (80005f4 <GPIO_PeriClockControl+0x188>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d106      	bne.n	80004c0 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80004b2:	4b4e      	ldr	r3, [pc, #312]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80004b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004b6:	4a4d      	ldr	r2, [pc, #308]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80004b8:	f043 0304 	orr.w	r3, r3, #4
 80004bc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004be:	e08d      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	4a4d      	ldr	r2, [pc, #308]	@ (80005f8 <GPIO_PeriClockControl+0x18c>)
 80004c4:	4293      	cmp	r3, r2
 80004c6:	d106      	bne.n	80004d6 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80004c8:	4b48      	ldr	r3, [pc, #288]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80004ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004cc:	4a47      	ldr	r2, [pc, #284]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80004ce:	f043 0308 	orr.w	r3, r3, #8
 80004d2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004d4:	e082      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	4a48      	ldr	r2, [pc, #288]	@ (80005fc <GPIO_PeriClockControl+0x190>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d106      	bne.n	80004ec <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80004de:	4b43      	ldr	r3, [pc, #268]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80004e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004e2:	4a42      	ldr	r2, [pc, #264]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80004e4:	f043 0310 	orr.w	r3, r3, #16
 80004e8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004ea:	e077      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	4a44      	ldr	r2, [pc, #272]	@ (8000600 <GPIO_PeriClockControl+0x194>)
 80004f0:	4293      	cmp	r3, r2
 80004f2:	d106      	bne.n	8000502 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80004f4:	4b3d      	ldr	r3, [pc, #244]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80004f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004f8:	4a3c      	ldr	r2, [pc, #240]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80004fa:	f043 0320 	orr.w	r3, r3, #32
 80004fe:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000500:	e06c      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	4a3f      	ldr	r2, [pc, #252]	@ (8000604 <GPIO_PeriClockControl+0x198>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d106      	bne.n	8000518 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800050a:	4b38      	ldr	r3, [pc, #224]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 800050c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800050e:	4a37      	ldr	r2, [pc, #220]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 8000510:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000514:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000516:	e061      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	4a3b      	ldr	r2, [pc, #236]	@ (8000608 <GPIO_PeriClockControl+0x19c>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d15d      	bne.n	80005dc <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 8000520:	4b32      	ldr	r3, [pc, #200]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 8000522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000524:	4a31      	ldr	r2, [pc, #196]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 8000526:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800052a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800052c:	e056      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4a2d      	ldr	r2, [pc, #180]	@ (80005e8 <GPIO_PeriClockControl+0x17c>)
 8000532:	4293      	cmp	r3, r2
 8000534:	d106      	bne.n	8000544 <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 8000536:	4b2d      	ldr	r3, [pc, #180]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800053a:	4a2c      	ldr	r2, [pc, #176]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 800053c:	f023 0301 	bic.w	r3, r3, #1
 8000540:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000542:	e04b      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	4a2a      	ldr	r2, [pc, #168]	@ (80005f0 <GPIO_PeriClockControl+0x184>)
 8000548:	4293      	cmp	r3, r2
 800054a:	d106      	bne.n	800055a <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 800054c:	4b27      	ldr	r3, [pc, #156]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 800054e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000550:	4a26      	ldr	r2, [pc, #152]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 8000552:	f023 0302 	bic.w	r3, r3, #2
 8000556:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000558:	e040      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	4a25      	ldr	r2, [pc, #148]	@ (80005f4 <GPIO_PeriClockControl+0x188>)
 800055e:	4293      	cmp	r3, r2
 8000560:	d106      	bne.n	8000570 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 8000562:	4b22      	ldr	r3, [pc, #136]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 8000564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000566:	4a21      	ldr	r2, [pc, #132]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 8000568:	f023 0304 	bic.w	r3, r3, #4
 800056c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800056e:	e035      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	4a21      	ldr	r2, [pc, #132]	@ (80005f8 <GPIO_PeriClockControl+0x18c>)
 8000574:	4293      	cmp	r3, r2
 8000576:	d106      	bne.n	8000586 <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000578:	4b1c      	ldr	r3, [pc, #112]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 800057a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057c:	4a1b      	ldr	r2, [pc, #108]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 800057e:	f023 0308 	bic.w	r3, r3, #8
 8000582:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000584:	e02a      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	4a1c      	ldr	r2, [pc, #112]	@ (80005fc <GPIO_PeriClockControl+0x190>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d106      	bne.n	800059c <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 800058e:	4b17      	ldr	r3, [pc, #92]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000592:	4a16      	ldr	r2, [pc, #88]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 8000594:	f023 0310 	bic.w	r3, r3, #16
 8000598:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800059a:	e01f      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4a18      	ldr	r2, [pc, #96]	@ (8000600 <GPIO_PeriClockControl+0x194>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d106      	bne.n	80005b2 <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 80005a4:	4b11      	ldr	r3, [pc, #68]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80005a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a8:	4a10      	ldr	r2, [pc, #64]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80005aa:	f023 0320 	bic.w	r3, r3, #32
 80005ae:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005b0:	e014      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4a13      	ldr	r2, [pc, #76]	@ (8000604 <GPIO_PeriClockControl+0x198>)
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d106      	bne.n	80005c8 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 80005ba:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005be:	4a0b      	ldr	r2, [pc, #44]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80005c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80005c4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005c6:	e009      	b.n	80005dc <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000608 <GPIO_PeriClockControl+0x19c>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d105      	bne.n	80005dc <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 80005d0:	4b06      	ldr	r3, [pc, #24]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80005d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d4:	4a05      	ldr	r2, [pc, #20]	@ (80005ec <GPIO_PeriClockControl+0x180>)
 80005d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80005da:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	40020000 	.word	0x40020000
 80005ec:	40023800 	.word	0x40023800
 80005f0:	40020400 	.word	0x40020400
 80005f4:	40020800 	.word	0x40020800
 80005f8:	40020c00 	.word	0x40020c00
 80005fc:	40021000 	.word	0x40021000
 8000600:	40021400 	.word	0x40021400
 8000604:	40021800 	.word	0x40021800
 8000608:	40021c00 	.word	0x40021c00

0800060c <GPIO_Init>:

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	617b      	str	r3, [r7, #20]

	//Enable peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx , ENABLE);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2101      	movs	r1, #1
 800061e:	4618      	mov	r0, r3
 8000620:	f7ff ff24 	bl	800046c <GPIO_PeriClockControl>

	//configure mode

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	795b      	ldrb	r3, [r3, #5]
 8000628:	2b03      	cmp	r3, #3
 800062a:	d81f      	bhi.n	800066c <GPIO_Init+0x60>
	{
		//non interrupt
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	795b      	ldrb	r3, [r3, #5]
 8000630:	461a      	mov	r2, r3
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	791b      	ldrb	r3, [r3, #4]
 8000636:	005b      	lsls	r3, r3, #1
 8000638:	fa02 f303 	lsl.w	r3, r2, r3
 800063c:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	681a      	ldr	r2, [r3, #0]
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	791b      	ldrb	r3, [r3, #4]
 8000648:	4619      	mov	r1, r3
 800064a:	2303      	movs	r3, #3
 800064c:	408b      	lsls	r3, r1
 800064e:	43db      	mvns	r3, r3
 8000650:	4619      	mov	r1, r3
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	400a      	ands	r2, r1
 8000658:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	6819      	ldr	r1, [r3, #0]
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	697a      	ldr	r2, [r7, #20]
 8000666:	430a      	orrs	r2, r1
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	e0c9      	b.n	8000800 <GPIO_Init+0x1f4>
	}else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	795b      	ldrb	r3, [r3, #5]
 8000670:	2b04      	cmp	r3, #4
 8000672:	d117      	bne.n	80006a4 <GPIO_Init+0x98>
		{
			//1.Configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000674:	4b47      	ldr	r3, [pc, #284]	@ (8000794 <GPIO_Init+0x188>)
 8000676:	68db      	ldr	r3, [r3, #12]
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	7912      	ldrb	r2, [r2, #4]
 800067c:	4611      	mov	r1, r2
 800067e:	2201      	movs	r2, #1
 8000680:	408a      	lsls	r2, r1
 8000682:	4611      	mov	r1, r2
 8000684:	4a43      	ldr	r2, [pc, #268]	@ (8000794 <GPIO_Init+0x188>)
 8000686:	430b      	orrs	r3, r1
 8000688:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing RTSR bit for as it might be 1
 800068a:	4b42      	ldr	r3, [pc, #264]	@ (8000794 <GPIO_Init+0x188>)
 800068c:	689b      	ldr	r3, [r3, #8]
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	7912      	ldrb	r2, [r2, #4]
 8000692:	4611      	mov	r1, r2
 8000694:	2201      	movs	r2, #1
 8000696:	408a      	lsls	r2, r1
 8000698:	43d2      	mvns	r2, r2
 800069a:	4611      	mov	r1, r2
 800069c:	4a3d      	ldr	r2, [pc, #244]	@ (8000794 <GPIO_Init+0x188>)
 800069e:	400b      	ands	r3, r1
 80006a0:	6093      	str	r3, [r2, #8]
 80006a2:	e035      	b.n	8000710 <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	795b      	ldrb	r3, [r3, #5]
 80006a8:	2b05      	cmp	r3, #5
 80006aa:	d117      	bne.n	80006dc <GPIO_Init+0xd0>
		{
			//1.Configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006ac:	4b39      	ldr	r3, [pc, #228]	@ (8000794 <GPIO_Init+0x188>)
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	687a      	ldr	r2, [r7, #4]
 80006b2:	7912      	ldrb	r2, [r2, #4]
 80006b4:	4611      	mov	r1, r2
 80006b6:	2201      	movs	r2, #1
 80006b8:	408a      	lsls	r2, r1
 80006ba:	4611      	mov	r1, r2
 80006bc:	4a35      	ldr	r2, [pc, #212]	@ (8000794 <GPIO_Init+0x188>)
 80006be:	430b      	orrs	r3, r1
 80006c0:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing FTSR bit for as it might be 1
 80006c2:	4b34      	ldr	r3, [pc, #208]	@ (8000794 <GPIO_Init+0x188>)
 80006c4:	68db      	ldr	r3, [r3, #12]
 80006c6:	687a      	ldr	r2, [r7, #4]
 80006c8:	7912      	ldrb	r2, [r2, #4]
 80006ca:	4611      	mov	r1, r2
 80006cc:	2201      	movs	r2, #1
 80006ce:	408a      	lsls	r2, r1
 80006d0:	43d2      	mvns	r2, r2
 80006d2:	4611      	mov	r1, r2
 80006d4:	4a2f      	ldr	r2, [pc, #188]	@ (8000794 <GPIO_Init+0x188>)
 80006d6:	400b      	ands	r3, r1
 80006d8:	60d3      	str	r3, [r2, #12]
 80006da:	e019      	b.n	8000710 <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	795b      	ldrb	r3, [r3, #5]
 80006e0:	2b06      	cmp	r3, #6
 80006e2:	d115      	bne.n	8000710 <GPIO_Init+0x104>
		{
			//1.Configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000794 <GPIO_Init+0x188>)
 80006e6:	689b      	ldr	r3, [r3, #8]
 80006e8:	687a      	ldr	r2, [r7, #4]
 80006ea:	7912      	ldrb	r2, [r2, #4]
 80006ec:	4611      	mov	r1, r2
 80006ee:	2201      	movs	r2, #1
 80006f0:	408a      	lsls	r2, r1
 80006f2:	4611      	mov	r1, r2
 80006f4:	4a27      	ldr	r2, [pc, #156]	@ (8000794 <GPIO_Init+0x188>)
 80006f6:	430b      	orrs	r3, r1
 80006f8:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006fa:	4b26      	ldr	r3, [pc, #152]	@ (8000794 <GPIO_Init+0x188>)
 80006fc:	68db      	ldr	r3, [r3, #12]
 80006fe:	687a      	ldr	r2, [r7, #4]
 8000700:	7912      	ldrb	r2, [r2, #4]
 8000702:	4611      	mov	r1, r2
 8000704:	2201      	movs	r2, #1
 8000706:	408a      	lsls	r2, r1
 8000708:	4611      	mov	r1, r2
 800070a:	4a22      	ldr	r2, [pc, #136]	@ (8000794 <GPIO_Init+0x188>)
 800070c:	430b      	orrs	r3, r1
 800070e:	60d3      	str	r3, [r2, #12]
		}

		//2.Configure the GPIO port selection in the SYSCFG_EXTICR
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	791b      	ldrb	r3, [r3, #4]
 8000714:	089b      	lsrs	r3, r3, #2
 8000716:	74fb      	strb	r3, [r7, #19]
		temp2 =pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	791b      	ldrb	r3, [r3, #4]
 800071c:	f003 0303 	and.w	r3, r3, #3
 8000720:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a1c      	ldr	r2, [pc, #112]	@ (8000798 <GPIO_Init+0x18c>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d045      	beq.n	80007b8 <GPIO_Init+0x1ac>
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a1a      	ldr	r2, [pc, #104]	@ (800079c <GPIO_Init+0x190>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d02b      	beq.n	800078e <GPIO_Init+0x182>
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4a19      	ldr	r2, [pc, #100]	@ (80007a0 <GPIO_Init+0x194>)
 800073c:	4293      	cmp	r3, r2
 800073e:	d024      	beq.n	800078a <GPIO_Init+0x17e>
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a17      	ldr	r2, [pc, #92]	@ (80007a4 <GPIO_Init+0x198>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d01d      	beq.n	8000786 <GPIO_Init+0x17a>
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a16      	ldr	r2, [pc, #88]	@ (80007a8 <GPIO_Init+0x19c>)
 8000750:	4293      	cmp	r3, r2
 8000752:	d016      	beq.n	8000782 <GPIO_Init+0x176>
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a14      	ldr	r2, [pc, #80]	@ (80007ac <GPIO_Init+0x1a0>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d00f      	beq.n	800077e <GPIO_Init+0x172>
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a13      	ldr	r2, [pc, #76]	@ (80007b0 <GPIO_Init+0x1a4>)
 8000764:	4293      	cmp	r3, r2
 8000766:	d008      	beq.n	800077a <GPIO_Init+0x16e>
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a11      	ldr	r2, [pc, #68]	@ (80007b4 <GPIO_Init+0x1a8>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d101      	bne.n	8000776 <GPIO_Init+0x16a>
 8000772:	2307      	movs	r3, #7
 8000774:	e021      	b.n	80007ba <GPIO_Init+0x1ae>
 8000776:	2300      	movs	r3, #0
 8000778:	e01f      	b.n	80007ba <GPIO_Init+0x1ae>
 800077a:	2306      	movs	r3, #6
 800077c:	e01d      	b.n	80007ba <GPIO_Init+0x1ae>
 800077e:	2305      	movs	r3, #5
 8000780:	e01b      	b.n	80007ba <GPIO_Init+0x1ae>
 8000782:	2304      	movs	r3, #4
 8000784:	e019      	b.n	80007ba <GPIO_Init+0x1ae>
 8000786:	2303      	movs	r3, #3
 8000788:	e017      	b.n	80007ba <GPIO_Init+0x1ae>
 800078a:	2302      	movs	r3, #2
 800078c:	e015      	b.n	80007ba <GPIO_Init+0x1ae>
 800078e:	2301      	movs	r3, #1
 8000790:	e013      	b.n	80007ba <GPIO_Init+0x1ae>
 8000792:	bf00      	nop
 8000794:	40013c00 	.word	0x40013c00
 8000798:	40020000 	.word	0x40020000
 800079c:	40020400 	.word	0x40020400
 80007a0:	40020800 	.word	0x40020800
 80007a4:	40020c00 	.word	0x40020c00
 80007a8:	40021000 	.word	0x40021000
 80007ac:	40021400 	.word	0x40021400
 80007b0:	40021800 	.word	0x40021800
 80007b4:	40021c00 	.word	0x40021c00
 80007b8:	2300      	movs	r3, #0
 80007ba:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80007bc:	4b71      	ldr	r3, [pc, #452]	@ (8000984 <GPIO_Init+0x378>)
 80007be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007c0:	4a70      	ldr	r2, [pc, #448]	@ (8000984 <GPIO_Init+0x378>)
 80007c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007c6:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= portcode << ( temp2 * 4);
 80007c8:	4a6f      	ldr	r2, [pc, #444]	@ (8000988 <GPIO_Init+0x37c>)
 80007ca:	7cfb      	ldrb	r3, [r7, #19]
 80007cc:	3302      	adds	r3, #2
 80007ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007d2:	7c79      	ldrb	r1, [r7, #17]
 80007d4:	7cbb      	ldrb	r3, [r7, #18]
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	fa01 f303 	lsl.w	r3, r1, r3
 80007dc:	4618      	mov	r0, r3
 80007de:	496a      	ldr	r1, [pc, #424]	@ (8000988 <GPIO_Init+0x37c>)
 80007e0:	7cfb      	ldrb	r3, [r7, #19]
 80007e2:	4302      	orrs	r2, r0
 80007e4:	3302      	adds	r3, #2
 80007e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


		//3. Enable the EXTI    interrupt delivery using IMR
		EXTI->IMR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007ea:	4b68      	ldr	r3, [pc, #416]	@ (800098c <GPIO_Init+0x380>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	7912      	ldrb	r2, [r2, #4]
 80007f2:	4611      	mov	r1, r2
 80007f4:	2201      	movs	r2, #1
 80007f6:	408a      	lsls	r2, r1
 80007f8:	4611      	mov	r1, r2
 80007fa:	4a64      	ldr	r2, [pc, #400]	@ (800098c <GPIO_Init+0x380>)
 80007fc:	430b      	orrs	r3, r1
 80007fe:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	617b      	str	r3, [r7, #20]

	//configure speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	799b      	ldrb	r3, [r3, #6]
 8000808:	461a      	mov	r2, r3
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	791b      	ldrb	r3, [r3, #4]
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	fa02 f303 	lsl.w	r3, r2, r3
 8000814:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	689a      	ldr	r2, [r3, #8]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	791b      	ldrb	r3, [r3, #4]
 8000820:	4619      	mov	r1, r3
 8000822:	2303      	movs	r3, #3
 8000824:	408b      	lsls	r3, r1
 8000826:	43db      	mvns	r3, r3
 8000828:	4619      	mov	r1, r3
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	400a      	ands	r2, r1
 8000830:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= temp;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	6899      	ldr	r1, [r3, #8]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	697a      	ldr	r2, [r7, #20]
 800083e:	430a      	orrs	r2, r1
 8000840:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]

	//configure pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	79db      	ldrb	r3, [r3, #7]
 800084a:	461a      	mov	r2, r3
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	791b      	ldrb	r3, [r3, #4]
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	fa02 f303 	lsl.w	r3, r2, r3
 8000856:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	68da      	ldr	r2, [r3, #12]
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	791b      	ldrb	r3, [r3, #4]
 8000862:	4619      	mov	r1, r3
 8000864:	2303      	movs	r3, #3
 8000866:	408b      	lsls	r3, r1
 8000868:	43db      	mvns	r3, r3
 800086a:	4619      	mov	r1, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	400a      	ands	r2, r1
 8000872:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	68d9      	ldr	r1, [r3, #12]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	697a      	ldr	r2, [r7, #20]
 8000880:	430a      	orrs	r2, r1
 8000882:	60da      	str	r2, [r3, #12]

	temp=0;
 8000884:	2300      	movs	r3, #0
 8000886:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	795b      	ldrb	r3, [r3, #5]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d11f      	bne.n	80008d0 <GPIO_Init+0x2c4>
	{
	//configure optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	7a1b      	ldrb	r3, [r3, #8]
 8000894:	461a      	mov	r2, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	791b      	ldrb	r3, [r3, #4]
 800089a:	fa02 f303 	lsl.w	r3, r2, r3
 800089e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	685a      	ldr	r2, [r3, #4]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	791b      	ldrb	r3, [r3, #4]
 80008aa:	4619      	mov	r1, r3
 80008ac:	2301      	movs	r3, #1
 80008ae:	408b      	lsls	r3, r1
 80008b0:	43db      	mvns	r3, r3
 80008b2:	4619      	mov	r1, r3
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	400a      	ands	r2, r1
 80008ba:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	6859      	ldr	r1, [r3, #4]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	697a      	ldr	r2, [r7, #20]
 80008c8:	430a      	orrs	r2, r1
 80008ca:	605a      	str	r2, [r3, #4]

	temp = 0;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
	}
	//configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	795b      	ldrb	r3, [r3, #5]
 80008d4:	2b02      	cmp	r3, #2
 80008d6:	d151      	bne.n	800097c <GPIO_Init+0x370>
	{
		//configure optype
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	7a1b      	ldrb	r3, [r3, #8]
 80008dc:	461a      	mov	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	791b      	ldrb	r3, [r3, #4]
 80008e2:	fa02 f303 	lsl.w	r3, r2, r3
 80008e6:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	685a      	ldr	r2, [r3, #4]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	791b      	ldrb	r3, [r3, #4]
 80008f2:	4619      	mov	r1, r3
 80008f4:	2301      	movs	r3, #1
 80008f6:	408b      	lsls	r3, r1
 80008f8:	43db      	mvns	r3, r3
 80008fa:	4619      	mov	r1, r3
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	400a      	ands	r2, r1
 8000902:	605a      	str	r2, [r3, #4]
		pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	6859      	ldr	r1, [r3, #4]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	697a      	ldr	r2, [r7, #20]
 8000910:	430a      	orrs	r2, r1
 8000912:	605a      	str	r2, [r3, #4]

		temp = 0;
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]

		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	791b      	ldrb	r3, [r3, #4]
 800091c:	08db      	lsrs	r3, r3, #3
 800091e:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	791b      	ldrb	r3, [r3, #4]
 8000924:	f003 0307 	and.w	r3, r3, #7
 8000928:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 *  temp2 ) );
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	7c3a      	ldrb	r2, [r7, #16]
 8000930:	3208      	adds	r2, #8
 8000932:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000936:	7bfb      	ldrb	r3, [r7, #15]
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	220f      	movs	r2, #15
 800093c:	fa02 f303 	lsl.w	r3, r2, r3
 8000940:	43db      	mvns	r3, r3
 8000942:	4618      	mov	r0, r3
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	7c3a      	ldrb	r2, [r7, #16]
 800094a:	4001      	ands	r1, r0
 800094c:	3208      	adds	r2, #8
 800094e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode <<( 4 *  temp2 ) );
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	7c3a      	ldrb	r2, [r7, #16]
 8000958:	3208      	adds	r2, #8
 800095a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	7a5b      	ldrb	r3, [r3, #9]
 8000962:	461a      	mov	r2, r3
 8000964:	7bfb      	ldrb	r3, [r7, #15]
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	4618      	mov	r0, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	7c3a      	ldrb	r2, [r7, #16]
 8000974:	4301      	orrs	r1, r0
 8000976:	3208      	adds	r2, #8
 8000978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}




}
 800097c:	bf00      	nop
 800097e:	3718      	adds	r7, #24
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	40023800 	.word	0x40023800
 8000988:	40013800 	.word	0x40013800
 800098c:	40013c00 	.word	0x40013c00

08000990 <RCC_GetPLLOutputClock>:

uint16_t AHB_PreScalar[8]={2,4,8,16,64,128,256,512};
uint8_t APB1_PreScalar[4]={2,4,8,16};

uint32_t RCC_GetPLLOutputClock()
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
	return 0;
 8000994:	2300      	movs	r3, #0
}
 8000996:	4618      	mov	r0, r3
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr

080009a0 <RCC_GetPCLK1Value>:




uint32_t RCC_GetPCLK1Value(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;
	uint8_t clksource,temp,ahbp,apb1p;
	clksource = ((RCC->CFGR >> 2) & 0x3);
 80009a6:	4b25      	ldr	r3, [pc, #148]	@ (8000a3c <RCC_GetPCLK1Value+0x9c>)
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	089b      	lsrs	r3, r3, #2
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	f003 0303 	and.w	r3, r3, #3
 80009b2:	727b      	strb	r3, [r7, #9]
	if(clksource == 0)
 80009b4:	7a7b      	ldrb	r3, [r7, #9]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d102      	bne.n	80009c0 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 80009ba:	4b21      	ldr	r3, [pc, #132]	@ (8000a40 <RCC_GetPCLK1Value+0xa0>)
 80009bc:	60fb      	str	r3, [r7, #12]
 80009be:	e004      	b.n	80009ca <RCC_GetPCLK1Value+0x2a>
	}else if(clksource == 1)
 80009c0:	7a7b      	ldrb	r3, [r7, #9]
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d101      	bne.n	80009ca <RCC_GetPCLK1Value+0x2a>
	{
		SystemClk = 8000000;
 80009c6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a44 <RCC_GetPCLK1Value+0xa4>)
 80009c8:	60fb      	str	r3, [r7, #12]
	}if(clksource == 2)
 80009ca:	7a7b      	ldrb	r3, [r7, #9]
 80009cc:	2b02      	cmp	r3, #2
 80009ce:	d102      	bne.n	80009d6 <RCC_GetPCLK1Value+0x36>
	{
		SystemClk = RCC_GetPLLOutputClock();
 80009d0:	f7ff ffde 	bl	8000990 <RCC_GetPLLOutputClock>
 80009d4:	60f8      	str	r0, [r7, #12]
	}
	temp = ((RCC->CFGR >> 4) & 0xF);
 80009d6:	4b19      	ldr	r3, [pc, #100]	@ (8000a3c <RCC_GetPCLK1Value+0x9c>)
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	091b      	lsrs	r3, r3, #4
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	f003 030f 	and.w	r3, r3, #15
 80009e2:	723b      	strb	r3, [r7, #8]
	if(temp < 8)
 80009e4:	7a3b      	ldrb	r3, [r7, #8]
 80009e6:	2b07      	cmp	r3, #7
 80009e8:	d802      	bhi.n	80009f0 <RCC_GetPCLK1Value+0x50>
	{
		ahbp =1;
 80009ea:	2301      	movs	r3, #1
 80009ec:	72fb      	strb	r3, [r7, #11]
 80009ee:	e005      	b.n	80009fc <RCC_GetPCLK1Value+0x5c>
	}else
	{
		ahbp = AHB_PreScalar[temp-8];
 80009f0:	7a3b      	ldrb	r3, [r7, #8]
 80009f2:	3b08      	subs	r3, #8
 80009f4:	4a14      	ldr	r2, [pc, #80]	@ (8000a48 <RCC_GetPCLK1Value+0xa8>)
 80009f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009fa:	72fb      	strb	r3, [r7, #11]
	}

	temp = ((RCC->CFGR >> 10) & 0x7);
 80009fc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <RCC_GetPCLK1Value+0x9c>)
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	0a9b      	lsrs	r3, r3, #10
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	f003 0307 	and.w	r3, r3, #7
 8000a08:	723b      	strb	r3, [r7, #8]
	if(temp < 4)
 8000a0a:	7a3b      	ldrb	r3, [r7, #8]
 8000a0c:	2b03      	cmp	r3, #3
 8000a0e:	d802      	bhi.n	8000a16 <RCC_GetPCLK1Value+0x76>
	{
		apb1p =1;
 8000a10:	2301      	movs	r3, #1
 8000a12:	72bb      	strb	r3, [r7, #10]
 8000a14:	e004      	b.n	8000a20 <RCC_GetPCLK1Value+0x80>
	}else
	{
		apb1p = APB1_PreScalar[temp-4];
 8000a16:	7a3b      	ldrb	r3, [r7, #8]
 8000a18:	3b04      	subs	r3, #4
 8000a1a:	4a0c      	ldr	r2, [pc, #48]	@ (8000a4c <RCC_GetPCLK1Value+0xac>)
 8000a1c:	5cd3      	ldrb	r3, [r2, r3]
 8000a1e:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 = (SystemClk/ahbp)/apb1p;
 8000a20:	7afb      	ldrb	r3, [r7, #11]
 8000a22:	68fa      	ldr	r2, [r7, #12]
 8000a24:	fbb2 f2f3 	udiv	r2, r2, r3
 8000a28:	7abb      	ldrb	r3, [r7, #10]
 8000a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a2e:	607b      	str	r3, [r7, #4]
	return pclk1;
 8000a30:	687b      	ldr	r3, [r7, #4]
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3710      	adds	r7, #16
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	00f42400 	.word	0x00f42400
 8000a44:	007a1200 	.word	0x007a1200
 8000a48:	20000084 	.word	0x20000084
 8000a4c:	20000094 	.word	0x20000094

08000a50 <I2C_Init>:

void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
	uint32_t tempreg=0;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60fb      	str	r3, [r7, #12]

	//enable the clock
	I2C_PeriClockControl(pI2CHandle->pI2Cx,ENABLE);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2101      	movs	r1, #1
 8000a62:	4618      	mov	r0, r3
 8000a64:	f000 f8a8 	bl	8000bb8 <I2C_PeriClockControl>

	//ACK Control bit
	pI2CHandle->pI2Cx->CR1 |= pI2CHandle->I2C_Config.I2C_ACKControl << 10;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	6819      	ldr	r1, [r3, #0]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	7a5b      	ldrb	r3, [r3, #9]
 8000a72:	029a      	lsls	r2, r3, #10
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	430a      	orrs	r2, r1
 8000a7a:	601a      	str	r2, [r3, #0]

	//Configure the FREQ field of CR2
	tempreg=0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60fb      	str	r3, [r7, #12]
	tempreg |= (RCC_GetPCLK1Value()/1000000U);
 8000a80:	f7ff ff8e 	bl	80009a0 <RCC_GetPCLK1Value>
 8000a84:	4603      	mov	r3, r0
 8000a86:	4a49      	ldr	r2, [pc, #292]	@ (8000bac <I2C_Init+0x15c>)
 8000a88:	fba2 2303 	umull	r2, r3, r2, r3
 8000a8c:	0c9b      	lsrs	r3, r3, #18
 8000a8e:	68fa      	ldr	r2, [r7, #12]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR2 = (tempreg & 0x3F);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	68fa      	ldr	r2, [r7, #12]
 8000a9a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000a9e:	605a      	str	r2, [r3, #4]

	//program device own address(7 bit address mode)
	tempreg = 0;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60fb      	str	r3, [r7, #12]
	tempreg |= pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	7a1b      	ldrb	r3, [r3, #8]
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	68fa      	ldr	r2, [r7, #12]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	60fb      	str	r3, [r7, #12]
	tempreg &= ~(1 << 15); // to select 7 bit addressing mode
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000ab6:	60fb      	str	r3, [r7, #12]
	tempreg |= (1 << 14); // 14 bit should always be 1
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000abe:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->OAR1 = tempreg;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	68fa      	ldr	r2, [r7, #12]
 8000ac6:	609a      	str	r2, [r3, #8]

	//CCR Calculations
	uint16_t ccr_value = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	817b      	strh	r3, [r7, #10]
	tempreg = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	60fb      	str	r3, [r7, #12]
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	4a36      	ldr	r2, [pc, #216]	@ (8000bb0 <I2C_Init+0x160>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d80f      	bhi.n	8000afa <I2C_Init+0xaa>
	{
		//Mode is Standard Mode
		ccr_value = (RCC_GetPCLK1Value()/(2 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000ada:	f7ff ff61 	bl	80009a0 <RCC_GetPCLK1Value>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aea:	817b      	strh	r3, [r7, #10]
		tempreg |= (ccr_value & 0xFFF);
 8000aec:	897b      	ldrh	r3, [r7, #10]
 8000aee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000af2:	68fa      	ldr	r2, [r7, #12]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	e02c      	b.n	8000b54 <I2C_Init+0x104>
	}else
	{
		//Mode is Fast Mode
		//Set Bit 15(fast mode)
		tempreg |= (1 << 15);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b00:	60fb      	str	r3, [r7, #12]
		tempreg |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << 14);//Set duty cycle
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	895b      	ldrh	r3, [r3, #10]
 8000b06:	039b      	lsls	r3, r3, #14
 8000b08:	68fa      	ldr	r2, [r7, #12]
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	60fb      	str	r3, [r7, #12]
		if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	895b      	ldrh	r3, [r3, #10]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d10b      	bne.n	8000b2e <I2C_Init+0xde>
		{
			ccr_value = (RCC_GetPCLK1Value()/(3 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000b16:	f7ff ff43 	bl	80009a0 <RCC_GetPCLK1Value>
 8000b1a:	4601      	mov	r1, r0
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	685a      	ldr	r2, [r3, #4]
 8000b20:	4613      	mov	r3, r2
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	4413      	add	r3, r2
 8000b26:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b2a:	817b      	strh	r3, [r7, #10]
 8000b2c:	e00c      	b.n	8000b48 <I2C_Init+0xf8>
		}else
		{
			ccr_value = (RCC_GetPCLK1Value()/(25 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000b2e:	f7ff ff37 	bl	80009a0 <RCC_GetPCLK1Value>
 8000b32:	4601      	mov	r1, r0
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	685a      	ldr	r2, [r3, #4]
 8000b38:	4613      	mov	r3, r2
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	4413      	add	r3, r2
 8000b3e:	009a      	lsls	r2, r3, #2
 8000b40:	4413      	add	r3, r2
 8000b42:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b46:	817b      	strh	r3, [r7, #10]
		}
		tempreg |= (ccr_value & 0xFFF);
 8000b48:	897b      	ldrh	r3, [r7, #10]
 8000b4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000b4e:	68fa      	ldr	r2, [r7, #12]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	60fb      	str	r3, [r7, #12]
	}
	pI2CHandle->pI2Cx->CCR = tempreg;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	68fa      	ldr	r2, [r7, #12]
 8000b5a:	61da      	str	r2, [r3, #28]

	//Trise config
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	4a13      	ldr	r2, [pc, #76]	@ (8000bb0 <I2C_Init+0x160>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d809      	bhi.n	8000b7a <I2C_Init+0x12a>
	{
		//Mode is Standard Mode
		tempreg = (RCC_GetPCLK1Value()/1000000U) + 1;
 8000b66:	f7ff ff1b 	bl	80009a0 <RCC_GetPCLK1Value>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	4a0f      	ldr	r2, [pc, #60]	@ (8000bac <I2C_Init+0x15c>)
 8000b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b72:	0c9b      	lsrs	r3, r3, #18
 8000b74:	3301      	adds	r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	e00d      	b.n	8000b96 <I2C_Init+0x146>
	}else
	{
		//Mode is Fast mode
		tempreg = ((RCC_GetPCLK1Value()*300)/1000000000U ) + 1;
 8000b7a:	f7ff ff11 	bl	80009a0 <RCC_GetPCLK1Value>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000b84:	fb02 f303 	mul.w	r3, r2, r3
 8000b88:	0a5b      	lsrs	r3, r3, #9
 8000b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb4 <I2C_Init+0x164>)
 8000b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b90:	09db      	lsrs	r3, r3, #7
 8000b92:	3301      	adds	r3, #1
 8000b94:	60fb      	str	r3, [r7, #12]
	}
	pI2CHandle->pI2Cx->TRISE = (tempreg & 0x3F);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000ba0:	621a      	str	r2, [r3, #32]

}
 8000ba2:	bf00      	nop
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	431bde83 	.word	0x431bde83
 8000bb0:	000186a0 	.word	0x000186a0
 8000bb4:	00044b83 	.word	0x00044b83

08000bb8 <I2C_PeriClockControl>:
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx , uint8_t EnorDi)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000bc4:	78fb      	ldrb	r3, [r7, #3]
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d120      	bne.n	8000c0c <I2C_PeriClockControl+0x54>
		{
			if(pI2Cx == I2C1)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4a22      	ldr	r2, [pc, #136]	@ (8000c58 <I2C_PeriClockControl+0xa0>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d106      	bne.n	8000be0 <I2C_PeriClockControl+0x28>
			{
				I2C1_PCLK_EN();
 8000bd2:	4b22      	ldr	r3, [pc, #136]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd6:	4a21      	ldr	r2, [pc, #132]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000bd8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bdc:	6413      	str	r3, [r2, #64]	@ 0x40
			}else if(pI2Cx == I2C3)
			{
				I2C3_PCLK_DI();
			}
		}
}
 8000bde:	e035      	b.n	8000c4c <I2C_PeriClockControl+0x94>
			}else if(pI2Cx == I2C2)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4a1f      	ldr	r2, [pc, #124]	@ (8000c60 <I2C_PeriClockControl+0xa8>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d106      	bne.n	8000bf6 <I2C_PeriClockControl+0x3e>
				I2C2_PCLK_EN();
 8000be8:	4b1c      	ldr	r3, [pc, #112]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bec:	4a1b      	ldr	r2, [pc, #108]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000bee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bf2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000bf4:	e02a      	b.n	8000c4c <I2C_PeriClockControl+0x94>
			}else if(pI2Cx == I2C3)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	4a1a      	ldr	r2, [pc, #104]	@ (8000c64 <I2C_PeriClockControl+0xac>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d126      	bne.n	8000c4c <I2C_PeriClockControl+0x94>
				I2C3_PCLK_EN();
 8000bfe:	4b17      	ldr	r3, [pc, #92]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c02:	4a16      	ldr	r2, [pc, #88]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000c04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000c08:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000c0a:	e01f      	b.n	8000c4c <I2C_PeriClockControl+0x94>
			if(pI2Cx == I2C1)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a12      	ldr	r2, [pc, #72]	@ (8000c58 <I2C_PeriClockControl+0xa0>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d106      	bne.n	8000c22 <I2C_PeriClockControl+0x6a>
				I2C1_PCLK_DI();
 8000c14:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c18:	4a10      	ldr	r2, [pc, #64]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000c1a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000c1e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000c20:	e014      	b.n	8000c4c <I2C_PeriClockControl+0x94>
			}else if(pI2Cx == I2C2)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4a0e      	ldr	r2, [pc, #56]	@ (8000c60 <I2C_PeriClockControl+0xa8>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d106      	bne.n	8000c38 <I2C_PeriClockControl+0x80>
				I2C2_PCLK_DI();
 8000c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2e:	4a0b      	ldr	r2, [pc, #44]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000c30:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000c34:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000c36:	e009      	b.n	8000c4c <I2C_PeriClockControl+0x94>
			}else if(pI2Cx == I2C3)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c64 <I2C_PeriClockControl+0xac>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d105      	bne.n	8000c4c <I2C_PeriClockControl+0x94>
				I2C3_PCLK_DI();
 8000c40:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c44:	4a05      	ldr	r2, [pc, #20]	@ (8000c5c <I2C_PeriClockControl+0xa4>)
 8000c46:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000c4a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr
 8000c58:	40005400 	.word	0x40005400
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	40005800 	.word	0x40005800
 8000c64:	40005c00 	.word	0x40005c00

08000c68 <I2C_GenerateStopCondition>:
{
	pI2Cx->CR1 |= (1 << I2C_CR1_START);
}

void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= (1 << I2C_CR1_STOP);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	601a      	str	r2, [r3, #0]
}
 8000c7c:	bf00      	nop
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr

08000c88 <I2C_ExecuteAddressPhase>:
static void I2C_ExecuteAddressPhase(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	460b      	mov	r3, r1
 8000c92:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1;
 8000c94:	78fb      	ldrb	r3, [r7, #3]
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	70fb      	strb	r3, [r7, #3]
	SlaveAddr &= ~(1);//(7 bit address + 1 R/W bit)
 8000c9a:	78fb      	ldrb	r3, [r7, #3]
 8000c9c:	f023 0301 	bic.w	r3, r3, #1
 8000ca0:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 8000ca2:	78fa      	ldrb	r2, [r7, #3]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	611a      	str	r2, [r3, #16]
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr

08000cb4 <I2C_ExecuteReceiveAddressPhase>:

static void I2C_ExecuteReceiveAddressPhase(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1;
 8000cc0:	78fb      	ldrb	r3, [r7, #3]
 8000cc2:	005b      	lsls	r3, r3, #1
 8000cc4:	70fb      	strb	r3, [r7, #3]
	SlaveAddr |= 1;//(7 bit address + 1 R/W bit)
 8000cc6:	78fb      	ldrb	r3, [r7, #3]
 8000cc8:	f043 0301 	orr.w	r3, r3, #1
 8000ccc:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 8000cce:	78fa      	ldrb	r2, [r7, #3]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	611a      	str	r2, [r3, #16]
}
 8000cd4:	bf00      	nop
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr

08000ce0 <I2C_ClearADDRFlag>:
static void I2C_ClearADDRFlag(I2C_Handle_t *pI2CHandle)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	uint32_t dummyread;
	//Check for device mode
	if(pI2CHandle->pI2Cx->SR2 & (1 << I2C_SR2_MSL))
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	699b      	ldr	r3, [r3, #24]
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d021      	beq.n	8000d3a <I2C_ClearADDRFlag+0x5a>
	{
		//Device is in master mode
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	7d9b      	ldrb	r3, [r3, #22]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d114      	bne.n	8000d28 <I2C_ClearADDRFlag+0x48>
		{
			if(pI2CHandle->RxSize == 1)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	7e1b      	ldrb	r3, [r3, #24]
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	d121      	bne.n	8000d4a <I2C_ClearADDRFlag+0x6a>
			{
				//Clear the ACK bit
				pI2CHandle->pI2Cx->CR1 &= ~(1 << 10);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000d14:	601a      	str	r2, [r3, #0]

				//Clear the ADDR Flag(read SR1 and SR2)
				dummyread = pI2CHandle->pI2Cx->SR1;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	695b      	ldr	r3, [r3, #20]
 8000d1c:	60fb      	str	r3, [r7, #12]
				dummyread = pI2CHandle->pI2Cx->SR2;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	60fb      	str	r3, [r7, #12]
		//Clear the ADDR Flag(read SR1 and SR2)
		dummyread = pI2CHandle->pI2Cx->SR1;
		dummyread = pI2CHandle->pI2Cx->SR2;
		(void)dummyread;
	}
}
 8000d26:	e010      	b.n	8000d4a <I2C_ClearADDRFlag+0x6a>
			dummyread = pI2CHandle->pI2Cx->SR1;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	695b      	ldr	r3, [r3, #20]
 8000d2e:	60fb      	str	r3, [r7, #12]
			dummyread = pI2CHandle->pI2Cx->SR2;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	699b      	ldr	r3, [r3, #24]
 8000d36:	60fb      	str	r3, [r7, #12]
}
 8000d38:	e007      	b.n	8000d4a <I2C_ClearADDRFlag+0x6a>
		dummyread = pI2CHandle->pI2Cx->SR1;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	695b      	ldr	r3, [r3, #20]
 8000d40:	60fb      	str	r3, [r7, #12]
		dummyread = pI2CHandle->pI2Cx->SR2;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	60fb      	str	r3, [r7, #12]
}
 8000d4a:	bf00      	nop
 8000d4c:	3714      	adds	r7, #20
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr

08000d56 <I2C_PeripheralControl>:
	}


}
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx , uint8_t EnorDi)
{
 8000d56:	b480      	push	{r7}
 8000d58:	b083      	sub	sp, #12
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	6078      	str	r0, [r7, #4]
 8000d5e:	460b      	mov	r3, r1
 8000d60:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000d62:	78fb      	ldrb	r3, [r7, #3]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d106      	bne.n	8000d76 <I2C_PeripheralControl+0x20>
	{
		pI2Cx->CR1 |= ( 1 << 0);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f043 0201 	orr.w	r2, r3, #1
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	601a      	str	r2, [r3, #0]
	}else
	{
		pI2Cx->CR1 &= ~( 1 << 0);
	}
}
 8000d74:	e005      	b.n	8000d82 <I2C_PeripheralControl+0x2c>
		pI2Cx->CR1 &= ~( 1 << 0);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f023 0201 	bic.w	r2, r3, #1
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	601a      	str	r2, [r3, #0]
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
	...

08000d90 <I2C_IRQInterruptConfig>:

void I2C_IRQInterruptConfig(uint8_t IRQNumber , uint8_t EnorDi)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	460a      	mov	r2, r1
 8000d9a:	71fb      	strb	r3, [r7, #7]
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 8000da0:	79bb      	ldrb	r3, [r7, #6]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	d133      	bne.n	8000e0e <I2C_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <=31)
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	2b1f      	cmp	r3, #31
 8000daa:	d80a      	bhi.n	8000dc2 <I2C_IRQInterruptConfig+0x32>
		{
			//Program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 8000dac:	4b35      	ldr	r3, [pc, #212]	@ (8000e84 <I2C_IRQInterruptConfig+0xf4>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	79fa      	ldrb	r2, [r7, #7]
 8000db2:	2101      	movs	r1, #1
 8000db4:	fa01 f202 	lsl.w	r2, r1, r2
 8000db8:	4611      	mov	r1, r2
 8000dba:	4a32      	ldr	r2, [pc, #200]	@ (8000e84 <I2C_IRQInterruptConfig+0xf4>)
 8000dbc:	430b      	orrs	r3, r1
 8000dbe:	6013      	str	r3, [r2, #0]
			//Program ICER2 register
			*NVIC_ICER2 |= ( 1 << ( IRQNumber % 64 ) );
		}
	}

}
 8000dc0:	e059      	b.n	8000e76 <I2C_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64)
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	2b1f      	cmp	r3, #31
 8000dc6:	d90f      	bls.n	8000de8 <I2C_IRQInterruptConfig+0x58>
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dcc:	d80c      	bhi.n	8000de8 <I2C_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= ( 1 << ( IRQNumber % 32 ));
 8000dce:	4b2e      	ldr	r3, [pc, #184]	@ (8000e88 <I2C_IRQInterruptConfig+0xf8>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	79fa      	ldrb	r2, [r7, #7]
 8000dd4:	f002 021f 	and.w	r2, r2, #31
 8000dd8:	2101      	movs	r1, #1
 8000dda:	fa01 f202 	lsl.w	r2, r1, r2
 8000dde:	4611      	mov	r1, r2
 8000de0:	4a29      	ldr	r2, [pc, #164]	@ (8000e88 <I2C_IRQInterruptConfig+0xf8>)
 8000de2:	430b      	orrs	r3, r1
 8000de4:	6013      	str	r3, [r2, #0]
 8000de6:	e046      	b.n	8000e76 <I2C_IRQInterruptConfig+0xe6>
		}else if(IRQNumber >=64 && IRQNumber < 96)
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dec:	d943      	bls.n	8000e76 <I2C_IRQInterruptConfig+0xe6>
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	2b5f      	cmp	r3, #95	@ 0x5f
 8000df2:	d840      	bhi.n	8000e76 <I2C_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= ( 1 << ( IRQNumber % 64 ) );
 8000df4:	4b25      	ldr	r3, [pc, #148]	@ (8000e8c <I2C_IRQInterruptConfig+0xfc>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	79fa      	ldrb	r2, [r7, #7]
 8000dfa:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000dfe:	2101      	movs	r1, #1
 8000e00:	fa01 f202 	lsl.w	r2, r1, r2
 8000e04:	4611      	mov	r1, r2
 8000e06:	4a21      	ldr	r2, [pc, #132]	@ (8000e8c <I2C_IRQInterruptConfig+0xfc>)
 8000e08:	430b      	orrs	r3, r1
 8000e0a:	6013      	str	r3, [r2, #0]
}
 8000e0c:	e033      	b.n	8000e76 <I2C_IRQInterruptConfig+0xe6>
		if(IRQNumber <=31)
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	2b1f      	cmp	r3, #31
 8000e12:	d80a      	bhi.n	8000e2a <I2C_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 8000e14:	4b1e      	ldr	r3, [pc, #120]	@ (8000e90 <I2C_IRQInterruptConfig+0x100>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	79fa      	ldrb	r2, [r7, #7]
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e20:	4611      	mov	r1, r2
 8000e22:	4a1b      	ldr	r2, [pc, #108]	@ (8000e90 <I2C_IRQInterruptConfig+0x100>)
 8000e24:	430b      	orrs	r3, r1
 8000e26:	6013      	str	r3, [r2, #0]
}
 8000e28:	e025      	b.n	8000e76 <I2C_IRQInterruptConfig+0xe6>
		}else if(IRQNumber > 31 && IRQNumber < 64)
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	2b1f      	cmp	r3, #31
 8000e2e:	d90f      	bls.n	8000e50 <I2C_IRQInterruptConfig+0xc0>
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e34:	d80c      	bhi.n	8000e50 <I2C_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << ( IRQNumber % 32 ));
 8000e36:	4b17      	ldr	r3, [pc, #92]	@ (8000e94 <I2C_IRQInterruptConfig+0x104>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	79fa      	ldrb	r2, [r7, #7]
 8000e3c:	f002 021f 	and.w	r2, r2, #31
 8000e40:	2101      	movs	r1, #1
 8000e42:	fa01 f202 	lsl.w	r2, r1, r2
 8000e46:	4611      	mov	r1, r2
 8000e48:	4a12      	ldr	r2, [pc, #72]	@ (8000e94 <I2C_IRQInterruptConfig+0x104>)
 8000e4a:	430b      	orrs	r3, r1
 8000e4c:	6013      	str	r3, [r2, #0]
 8000e4e:	e012      	b.n	8000e76 <I2C_IRQInterruptConfig+0xe6>
		}else if(IRQNumber >=64 && IRQNumber < 96)
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e54:	d90f      	bls.n	8000e76 <I2C_IRQInterruptConfig+0xe6>
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	2b5f      	cmp	r3, #95	@ 0x5f
 8000e5a:	d80c      	bhi.n	8000e76 <I2C_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= ( 1 << ( IRQNumber % 64 ) );
 8000e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <I2C_IRQInterruptConfig+0x108>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	79fa      	ldrb	r2, [r7, #7]
 8000e62:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000e66:	2101      	movs	r1, #1
 8000e68:	fa01 f202 	lsl.w	r2, r1, r2
 8000e6c:	4611      	mov	r1, r2
 8000e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e98 <I2C_IRQInterruptConfig+0x108>)
 8000e70:	430b      	orrs	r3, r1
 8000e72:	6013      	str	r3, [r2, #0]
}
 8000e74:	e7ff      	b.n	8000e76 <I2C_IRQInterruptConfig+0xe6>
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	e000e100 	.word	0xe000e100
 8000e88:	e000e104 	.word	0xe000e104
 8000e8c:	e000e108 	.word	0xe000e108
 8000e90:	e000e180 	.word	0xe000e180
 8000e94:	e000e184 	.word	0xe000e184
 8000e98:	e000e188 	.word	0xe000e188

08000e9c <I2C_CloseSendData>:
	}

	return busystate;
}
void I2C_CloseSendData(I2C_Handle_t *pI2CHandle)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
	//Implement the code to disable ITBUFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITBUFEN);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	685a      	ldr	r2, [r3, #4]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000eb2:	605a      	str	r2, [r3, #4]

	//Implement the code to disable ITEVFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITEVTEN);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	685a      	ldr	r2, [r3, #4]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000ec2:	605a      	str	r2, [r3, #4]

	pI2CHandle->TxRxState = I2C_READY;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	759a      	strb	r2, [r3, #22]
	pI2CHandle->pTxBuffer = NULL;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	60da      	str	r2, [r3, #12]
	pI2CHandle->TxLen = 0;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	751a      	strb	r2, [r3, #20]
	if(pI2CHandle->I2C_Config.I2C_ACKControl == I2C_ACK_ENABLE)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	7a5b      	ldrb	r3, [r3, #9]
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d107      	bne.n	8000eee <I2C_CloseSendData+0x52>
	{
		pI2CHandle->pI2Cx->CR1 |= (1 << 10);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000eec:	601a      	str	r2, [r3, #0]
	}
}
 8000eee:	bf00      	nop
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <I2C_CloseReceiveData>:
void I2C_CloseReceiveData(I2C_Handle_t *pI2CHandle)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
	//Implement the code to disable ITBUFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITBUFEN);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	685a      	ldr	r2, [r3, #4]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000f10:	605a      	str	r2, [r3, #4]

	//Implement the code to disable ITEVFEN Control Bit
	pI2CHandle->pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITEVTEN);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	685a      	ldr	r2, [r3, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000f20:	605a      	str	r2, [r3, #4]

	pI2CHandle->TxRxState = I2C_READY;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2200      	movs	r2, #0
 8000f26:	759a      	strb	r2, [r3, #22]
	pI2CHandle->pRxBuffer = NULL;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	611a      	str	r2, [r3, #16]
	pI2CHandle->RxLen = 0;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	755a      	strb	r2, [r3, #21]
	pI2CHandle->RxSize = 0;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2200      	movs	r2, #0
 8000f38:	761a      	strb	r2, [r3, #24]
	if(pI2CHandle->I2C_Config.I2C_ACKControl == I2C_ACK_ENABLE)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	7a5b      	ldrb	r3, [r3, #9]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d107      	bne.n	8000f52 <I2C_CloseReceiveData+0x58>
	{
		pI2CHandle->pI2Cx->CR1 |= (1 << 10);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000f50:	601a      	str	r2, [r3, #0]
	}

}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <I2C_EV_IRQHandling>:
void I2C_EV_IRQHandling(I2C_Handle_t *pI2CHandle)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b086      	sub	sp, #24
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]

	//Interrupt handling for both master and slave mode of a device
	uint32_t temp1,temp2,temp3;

	temp1 = pI2CHandle->pI2Cx->CR2 & ( 1 << I2C_CR2_ITEVTEN);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f70:	617b      	str	r3, [r7, #20]
	temp2 = pI2CHandle->pI2Cx->CR2 & ( 1 << I2C_CR2_ITBUFEN);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f7c:	613b      	str	r3, [r7, #16]

	temp3 = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_SB);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	695b      	ldr	r3, [r3, #20]
 8000f84:	f003 0301 	and.w	r3, r3, #1
 8000f88:	60fb      	str	r3, [r7, #12]
	//1. Handle For interrupt generated by SB event
	//	Note : SB flag is only applicable in Master mode
	if(temp1 && temp3)
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d01b      	beq.n	8000fc8 <I2C_EV_IRQHandling+0x6a>
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d018      	beq.n	8000fc8 <I2C_EV_IRQHandling+0x6a>
	{
		//SB flag is set

		//In this block execute the address phase
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	7d9b      	ldrb	r3, [r3, #22]
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d108      	bne.n	8000fb0 <I2C_EV_IRQHandling+0x52>
		{
			I2C_ExecuteAddressPhase(pI2CHandle->pI2Cx,pI2CHandle->DevAddr);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	7ddb      	ldrb	r3, [r3, #23]
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4610      	mov	r0, r2
 8000faa:	f7ff fe6d 	bl	8000c88 <I2C_ExecuteAddressPhase>
 8000fae:	e00b      	b.n	8000fc8 <I2C_EV_IRQHandling+0x6a>
		}
		else if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	7d9b      	ldrb	r3, [r3, #22]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d107      	bne.n	8000fc8 <I2C_EV_IRQHandling+0x6a>
		{
			I2C_ExecuteReceiveAddressPhase(pI2CHandle->pI2Cx,pI2CHandle->DevAddr);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	7ddb      	ldrb	r3, [r3, #23]
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4610      	mov	r0, r2
 8000fc4:	f7ff fe76 	bl	8000cb4 <I2C_ExecuteReceiveAddressPhase>
		}
	}

	temp3 = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_ADDR);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	60fb      	str	r3, [r7, #12]
	//2. Handle For interrupt generated by ADDR event
	//Note : When master mode : Address is sent
	//		 When Slave mode   : Address matched with own address
	if(temp1 && temp3)
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d005      	beq.n	8000fe6 <I2C_EV_IRQHandling+0x88>
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d002      	beq.n	8000fe6 <I2C_EV_IRQHandling+0x88>
	{
		//ADDR flag is set
		//Clear the ADDR flag
		I2C_ClearADDRFlag(pI2CHandle);
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff fe7d 	bl	8000ce0 <I2C_ClearADDRFlag>
	}

	temp3 = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_BTF);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	695b      	ldr	r3, [r3, #20]
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	60fb      	str	r3, [r7, #12]
	//3. Handle For interrupt generated by BTF(Byte Transfer Finished) event

	if(temp1 && temp3)
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d021      	beq.n	800103c <I2C_EV_IRQHandling+0xde>
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d01e      	beq.n	800103c <I2C_EV_IRQHandling+0xde>
	{
		//BTF flag is set
		if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	7d9b      	ldrb	r3, [r3, #22]
 8001002:	2b02      	cmp	r3, #2
 8001004:	d11a      	bne.n	800103c <I2C_EV_IRQHandling+0xde>
		{
			//Make sure that TXE is also set
			if(pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_TXE))
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	695b      	ldr	r3, [r3, #20]
 800100c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001010:	2b00      	cmp	r3, #0
 8001012:	d013      	beq.n	800103c <I2C_EV_IRQHandling+0xde>
			{
				//BTF and TXE both are set
				if(pI2CHandle->TxLen == 0)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	7d1b      	ldrb	r3, [r3, #20]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d10f      	bne.n	800103c <I2C_EV_IRQHandling+0xde>
				{
					//Generate the stop condition
					if(pI2CHandle->Sr == I2C_NO_SR)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	7e5b      	ldrb	r3, [r3, #25]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d104      	bne.n	800102e <I2C_EV_IRQHandling+0xd0>
					{
					I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fe1d 	bl	8000c68 <I2C_GenerateStopCondition>
					}

					//Reset all the member elements of the handle structure
					I2C_CloseSendData(pI2CHandle);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ff34 	bl	8000e9c <I2C_CloseSendData>

					//Notify the application about transmission complete
					I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_TX_CMPLT);
 8001034:	2100      	movs	r1, #0
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff f982 	bl	8000340 <I2C_ApplicationEventCallback>
		{
			;
		}
	}

	temp3 = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_STOPF);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	f003 0310 	and.w	r3, r3, #16
 8001046:	60fb      	str	r3, [r7, #12]
	//4. Handle For interrupt generated by STOPF event
	// Note : Stop detection flag is applicable only slave mode . For master this flag will never be set
	if(temp1 && temp3)
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d00c      	beq.n	8001068 <I2C_EV_IRQHandling+0x10a>
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d009      	beq.n	8001068 <I2C_EV_IRQHandling+0x10a>
	{
		//STOPF flag is set
		//Clear the STOPF Flag(1.read the SR1 2.write to CR1)
		pI2CHandle->pI2Cx->CR1 |= 0x0000 ;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	6812      	ldr	r2, [r2, #0]
 800105e:	601a      	str	r2, [r3, #0]

		//Notify the application that stop is detected
		I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_STOP);
 8001060:	2102      	movs	r1, #2
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff f96c 	bl	8000340 <I2C_ApplicationEventCallback>
	}

	temp3 = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_TXE);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001072:	60fb      	str	r3, [r7, #12]
	//5. Handle For interrupt generated by TXE event
	if(temp1 && temp2 && temp3)
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d031      	beq.n	80010de <I2C_EV_IRQHandling+0x180>
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d02e      	beq.n	80010de <I2C_EV_IRQHandling+0x180>
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d02b      	beq.n	80010de <I2C_EV_IRQHandling+0x180>
	{
		//Check for device mode(only in master mode)
		if(pI2CHandle->pI2Cx->SR2 & (1 << I2C_SR2_MSL))
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	2b00      	cmp	r3, #0
 8001092:	d019      	beq.n	80010c8 <I2C_EV_IRQHandling+0x16a>
		{
			//TXE flag is set
			//Data transmission
			if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	7d9b      	ldrb	r3, [r3, #22]
 8001098:	2b02      	cmp	r3, #2
 800109a:	d120      	bne.n	80010de <I2C_EV_IRQHandling+0x180>
			{
				if(pI2CHandle->TxLen > 0)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	7d1b      	ldrb	r3, [r3, #20]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d01c      	beq.n	80010de <I2C_EV_IRQHandling+0x180>
				{
					//Load the data into DR
					pI2CHandle->pI2Cx->DR = *(pI2CHandle->pTxBuffer);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	781a      	ldrb	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	611a      	str	r2, [r3, #16]

					//Decrement TX length
					pI2CHandle->TxLen--;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	7d1b      	ldrb	r3, [r3, #20]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	751a      	strb	r2, [r3, #20]

					//Increment the buffer address
					pI2CHandle->pTxBuffer++;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	1c5a      	adds	r2, r3, #1
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	e00a      	b.n	80010de <I2C_EV_IRQHandling+0x180>
			}
		}else
		{
			//Slave
			//Make sure slave is in transmitter mode
			if(pI2CHandle->pI2Cx->SR2 & (1 << I2C_SR2_TRA))
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	699b      	ldr	r3, [r3, #24]
 80010ce:	f003 0304 	and.w	r3, r3, #4
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d003      	beq.n	80010de <I2C_EV_IRQHandling+0x180>
			{
				I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_DATA_REQ);
 80010d6:	2108      	movs	r1, #8
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff f931 	bl	8000340 <I2C_ApplicationEventCallback>
			}

		}
	}

	temp3 = pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_RXNE);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010e8:	60fb      	str	r3, [r7, #12]
	//6. Handle For interrupt generated by RXNE event
	if(temp1 && temp2 && temp3)
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d063      	beq.n	80011b8 <I2C_EV_IRQHandling+0x25a>
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d060      	beq.n	80011b8 <I2C_EV_IRQHandling+0x25a>
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d05d      	beq.n	80011b8 <I2C_EV_IRQHandling+0x25a>
	{
		if(pI2CHandle->pI2Cx->SR2 & (1 << I2C_SR2_MSL))
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	699b      	ldr	r3, [r3, #24]
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	2b00      	cmp	r3, #0
 8001108:	d04b      	beq.n	80011a2 <I2C_EV_IRQHandling+0x244>
		{
			//RXNE flag is set
			if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	7d9b      	ldrb	r3, [r3, #22]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d152      	bne.n	80011b8 <I2C_EV_IRQHandling+0x25a>
			{
				if(pI2CHandle->RxLen == 1)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7d5b      	ldrb	r3, [r3, #21]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d10c      	bne.n	8001134 <I2C_EV_IRQHandling+0x1d6>
				{
					//Load DR
					*(pI2CHandle->pRxBuffer) = pI2CHandle->pI2Cx->DR;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	691a      	ldr	r2, [r3, #16]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	691b      	ldr	r3, [r3, #16]
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	701a      	strb	r2, [r3, #0]

					//Decrease length
					pI2CHandle->RxLen--;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	7d5b      	ldrb	r3, [r3, #21]
 800112c:	3b01      	subs	r3, #1
 800112e:	b2da      	uxtb	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	755a      	strb	r2, [r3, #21]
				}

				if(pI2CHandle->RxLen > 1)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	7d5b      	ldrb	r3, [r3, #21]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d91d      	bls.n	8001178 <I2C_EV_IRQHandling+0x21a>
				{
					if(pI2CHandle->RxLen == 2)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	7d5b      	ldrb	r3, [r3, #21]
 8001140:	2b02      	cmp	r3, #2
 8001142:	d107      	bne.n	8001154 <I2C_EV_IRQHandling+0x1f6>
					{
						//Clear the ACK bit
						pI2CHandle->pI2Cx->CR1 &= ~(1 << 10);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001152:	601a      	str	r2, [r3, #0]
					}

					//read data from data register in to the buffer
					*(pI2CHandle->pRxBuffer) = pI2CHandle->pI2Cx->DR; ;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	691a      	ldr	r2, [r3, #16]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	691b      	ldr	r3, [r3, #16]
 800115e:	b2d2      	uxtb	r2, r2
 8001160:	701a      	strb	r2, [r3, #0]

					//Decrease length
					pI2CHandle->RxLen--;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	7d5b      	ldrb	r3, [r3, #21]
 8001166:	3b01      	subs	r3, #1
 8001168:	b2da      	uxtb	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	755a      	strb	r2, [r3, #21]

					//increment the buffer address
					pI2CHandle->pRxBuffer++;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	691b      	ldr	r3, [r3, #16]
 8001172:	1c5a      	adds	r2, r3, #1
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	611a      	str	r2, [r3, #16]

				}
				if(pI2CHandle->RxLen == 0)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	7d5b      	ldrb	r3, [r3, #21]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d11b      	bne.n	80011b8 <I2C_EV_IRQHandling+0x25a>
				{
					//Close the I2C data reception and notify the application

					//Generate the stop condition
					if(pI2CHandle->Sr == I2C_NO_SR)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	7e5b      	ldrb	r3, [r3, #25]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d104      	bne.n	8001192 <I2C_EV_IRQHandling+0x234>
					{
						I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff fd6b 	bl	8000c68 <I2C_GenerateStopCondition>
					}

					//Close I2C RX
					I2C_CloseReceiveData(pI2CHandle);
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff feb1 	bl	8000efa <I2C_CloseReceiveData>

					//Notify the application
					I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_RX_CMPLT);
 8001198:	2101      	movs	r1, #1
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff f8d0 	bl	8000340 <I2C_ApplicationEventCallback>
			{
				I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_DATA_RCV);
			}
		}
	}
}
 80011a0:	e00a      	b.n	80011b8 <I2C_EV_IRQHandling+0x25a>
			if(!(pI2CHandle->pI2Cx->SR2 & (1 << I2C_SR2_TRA)))
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	f003 0304 	and.w	r3, r3, #4
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d103      	bne.n	80011b8 <I2C_EV_IRQHandling+0x25a>
				I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_DATA_RCV);
 80011b0:	2109      	movs	r1, #9
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff f8c4 	bl	8000340 <I2C_ApplicationEventCallback>
}
 80011b8:	bf00      	nop
 80011ba:	3718      	adds	r7, #24
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <I2C_ER_IRQHandling>:


void I2C_ER_IRQHandling(I2C_Handle_t *pI2CHandle)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]

	uint32_t temp1,temp2;

    //Know the status of  ITERREN control bit in the CR2
	temp2 = (pI2CHandle->pI2Cx->CR2) & ( 1 << I2C_CR2_ITERREN);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011d2:	60fb      	str	r3, [r7, #12]


//Check for Bus error
	temp1 = (pI2CHandle->pI2Cx->SR1) & ( 1<< I2C_SR1_BERR);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011de:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2 )
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d00e      	beq.n	8001204 <I2C_ER_IRQHandling+0x44>
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d00b      	beq.n	8001204 <I2C_ER_IRQHandling+0x44>
	{
		//This is Bus error

		//Implement the code to clear the buss error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_BERR);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	695a      	ldr	r2, [r3, #20]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80011fa:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
	   I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_BERR);
 80011fc:	2103      	movs	r1, #3
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f7ff f89e 	bl	8000340 <I2C_ApplicationEventCallback>
	}

//Check for arbitration lost error
	temp1 = (pI2CHandle->pI2Cx->SR1) & ( 1 << I2C_SR1_ARLO );
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800120e:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00e      	beq.n	8001234 <I2C_ER_IRQHandling+0x74>
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d00b      	beq.n	8001234 <I2C_ER_IRQHandling+0x74>
	{
		//This is arbitration lost error

		//Implement the code to clear the arbitration lost error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_ARLO);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	695a      	ldr	r2, [r3, #20]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800122a:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_ARLO);
 800122c:	2104      	movs	r1, #4
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7ff f886 	bl	8000340 <I2C_ApplicationEventCallback>

	}

//Check for ACK failure  error

	temp1 = (pI2CHandle->pI2Cx->SR1) & ( 1 << I2C_SR1_AF);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800123e:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d00e      	beq.n	8001264 <I2C_ER_IRQHandling+0xa4>
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d00b      	beq.n	8001264 <I2C_ER_IRQHandling+0xa4>
	{
		//This is ACK failure error

	    //Implement the code to clear the ACK failure error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_AF);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	695a      	ldr	r2, [r3, #20]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800125a:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_AF);
 800125c:	2105      	movs	r1, #5
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff f86e 	bl	8000340 <I2C_ApplicationEventCallback>
	}

//Check for Overrun/underrun error
	temp1 = (pI2CHandle->pI2Cx->SR1) & ( 1 << I2C_SR1_OVR);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	695b      	ldr	r3, [r3, #20]
 800126a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800126e:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00e      	beq.n	8001294 <I2C_ER_IRQHandling+0xd4>
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d00b      	beq.n	8001294 <I2C_ER_IRQHandling+0xd4>
	{
		//This is Overrun/underrun

	    //Implement the code to clear the Overrun/underrun error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_OVR);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	695a      	ldr	r2, [r3, #20]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800128a:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_OVR);
 800128c:	2106      	movs	r1, #6
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff f856 	bl	8000340 <I2C_ApplicationEventCallback>
	}

//Check for Time out error
	temp1 = (pI2CHandle->pI2Cx->SR1) & ( 1 << I2C_SR1_TIMEOUT);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	695b      	ldr	r3, [r3, #20]
 800129a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800129e:	60bb      	str	r3, [r7, #8]
	if(temp1  && temp2)
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d00e      	beq.n	80012c4 <I2C_ER_IRQHandling+0x104>
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d00b      	beq.n	80012c4 <I2C_ER_IRQHandling+0x104>
	{
		//This is Time out error

	    //Implement the code to clear the Time out error flag
		pI2CHandle->pI2Cx->SR1 &= ~( 1 << I2C_SR1_TIMEOUT);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	695a      	ldr	r2, [r3, #20]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80012ba:	615a      	str	r2, [r3, #20]

		//Implement the code to notify the application about the error
		I2C_ApplicationEventCallback(pI2CHandle,I2C_ERROR_TIMEOUT);
 80012bc:	2107      	movs	r1, #7
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff f83e 	bl	8000340 <I2C_ApplicationEventCallback>
	}

}
 80012c4:	bf00      	nop
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <I2C_SlaveSendData>:

void I2C_SlaveSendData(I2C_RegDef_t *pI2Cx,uint8_t data)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	460b      	mov	r3, r1
 80012d6:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = data;
 80012d8:	78fa      	ldrb	r2, [r7, #3]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	611a      	str	r2, [r3, #16]
}
 80012de:	bf00      	nop
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <I2C_SlaveReceiveData>:

uint8_t I2C_SlaveReceiveData(I2C_RegDef_t *pI2Cx)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b083      	sub	sp, #12
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
	return (uint8_t)pI2Cx->DR;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	b2db      	uxtb	r3, r3
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <I2C_SlaveEnableDisableCallbackEvents>:

void I2C_SlaveEnableDisableCallbackEvents(I2C_RegDef_t *pI2Cx , uint8_t EnorDi)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	460b      	mov	r3, r1
 800130e:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8001310:	78fb      	ldrb	r3, [r7, #3]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d112      	bne.n	800133c <I2C_SlaveEnableDisableCallbackEvents+0x38>
	{
		//Implement the code to enable ITBUFEN Control Bit
		pI2Cx->CR2 |= ( 1 << I2C_CR2_ITBUFEN);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	605a      	str	r2, [r3, #4]

		//Implement the code to enable ITEVFEN Control Bit
		pI2Cx->CR2 |= ( 1 << I2C_CR2_ITEVTEN);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	605a      	str	r2, [r3, #4]

		//Implement the code to enable ITERREN Control Bit
		pI2Cx->CR2 |= ( 1 << I2C_CR2_ITERREN);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITEVTEN);

		//Implement the code to disable ITERREN Control Bit
		pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITERREN);
	}
}
 800133a:	e011      	b.n	8001360 <I2C_SlaveEnableDisableCallbackEvents+0x5c>
		pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITBUFEN);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITEVTEN);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	605a      	str	r2, [r3, #4]
		pI2Cx->CR2 &= ~( 1 << I2C_CR2_ITERREN);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	605a      	str	r2, [r3, #4]
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <__libc_init_array>:
 800136c:	b570      	push	{r4, r5, r6, lr}
 800136e:	4d0d      	ldr	r5, [pc, #52]	@ (80013a4 <__libc_init_array+0x38>)
 8001370:	4c0d      	ldr	r4, [pc, #52]	@ (80013a8 <__libc_init_array+0x3c>)
 8001372:	1b64      	subs	r4, r4, r5
 8001374:	10a4      	asrs	r4, r4, #2
 8001376:	2600      	movs	r6, #0
 8001378:	42a6      	cmp	r6, r4
 800137a:	d109      	bne.n	8001390 <__libc_init_array+0x24>
 800137c:	4d0b      	ldr	r5, [pc, #44]	@ (80013ac <__libc_init_array+0x40>)
 800137e:	4c0c      	ldr	r4, [pc, #48]	@ (80013b0 <__libc_init_array+0x44>)
 8001380:	f000 f818 	bl	80013b4 <_init>
 8001384:	1b64      	subs	r4, r4, r5
 8001386:	10a4      	asrs	r4, r4, #2
 8001388:	2600      	movs	r6, #0
 800138a:	42a6      	cmp	r6, r4
 800138c:	d105      	bne.n	800139a <__libc_init_array+0x2e>
 800138e:	bd70      	pop	{r4, r5, r6, pc}
 8001390:	f855 3b04 	ldr.w	r3, [r5], #4
 8001394:	4798      	blx	r3
 8001396:	3601      	adds	r6, #1
 8001398:	e7ee      	b.n	8001378 <__libc_init_array+0xc>
 800139a:	f855 3b04 	ldr.w	r3, [r5], #4
 800139e:	4798      	blx	r3
 80013a0:	3601      	adds	r6, #1
 80013a2:	e7f2      	b.n	800138a <__libc_init_array+0x1e>
 80013a4:	080013d4 	.word	0x080013d4
 80013a8:	080013d4 	.word	0x080013d4
 80013ac:	080013d4 	.word	0x080013d4
 80013b0:	080013d8 	.word	0x080013d8

080013b4 <_init>:
 80013b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013b6:	bf00      	nop
 80013b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013ba:	bc08      	pop	{r3}
 80013bc:	469e      	mov	lr, r3
 80013be:	4770      	bx	lr

080013c0 <_fini>:
 80013c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013c2:	bf00      	nop
 80013c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013c6:	bc08      	pop	{r3}
 80013c8:	469e      	mov	lr, r3
 80013ca:	4770      	bx	lr
