
BL_TEST_F401CCU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f40  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f8  080040e0  080040e0  000050e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047d8  080047d8  00006088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080047d8  080047d8  000057d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080047e0  080047e0  00006088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047e0  080047e0  000057e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080047e4  080047e4  000057e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  080047e8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  20000088  08004870  00006088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08004870  00006358  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009412  00000000  00000000  000060b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bc8  00000000  00000000  0000f4ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000918  00000000  00000000  00011098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006f7  00000000  00000000  000119b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015e0e  00000000  00000000  000120a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aac9  00000000  00000000  00027eb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008604b  00000000  00000000  0003297e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b89c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002938  00000000  00000000  000b8a0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000bb344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080040c8 	.word	0x080040c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	080040c8 	.word	0x080040c8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c0:	f001 f91e 	bl	8001800 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c4:	f000 f81c 	bl	8000600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c8:	f000 f8e2 	bl	8000790 <MX_GPIO_Init>
  MX_CRC_Init();
 80005cc:	f000 f878 	bl	80006c0 <MX_CRC_Init>
  MX_USART1_UART_Init();
 80005d0:	f000 f88a 	bl	80006e8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80005d4:	f000 f8b2 	bl	800073c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  active_bank_number = fetch_active_bank_number();
 80005d8:	f000 ff92 	bl	8001500 <fetch_active_bank_number>
 80005dc:	4603      	mov	r3, r0
 80005de:	461a      	mov	r2, r3
 80005e0:	4b05      	ldr	r3, [pc, #20]	@ (80005f8 <main+0x3c>)
 80005e2:	701a      	strb	r2, [r3, #0]
  printmsg("BL_DEBUG_MSG: Active Bank: %d \n\r", active_bank_number);
 80005e4:	4b04      	ldr	r3, [pc, #16]	@ (80005f8 <main+0x3c>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	4619      	mov	r1, r3
 80005ea:	4804      	ldr	r0, [pc, #16]	@ (80005fc <main+0x40>)
 80005ec:	f000 f930 	bl	8000850 <printmsg>

  boot_manager();
 80005f0:	f000 f9b8 	bl	8000964 <boot_manager>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005f4:	bf00      	nop
 80005f6:	e7fd      	b.n	80005f4 <main+0x38>
 80005f8:	20000204 	.word	0x20000204
 80005fc:	080040e0 	.word	0x080040e0

08000600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b094      	sub	sp, #80	@ 0x50
 8000604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000606:	f107 0320 	add.w	r3, r7, #32
 800060a:	2230      	movs	r2, #48	@ 0x30
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f003 f8dc 	bl	80037cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000624:	2300      	movs	r3, #0
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	4b23      	ldr	r3, [pc, #140]	@ (80006b8 <SystemClock_Config+0xb8>)
 800062a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800062c:	4a22      	ldr	r2, [pc, #136]	@ (80006b8 <SystemClock_Config+0xb8>)
 800062e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000632:	6413      	str	r3, [r2, #64]	@ 0x40
 8000634:	4b20      	ldr	r3, [pc, #128]	@ (80006b8 <SystemClock_Config+0xb8>)
 8000636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000638:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800063c:	60bb      	str	r3, [r7, #8]
 800063e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000640:	2300      	movs	r3, #0
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	4b1d      	ldr	r3, [pc, #116]	@ (80006bc <SystemClock_Config+0xbc>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800064c:	4a1b      	ldr	r2, [pc, #108]	@ (80006bc <SystemClock_Config+0xbc>)
 800064e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000652:	6013      	str	r3, [r2, #0]
 8000654:	4b19      	ldr	r3, [pc, #100]	@ (80006bc <SystemClock_Config+0xbc>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000660:	2302      	movs	r3, #2
 8000662:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000664:	2301      	movs	r3, #1
 8000666:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000668:	2310      	movs	r3, #16
 800066a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800066c:	2300      	movs	r3, #0
 800066e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000670:	f107 0320 	add.w	r3, r7, #32
 8000674:	4618      	mov	r0, r3
 8000676:	f001 ff8f 	bl	8002598 <HAL_RCC_OscConfig>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000680:	f000 ff50 	bl	8001524 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000684:	230f      	movs	r3, #15
 8000686:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000688:	2300      	movs	r3, #0
 800068a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000698:	f107 030c 	add.w	r3, r7, #12
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f002 f9f2 	bl	8002a88 <HAL_RCC_ClockConfig>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006aa:	f000 ff3b 	bl	8001524 <Error_Handler>
  }
}
 80006ae:	bf00      	nop
 80006b0:	3750      	adds	r7, #80	@ 0x50
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40023800 	.word	0x40023800
 80006bc:	40007000 	.word	0x40007000

080006c0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006c4:	4b06      	ldr	r3, [pc, #24]	@ (80006e0 <MX_CRC_Init+0x20>)
 80006c6:	4a07      	ldr	r2, [pc, #28]	@ (80006e4 <MX_CRC_Init+0x24>)
 80006c8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006ca:	4805      	ldr	r0, [pc, #20]	@ (80006e0 <MX_CRC_Init+0x20>)
 80006cc:	f001 fa13 	bl	8001af6 <HAL_CRC_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80006d6:	f000 ff25 	bl	8001524 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	200000a4 	.word	0x200000a4
 80006e4:	40023000 	.word	0x40023000

080006e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006ec:	4b11      	ldr	r3, [pc, #68]	@ (8000734 <MX_USART1_UART_Init+0x4c>)
 80006ee:	4a12      	ldr	r2, [pc, #72]	@ (8000738 <MX_USART1_UART_Init+0x50>)
 80006f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006f2:	4b10      	ldr	r3, [pc, #64]	@ (8000734 <MX_USART1_UART_Init+0x4c>)
 80006f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000734 <MX_USART1_UART_Init+0x4c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000700:	4b0c      	ldr	r3, [pc, #48]	@ (8000734 <MX_USART1_UART_Init+0x4c>)
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000706:	4b0b      	ldr	r3, [pc, #44]	@ (8000734 <MX_USART1_UART_Init+0x4c>)
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800070c:	4b09      	ldr	r3, [pc, #36]	@ (8000734 <MX_USART1_UART_Init+0x4c>)
 800070e:	220c      	movs	r2, #12
 8000710:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000712:	4b08      	ldr	r3, [pc, #32]	@ (8000734 <MX_USART1_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000718:	4b06      	ldr	r3, [pc, #24]	@ (8000734 <MX_USART1_UART_Init+0x4c>)
 800071a:	2200      	movs	r2, #0
 800071c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800071e:	4805      	ldr	r0, [pc, #20]	@ (8000734 <MX_USART1_UART_Init+0x4c>)
 8000720:	f002 fb92 	bl	8002e48 <HAL_UART_Init>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800072a:	f000 fefb 	bl	8001524 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	200000ac 	.word	0x200000ac
 8000738:	40011000 	.word	0x40011000

0800073c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000740:	4b11      	ldr	r3, [pc, #68]	@ (8000788 <MX_USART2_UART_Init+0x4c>)
 8000742:	4a12      	ldr	r2, [pc, #72]	@ (800078c <MX_USART2_UART_Init+0x50>)
 8000744:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000746:	4b10      	ldr	r3, [pc, #64]	@ (8000788 <MX_USART2_UART_Init+0x4c>)
 8000748:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800074c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800074e:	4b0e      	ldr	r3, [pc, #56]	@ (8000788 <MX_USART2_UART_Init+0x4c>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000754:	4b0c      	ldr	r3, [pc, #48]	@ (8000788 <MX_USART2_UART_Init+0x4c>)
 8000756:	2200      	movs	r2, #0
 8000758:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800075a:	4b0b      	ldr	r3, [pc, #44]	@ (8000788 <MX_USART2_UART_Init+0x4c>)
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000760:	4b09      	ldr	r3, [pc, #36]	@ (8000788 <MX_USART2_UART_Init+0x4c>)
 8000762:	220c      	movs	r2, #12
 8000764:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000766:	4b08      	ldr	r3, [pc, #32]	@ (8000788 <MX_USART2_UART_Init+0x4c>)
 8000768:	2200      	movs	r2, #0
 800076a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800076c:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <MX_USART2_UART_Init+0x4c>)
 800076e:	2200      	movs	r2, #0
 8000770:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000772:	4805      	ldr	r0, [pc, #20]	@ (8000788 <MX_USART2_UART_Init+0x4c>)
 8000774:	f002 fb68 	bl	8002e48 <HAL_UART_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800077e:	f000 fed1 	bl	8001524 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	200000f4 	.word	0x200000f4
 800078c:	40004400 	.word	0x40004400

08000790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000796:	f107 030c 	add.w	r3, r7, #12
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	60da      	str	r2, [r3, #12]
 80007a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	60bb      	str	r3, [r7, #8]
 80007aa:	4b26      	ldr	r3, [pc, #152]	@ (8000844 <MX_GPIO_Init+0xb4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	4a25      	ldr	r2, [pc, #148]	@ (8000844 <MX_GPIO_Init+0xb4>)
 80007b0:	f043 0304 	orr.w	r3, r3, #4
 80007b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b6:	4b23      	ldr	r3, [pc, #140]	@ (8000844 <MX_GPIO_Init+0xb4>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	f003 0304 	and.w	r3, r3, #4
 80007be:	60bb      	str	r3, [r7, #8]
 80007c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	607b      	str	r3, [r7, #4]
 80007c6:	4b1f      	ldr	r3, [pc, #124]	@ (8000844 <MX_GPIO_Init+0xb4>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	4a1e      	ldr	r2, [pc, #120]	@ (8000844 <MX_GPIO_Init+0xb4>)
 80007cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000844 <MX_GPIO_Init+0xb4>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	4b18      	ldr	r3, [pc, #96]	@ (8000844 <MX_GPIO_Init+0xb4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	4a17      	ldr	r2, [pc, #92]	@ (8000844 <MX_GPIO_Init+0xb4>)
 80007e8:	f043 0301 	orr.w	r3, r3, #1
 80007ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ee:	4b15      	ldr	r3, [pc, #84]	@ (8000844 <MX_GPIO_Init+0xb4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	f003 0301 	and.w	r3, r3, #1
 80007f6:	603b      	str	r3, [r7, #0]
 80007f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000800:	4811      	ldr	r0, [pc, #68]	@ (8000848 <MX_GPIO_Init+0xb8>)
 8000802:	f001 feaf 	bl	8002564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000806:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800080a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080c:	2301      	movs	r3, #1
 800080e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000814:	2300      	movs	r3, #0
 8000816:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000818:	f107 030c 	add.w	r3, r7, #12
 800081c:	4619      	mov	r1, r3
 800081e:	480a      	ldr	r0, [pc, #40]	@ (8000848 <MX_GPIO_Init+0xb8>)
 8000820:	f001 fd04 	bl	800222c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000824:	2301      	movs	r3, #1
 8000826:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000828:	2300      	movs	r3, #0
 800082a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000830:	f107 030c 	add.w	r3, r7, #12
 8000834:	4619      	mov	r1, r3
 8000836:	4805      	ldr	r0, [pc, #20]	@ (800084c <MX_GPIO_Init+0xbc>)
 8000838:	f001 fcf8 	bl	800222c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800083c:	bf00      	nop
 800083e:	3720      	adds	r7, #32
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40023800 	.word	0x40023800
 8000848:	40020800 	.word	0x40020800
 800084c:	40020000 	.word	0x40020000

08000850 <printmsg>:

/* USER CODE BEGIN 4 */
void printmsg(char *format, ...){/* The ... (ellipsis) means that more arguments can follow */
 8000850:	b40f      	push	{r0, r1, r2, r3}
 8000852:	b580      	push	{r7, lr}
 8000854:	b096      	sub	sp, #88	@ 0x58
 8000856:	af00      	add	r7, sp, #0
#ifdef BL_DEBUG_MSG_EN

	char str[80];
	/*Extract the argument list using C VA APIs*/
	va_list args;
	va_start(args, format);
 8000858:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800085c:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 800085e:	f107 0308 	add.w	r3, r7, #8
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000866:	4618      	mov	r0, r3
 8000868:	f002 ffa6 	bl	80037b8 <vsiprintf>
	HAL_UART_Transmit(D_UART, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 800086c:	f107 0308 	add.w	r3, r7, #8
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff fcb5 	bl	80001e0 <strlen>
 8000876:	4603      	mov	r3, r0
 8000878:	b29a      	uxth	r2, r3
 800087a:	f107 0108 	add.w	r1, r7, #8
 800087e:	f04f 33ff 	mov.w	r3, #4294967295
 8000882:	4805      	ldr	r0, [pc, #20]	@ (8000898 <printmsg+0x48>)
 8000884:	f002 fb30 	bl	8002ee8 <HAL_UART_Transmit>
	va_end(args);
#endif
}
 8000888:	bf00      	nop
 800088a:	3758      	adds	r7, #88	@ 0x58
 800088c:	46bd      	mov	sp, r7
 800088e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000892:	b004      	add	sp, #16
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	200000ac 	.word	0x200000ac

0800089c <update_button_active>:

static uint8_t update_button_active(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 80008a0:	2101      	movs	r1, #1
 80008a2:	4805      	ldr	r0, [pc, #20]	@ (80008b8 <update_button_active+0x1c>)
 80008a4:	f001 fe46 	bl	8002534 <HAL_GPIO_ReadPin>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	bf0c      	ite	eq
 80008ae:	2301      	moveq	r3, #1
 80008b0:	2300      	movne	r3, #0
 80008b2:	b2db      	uxtb	r3, r3
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40020000 	.word	0x40020000

080008bc <user_requested_update>:

static uint8_t user_requested_update(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
    uint8_t response;

    printmsg("BL_DEBUG_MSG: Would you like to update the firmware? (Y/N): \n\r");
 80008c2:	4810      	ldr	r0, [pc, #64]	@ (8000904 <user_requested_update+0x48>)
 80008c4:	f7ff ffc4 	bl	8000850 <printmsg>

    if (HAL_UART_Receive(D_UART, &response, 1, HAL_MAX_DELAY) != HAL_OK)
 80008c8:	1df9      	adds	r1, r7, #7
 80008ca:	f04f 33ff 	mov.w	r3, #4294967295
 80008ce:	2201      	movs	r2, #1
 80008d0:	480d      	ldr	r0, [pc, #52]	@ (8000908 <user_requested_update+0x4c>)
 80008d2:	f002 fb94 	bl	8002ffe <HAL_UART_Receive>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d004      	beq.n	80008e6 <user_requested_update+0x2a>
    {
        printmsg("BL_DEBUG_MSG: No Response Received\n\r");
 80008dc:	480b      	ldr	r0, [pc, #44]	@ (800090c <user_requested_update+0x50>)
 80008de:	f7ff ffb7 	bl	8000850 <printmsg>
        return 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e009      	b.n	80008fa <user_requested_update+0x3e>
    }

    return (response == 'Y' || response == 'y');
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	2b59      	cmp	r3, #89	@ 0x59
 80008ea:	d002      	beq.n	80008f2 <user_requested_update+0x36>
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	2b79      	cmp	r3, #121	@ 0x79
 80008f0:	d101      	bne.n	80008f6 <user_requested_update+0x3a>
 80008f2:	2301      	movs	r3, #1
 80008f4:	e000      	b.n	80008f8 <user_requested_update+0x3c>
 80008f6:	2300      	movs	r3, #0
 80008f8:	b2db      	uxtb	r3, r3
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	08004104 	.word	0x08004104
 8000908:	200000ac 	.word	0x200000ac
 800090c:	08004144 	.word	0x08004144

08000910 <launch_application>:

static void launch_application(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
	active_bank_number = fetch_active_bank_number();
 8000914:	f000 fdf4 	bl	8001500 <fetch_active_bank_number>
 8000918:	4603      	mov	r3, r0
 800091a:	461a      	mov	r2, r3
 800091c:	4b05      	ldr	r3, [pc, #20]	@ (8000934 <launch_application+0x24>)
 800091e:	701a      	strb	r2, [r3, #0]
	printmsg("BL_DEBUG_MSG: Active Bank: %d \n\r", active_bank_number);
 8000920:	4b04      	ldr	r3, [pc, #16]	@ (8000934 <launch_application+0x24>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	4619      	mov	r1, r3
 8000926:	4804      	ldr	r0, [pc, #16]	@ (8000938 <launch_application+0x28>)
 8000928:	f7ff ff92 	bl	8000850 <printmsg>

    bootloader_jump_to_active_bank();
 800092c:	f000 f840 	bl	80009b0 <bootloader_jump_to_active_bank>
}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}
 8000934:	20000204 	.word	0x20000204
 8000938:	080040e0 	.word	0x080040e0

0800093c <start_update_flow>:

static void start_update_flow(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	printmsg("BL_DEBUG_MSG: Starting firmware Upgrade \n\r");
 8000940:	4806      	ldr	r0, [pc, #24]	@ (800095c <start_update_flow+0x20>)
 8000942:	f7ff ff85 	bl	8000850 <printmsg>

    handle_firmware_update();
 8000946:	f000 fc95 	bl	8001274 <handle_firmware_update>

//    printmsg("Update complete\r\n");

    HAL_Delay(5000);
 800094a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800094e:	f000 ffc9 	bl	80018e4 <HAL_Delay>

    printmsg("BL_DEBUG_MSG: Jumping To User Application \n\r");
 8000952:	4803      	ldr	r0, [pc, #12]	@ (8000960 <start_update_flow+0x24>)
 8000954:	f7ff ff7c 	bl	8000850 <printmsg>


}
 8000958:	bf00      	nop
 800095a:	bd80      	pop	{r7, pc}
 800095c:	0800416c 	.word	0x0800416c
 8000960:	08004198 	.word	0x08004198

08000964 <boot_manager>:


static void boot_manager(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
    if (!update_button_active())
 8000968:	f7ff ff98 	bl	800089c <update_button_active>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d105      	bne.n	800097e <boot_manager+0x1a>
    {
    	printmsg("BL_DEBUG_MSG: Normal Boot Selected\n\r");
 8000972:	480c      	ldr	r0, [pc, #48]	@ (80009a4 <boot_manager+0x40>)
 8000974:	f7ff ff6c 	bl	8000850 <printmsg>
        launch_application();
 8000978:	f7ff ffca 	bl	8000910 <launch_application>
        return;
 800097c:	e011      	b.n	80009a2 <boot_manager+0x3e>
    }

    else{

    	printmsg("BL_DEBUG_MSG: Bootloader Mode Entered\n\r");
 800097e:	480a      	ldr	r0, [pc, #40]	@ (80009a8 <boot_manager+0x44>)
 8000980:	f7ff ff66 	bl	8000850 <printmsg>

    if (user_requested_update())
 8000984:	f7ff ff9a 	bl	80008bc <user_requested_update>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d004      	beq.n	8000998 <boot_manager+0x34>
    {
        start_update_flow();
 800098e:	f7ff ffd5 	bl	800093c <start_update_flow>
        launch_application();     // Centralized jump
 8000992:	f7ff ffbd 	bl	8000910 <launch_application>
 8000996:	e004      	b.n	80009a2 <boot_manager+0x3e>
    }
    else
    {
    	printmsg("BL_DEBUG_MSG: Entering Command Interface\n\r");
 8000998:	4804      	ldr	r0, [pc, #16]	@ (80009ac <boot_manager+0x48>)
 800099a:	f7ff ff59 	bl	8000850 <printmsg>
        bootloader_command_handler();
 800099e:	f000 f873 	bl	8000a88 <bootloader_command_handler>
    }

    }
}
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	080041c8 	.word	0x080041c8
 80009a8:	080041f0 	.word	0x080041f0
 80009ac:	08004218 	.word	0x08004218

080009b0 <bootloader_jump_to_active_bank>:

void bootloader_jump_to_active_bank()
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b086      	sub	sp, #24
 80009b4:	af00      	add	r7, sp, #0
	 * 2. Redirects interrupts by re-mapping VTOR.
	 * 3. Fetches the applicationâ€™s Reset_Handler address.
	 * 4. Calls it, effectively jumping to the user application.
	 */

	printmsg("BL_DEBUG_MSG: bootloader_jump_to_user_app\n\r");
 80009b6:	4829      	ldr	r0, [pc, #164]	@ (8000a5c <bootloader_jump_to_active_bank+0xac>)
 80009b8:	f7ff ff4a 	bl	8000850 <printmsg>
	/*1. Configure the Main Stack Pointer (MSP) by reading the value form the flash base address of desired sector*/
	/* Check which firmware bank is active and run active firmware bank*/

	uint32_t resethandler_address;

	if(active_bank_number == FLASH_ACTIVE_BANK1)
 80009bc:	4b28      	ldr	r3, [pc, #160]	@ (8000a60 <bootloader_jump_to_active_bank+0xb0>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d11d      	bne.n	8000a00 <bootloader_jump_to_active_bank+0x50>
	{

		printmsg("BL_DEBUG_MSG: Firmware Bank 1 Active. \n\r");
 80009c4:	4827      	ldr	r0, [pc, #156]	@ (8000a64 <bootloader_jump_to_active_bank+0xb4>)
 80009c6:	f7ff ff43 	bl	8000850 <printmsg>

		uint32_t msp_value = *(volatile uint32_t*)FLASH_FIRMWARE1;
 80009ca:	4b27      	ldr	r3, [pc, #156]	@ (8000a68 <bootloader_jump_to_active_bank+0xb8>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d0:	b672      	cpsid	i
}
 80009d2:	bf00      	nop

		/* Set MSP function from CMSIS*/
		 __disable_irq();

		    /* Stop SysTick */
		    SysTick->CTRL = 0;
 80009d4:	4b25      	ldr	r3, [pc, #148]	@ (8000a6c <bootloader_jump_to_active_bank+0xbc>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	601a      	str	r2, [r3, #0]
		    SysTick->LOAD = 0;
 80009da:	4b24      	ldr	r3, [pc, #144]	@ (8000a6c <bootloader_jump_to_active_bank+0xbc>)
 80009dc:	2200      	movs	r2, #0
 80009de:	605a      	str	r2, [r3, #4]
		    SysTick->VAL  = 0;
 80009e0:	4b22      	ldr	r3, [pc, #136]	@ (8000a6c <bootloader_jump_to_active_bank+0xbc>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	f383 8808 	msr	MSP, r3
}
 80009f0:	bf00      	nop
		__set_MSP(msp_value);

		/* Re-map vector table to user application base address */
		SCB->VTOR = FLASH_FIRMWARE1; /* System Control Block - Vector Table Offset Register */
 80009f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a70 <bootloader_jump_to_active_bank+0xc0>)
 80009f4:	4a1c      	ldr	r2, [pc, #112]	@ (8000a68 <bootloader_jump_to_active_bank+0xb8>)
 80009f6:	609a      	str	r2, [r3, #8]

		/* Fetch the reset handler address of the user application
		* from the location FIRMWARE_BASE_ADDRESS + 4 (32bits) */
		resethandler_address = *(volatile uint32_t*)(FLASH_FIRMWARE1 + 4);
 80009f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000a74 <bootloader_jump_to_active_bank+0xc4>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	617b      	str	r3, [r7, #20]
 80009fe:	e024      	b.n	8000a4a <bootloader_jump_to_active_bank+0x9a>

	}else if(active_bank_number == FLASH_ACTIVE_BANK2){
 8000a00:	4b17      	ldr	r3, [pc, #92]	@ (8000a60 <bootloader_jump_to_active_bank+0xb0>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b02      	cmp	r3, #2
 8000a06:	d11d      	bne.n	8000a44 <bootloader_jump_to_active_bank+0x94>


		printmsg("BL_DEBUG_MSG: Firmware Bank 2 Active. \n\r");
 8000a08:	481b      	ldr	r0, [pc, #108]	@ (8000a78 <bootloader_jump_to_active_bank+0xc8>)
 8000a0a:	f7ff ff21 	bl	8000850 <printmsg>

		uint32_t msp_value = *(volatile uint32_t*)FLASH_FIRMWARE2;
 8000a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a7c <bootloader_jump_to_active_bank+0xcc>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8000a14:	b672      	cpsid	i
}
 8000a16:	bf00      	nop

		__disable_irq();

		/* Stop SysTick */
		SysTick->CTRL = 0;
 8000a18:	4b14      	ldr	r3, [pc, #80]	@ (8000a6c <bootloader_jump_to_active_bank+0xbc>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
		SysTick->LOAD = 0;
 8000a1e:	4b13      	ldr	r3, [pc, #76]	@ (8000a6c <bootloader_jump_to_active_bank+0xbc>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	605a      	str	r2, [r3, #4]
		SysTick->VAL  = 0;
 8000a24:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <bootloader_jump_to_active_bank+0xbc>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	f383 8808 	msr	MSP, r3
}
 8000a34:	bf00      	nop

		__set_MSP(msp_value);

		SCB->VTOR = FLASH_FIRMWARE2;
 8000a36:	4b0e      	ldr	r3, [pc, #56]	@ (8000a70 <bootloader_jump_to_active_bank+0xc0>)
 8000a38:	4a10      	ldr	r2, [pc, #64]	@ (8000a7c <bootloader_jump_to_active_bank+0xcc>)
 8000a3a:	609a      	str	r2, [r3, #8]

		resethandler_address = *(volatile uint32_t*)(FLASH_FIRMWARE2 + 4);
 8000a3c:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <bootloader_jump_to_active_bank+0xd0>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	617b      	str	r3, [r7, #20]
 8000a42:	e002      	b.n	8000a4a <bootloader_jump_to_active_bank+0x9a>
	}
	else{
		/*If values fetched from FLASH Meta data page is not 0 or 1*/
		printmsg("BL_DEBUG_MSG: Firmware Bank Error! \n\r");
 8000a44:	480f      	ldr	r0, [pc, #60]	@ (8000a84 <bootloader_jump_to_active_bank+0xd4>)
 8000a46:	f7ff ff03 	bl	8000850 <printmsg>
	}

	void (*app_reset_handler)(void); /*A function pointer to hold the address of reset handler*/
	app_reset_handler = (void*) resethandler_address;
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	60bb      	str	r3, [r7, #8]

	/*3. Jumping to the reset handler of user application - Now this address will be loaded into the Program Counter*/
	app_reset_handler();
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	4798      	blx	r3

}
 8000a52:	bf00      	nop
 8000a54:	3718      	adds	r7, #24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	08004244 	.word	0x08004244
 8000a60:	20000204 	.word	0x20000204
 8000a64:	08004270 	.word	0x08004270
 8000a68:	0800c000 	.word	0x0800c000
 8000a6c:	e000e010 	.word	0xe000e010
 8000a70:	e000ed00 	.word	0xe000ed00
 8000a74:	0800c004 	.word	0x0800c004
 8000a78:	0800429c 	.word	0x0800429c
 8000a7c:	08020000 	.word	0x08020000
 8000a80:	08020004 	.word	0x08020004
 8000a84:	080042c8 	.word	0x080042c8

08000a88 <bootloader_command_handler>:

void bootloader_command_handler()
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
	uint8_t rcv_len = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	71fb      	strb	r3, [r7, #7]

	while(1)
	{
		memset(bl_rx_buffer, 0, BL_RX_LEN);
 8000a92:	22c8      	movs	r2, #200	@ 0xc8
 8000a94:	2100      	movs	r1, #0
 8000a96:	4836      	ldr	r0, [pc, #216]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000a98:	f002 fe98 	bl	80037cc <memset>

		/*First read only one byte, which is the length. Then read the other bytes from UART */
		HAL_UART_Receive(C_UART, (uint8_t*)&bl_rx_buffer, 1, HAL_MAX_DELAY);
 8000a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	4933      	ldr	r1, [pc, #204]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000aa4:	4833      	ldr	r0, [pc, #204]	@ (8000b74 <bootloader_command_handler+0xec>)
 8000aa6:	f002 faaa 	bl	8002ffe <HAL_UART_Receive>
		rcv_len = bl_rx_buffer[0];
 8000aaa:	4b31      	ldr	r3, [pc, #196]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	71fb      	strb	r3, [r7, #7]
		/*Receive the command*/
		HAL_UART_Receive(C_UART, (uint8_t*)&bl_rx_buffer[1], rcv_len, HAL_MAX_DELAY);
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab8:	492f      	ldr	r1, [pc, #188]	@ (8000b78 <bootloader_command_handler+0xf0>)
 8000aba:	482e      	ldr	r0, [pc, #184]	@ (8000b74 <bootloader_command_handler+0xec>)
 8000abc:	f002 fa9f 	bl	8002ffe <HAL_UART_Receive>
		printmsg("BL_DEBUG_MSG: Received CMD: 0x%02X\r\n", bl_rx_buffer[1]);
 8000ac0:	4b2b      	ldr	r3, [pc, #172]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000ac2:	785b      	ldrb	r3, [r3, #1]
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	482d      	ldr	r0, [pc, #180]	@ (8000b7c <bootloader_command_handler+0xf4>)
 8000ac8:	f7ff fec2 	bl	8000850 <printmsg>

		switch(bl_rx_buffer[1]) /* To check for command codes */
 8000acc:	4b28      	ldr	r3, [pc, #160]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000ace:	785b      	ldrb	r3, [r3, #1]
 8000ad0:	3b51      	subs	r3, #81	@ 0x51
 8000ad2:	2b0f      	cmp	r3, #15
 8000ad4:	d846      	bhi.n	8000b64 <bootloader_command_handler+0xdc>
 8000ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8000adc <bootloader_command_handler+0x54>)
 8000ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000adc:	08000b1d 	.word	0x08000b1d
 8000ae0:	08000b25 	.word	0x08000b25
 8000ae4:	08000b2d 	.word	0x08000b2d
 8000ae8:	08000b35 	.word	0x08000b35
 8000aec:	08000b65 	.word	0x08000b65
 8000af0:	08000b3d 	.word	0x08000b3d
 8000af4:	08000b45 	.word	0x08000b45
 8000af8:	08000b4d 	.word	0x08000b4d
 8000afc:	08000b65 	.word	0x08000b65
 8000b00:	08000b65 	.word	0x08000b65
 8000b04:	08000b65 	.word	0x08000b65
 8000b08:	08000b55 	.word	0x08000b55
 8000b0c:	08000b65 	.word	0x08000b65
 8000b10:	08000b65 	.word	0x08000b65
 8000b14:	08000b65 	.word	0x08000b65
 8000b18:	08000b5d 	.word	0x08000b5d
		{
		case BL_GET_VER:
			bootloader_handle_getver_cmd(bl_rx_buffer);
 8000b1c:	4814      	ldr	r0, [pc, #80]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000b1e:	f000 f831 	bl	8000b84 <bootloader_handle_getver_cmd>
			break;
 8000b22:	e023      	b.n	8000b6c <bootloader_command_handler+0xe4>
		case BL_GET_HELP:
			bootloader_handle_gethelp_cmd(bl_rx_buffer);
 8000b24:	4812      	ldr	r0, [pc, #72]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000b26:	f000 f871 	bl	8000c0c <bootloader_handle_gethelp_cmd>
			break;
 8000b2a:	e01f      	b.n	8000b6c <bootloader_command_handler+0xe4>
		case BL_GET_CID:
			bootloader_handle_getcid_cmd(bl_rx_buffer);
 8000b2c:	4810      	ldr	r0, [pc, #64]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000b2e:	f000 f8a5 	bl	8000c7c <bootloader_handle_getcid_cmd>
			break;
 8000b32:	e01b      	b.n	8000b6c <bootloader_command_handler+0xe4>
		case BL_GET_RDP_STATUS:
			bootloader_handle_getrdp_cmd(bl_rx_buffer);
 8000b34:	480e      	ldr	r0, [pc, #56]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000b36:	f000 f8e7 	bl	8000d08 <bootloader_handle_getrdp_cmd>
			break;
 8000b3a:	e017      	b.n	8000b6c <bootloader_command_handler+0xe4>
		case BL_FLASH_ERASE:
			bootloader_handle_flash_erase_cmd(bl_rx_buffer);
 8000b3c:	480c      	ldr	r0, [pc, #48]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000b3e:	f000 f929 	bl	8000d94 <bootloader_handle_flash_erase_cmd>
			break;
 8000b42:	e013      	b.n	8000b6c <bootloader_command_handler+0xe4>
		case BL_MEM_WRITE:
			bootloader_handle_mem_write_cmd(bl_rx_buffer);
 8000b44:	480a      	ldr	r0, [pc, #40]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000b46:	f000 f995 	bl	8000e74 <bootloader_handle_mem_write_cmd>
			break;
 8000b4a:	e00f      	b.n	8000b6c <bootloader_command_handler+0xe4>
		case BL_EN_RW_PROTECT:
			bootloader_handle_en_rw_protect(bl_rx_buffer);
 8000b4c:	4808      	ldr	r0, [pc, #32]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000b4e:	f000 fa0f 	bl	8000f70 <bootloader_handle_en_rw_protect>
			break;
 8000b52:	e00b      	b.n	8000b6c <bootloader_command_handler+0xe4>
		case BL_DIS_R_W_PROTECT:
			bootloader_handle_dis_rw_protect(bl_rx_buffer);
 8000b54:	4806      	ldr	r0, [pc, #24]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000b56:	f000 fa15 	bl	8000f84 <bootloader_handle_dis_rw_protect>
			break;
 8000b5a:	e007      	b.n	8000b6c <bootloader_command_handler+0xe4>
		case BL_SHOW_ACTIVE_BANK:
			bootloader_show_active_bank(bl_rx_buffer);
 8000b5c:	4804      	ldr	r0, [pc, #16]	@ (8000b70 <bootloader_command_handler+0xe8>)
 8000b5e:	f000 fc2d 	bl	80013bc <bootloader_show_active_bank>
			break;
 8000b62:	e003      	b.n	8000b6c <bootloader_command_handler+0xe4>
		default:
			printmsg("BL_DEBUG_MSG:Invalid command code received from host \n\r");
 8000b64:	4806      	ldr	r0, [pc, #24]	@ (8000b80 <bootloader_command_handler+0xf8>)
 8000b66:	f7ff fe73 	bl	8000850 <printmsg>
			break;
 8000b6a:	bf00      	nop
		memset(bl_rx_buffer, 0, BL_RX_LEN);
 8000b6c:	e791      	b.n	8000a92 <bootloader_command_handler+0xa>
 8000b6e:	bf00      	nop
 8000b70:	2000013c 	.word	0x2000013c
 8000b74:	200000f4 	.word	0x200000f4
 8000b78:	2000013d 	.word	0x2000013d
 8000b7c:	080042f0 	.word	0x080042f0
 8000b80:	08004318 	.word	0x08004318

08000b84 <bootloader_handle_getver_cmd>:
}

/******************* Boot loader handler functions *******************/

void bootloader_handle_getver_cmd(uint8_t *bl_rx_buffer)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
    /* Handle "Get Version" command */
	uint8_t bl_version;

	uint32_t command_packet_len = bl_rx_buffer[0] + 1; /*Length to follow + First byte*/
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	3301      	adds	r3, #1
 8000b92:	617b      	str	r3, [r7, #20]

	/*Extract the 4 bytes of CRC32 sent by the host*/
	uint32_t host_crc = *((uint32_t*)(bl_rx_buffer + command_packet_len - 4)); /* CRC is always 32 bits (4 bytes) here */
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	3b04      	subs	r3, #4
 8000b98:	687a      	ldr	r2, [r7, #4]
 8000b9a:	4413      	add	r3, r2
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	613b      	str	r3, [r7, #16]

	/*Verify checksum*/
	printmsg("BL_DEBUG_MSG: bootloader_handle_getver_cmd\n\r");
 8000ba0:	4816      	ldr	r0, [pc, #88]	@ (8000bfc <bootloader_handle_getver_cmd+0x78>)
 8000ba2:	f7ff fe55 	bl	8000850 <printmsg>
	if(! bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc))
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	3b04      	subs	r3, #4
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4619      	mov	r1, r3
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f000 fa1c 	bl	8000fec <bootloader_verify_crc>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d117      	bne.n	8000bea <bootloader_handle_getver_cmd+0x66>
	{
		/*Checksum is correct*/
		printmsg("BL_DEBUG_MSG: Checksum success...!\n\r");
 8000bba:	4811      	ldr	r0, [pc, #68]	@ (8000c00 <bootloader_handle_getver_cmd+0x7c>)
 8000bbc:	f7ff fe48 	bl	8000850 <printmsg>
		bootloader_send_ack(1);
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	f000 f9fb 	bl	8000fbc <bootloader_send_ack>
		bl_version = get_bootloader_version();
 8000bc6:	f000 fa59 	bl	800107c <get_bootloader_version>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	73fb      	strb	r3, [r7, #15]
		printmsg("BL_DEBUG_MSG: BL_VER: %d ,%x\n\r", bl_version, bl_version);
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	480b      	ldr	r0, [pc, #44]	@ (8000c04 <bootloader_handle_getver_cmd+0x80>)
 8000bd8:	f7ff fe3a 	bl	8000850 <printmsg>
		bootloader_uart_write_data(&bl_version, 1); /* Sends data back to the HOST */
 8000bdc:	f107 030f 	add.w	r3, r7, #15
 8000be0:	2101      	movs	r1, #1
 8000be2:	4618      	mov	r0, r3
 8000be4:	f000 fa36 	bl	8001054 <bootloader_uart_write_data>
		printmsg("BL_DEBUG_MSG: Checksum failed...!\n\r");
		bootloader_send_nack();

	}

}
 8000be8:	e004      	b.n	8000bf4 <bootloader_handle_getver_cmd+0x70>
		printmsg("BL_DEBUG_MSG: Checksum failed...!\n\r");
 8000bea:	4807      	ldr	r0, [pc, #28]	@ (8000c08 <bootloader_handle_getver_cmd+0x84>)
 8000bec:	f7ff fe30 	bl	8000850 <printmsg>
		bootloader_send_nack();
 8000bf0:	f000 f9d2 	bl	8000f98 <bootloader_send_nack>
}
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	08004350 	.word	0x08004350
 8000c00:	08004380 	.word	0x08004380
 8000c04:	080043a8 	.word	0x080043a8
 8000c08:	080043c8 	.word	0x080043c8

08000c0c <bootloader_handle_gethelp_cmd>:

void bootloader_handle_gethelp_cmd(uint8_t *bl_rx_buffer)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
    /* Handle "Get Help" command */
	printmsg("BL_DEBUG_MSG:bootloader_handle_gethelp_cmd\n\r");
 8000c14:	4815      	ldr	r0, [pc, #84]	@ (8000c6c <bootloader_handle_gethelp_cmd+0x60>)
 8000c16:	f7ff fe1b 	bl	8000850 <printmsg>

	uint32_t command_packet_len = bl_rx_buffer[0] + 1;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	60fb      	str	r3, [r7, #12]

	uint32_t host_crc = *((uint32_t*)(bl_rx_buffer + command_packet_len - 4));
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	3b04      	subs	r3, #4
 8000c26:	687a      	ldr	r2, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	60bb      	str	r3, [r7, #8]

	if(! bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc))
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	3b04      	subs	r3, #4
 8000c32:	68ba      	ldr	r2, [r7, #8]
 8000c34:	4619      	mov	r1, r3
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f000 f9d8 	bl	8000fec <bootloader_verify_crc>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d10a      	bne.n	8000c58 <bootloader_handle_gethelp_cmd+0x4c>
	{
		printmsg("BL_DEBUG_MSG:checksum success !!\n\r");
 8000c42:	480b      	ldr	r0, [pc, #44]	@ (8000c70 <bootloader_handle_gethelp_cmd+0x64>)
 8000c44:	f7ff fe04 	bl	8000850 <printmsg>
		bootloader_send_ack(sizeof(supported_commands));
 8000c48:	2009      	movs	r0, #9
 8000c4a:	f000 f9b7 	bl	8000fbc <bootloader_send_ack>
		bootloader_uart_write_data(supported_commands, sizeof(supported_commands));
 8000c4e:	2109      	movs	r1, #9
 8000c50:	4808      	ldr	r0, [pc, #32]	@ (8000c74 <bootloader_handle_gethelp_cmd+0x68>)
 8000c52:	f000 f9ff 	bl	8001054 <bootloader_uart_write_data>

	}else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n\r");
		bootloader_send_nack();
	}
}
 8000c56:	e004      	b.n	8000c62 <bootloader_handle_gethelp_cmd+0x56>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n\r");
 8000c58:	4807      	ldr	r0, [pc, #28]	@ (8000c78 <bootloader_handle_gethelp_cmd+0x6c>)
 8000c5a:	f7ff fdf9 	bl	8000850 <printmsg>
		bootloader_send_nack();
 8000c5e:	f000 f99b 	bl	8000f98 <bootloader_send_nack>
}
 8000c62:	bf00      	nop
 8000c64:	3710      	adds	r7, #16
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	080043ec 	.word	0x080043ec
 8000c70:	0800441c 	.word	0x0800441c
 8000c74:	20000000 	.word	0x20000000
 8000c78:	08004440 	.word	0x08004440

08000c7c <bootloader_handle_getcid_cmd>:

void bootloader_handle_getcid_cmd(uint8_t *bl_rx_buffer)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
    /* Handle "Get Chip ID" command */
	printmsg("BL_DEBUG_MSG:bootloader_handle_getcid_cmd\n\r");
 8000c84:	481c      	ldr	r0, [pc, #112]	@ (8000cf8 <bootloader_handle_getcid_cmd+0x7c>)
 8000c86:	f7ff fde3 	bl	8000850 <printmsg>

	uint16_t bl_cid_num = 0;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	81fb      	strh	r3, [r7, #14]

	uint32_t command_packet_len = bl_rx_buffer[0] + 1;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	3301      	adds	r3, #1
 8000c94:	617b      	str	r3, [r7, #20]

	uint32_t host_crc = *((uint32_t*)(bl_rx_buffer + command_packet_len - 4));
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	3b04      	subs	r3, #4
 8000c9a:	687a      	ldr	r2, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	613b      	str	r3, [r7, #16]

	if(! bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc))
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	3b04      	subs	r3, #4
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	4619      	mov	r1, r3
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f000 f99e 	bl	8000fec <bootloader_verify_crc>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d117      	bne.n	8000ce6 <bootloader_handle_getcid_cmd+0x6a>
	{
		printmsg("BL_DEBUG_MSG:checksum success !!\n\r");
 8000cb6:	4811      	ldr	r0, [pc, #68]	@ (8000cfc <bootloader_handle_getcid_cmd+0x80>)
 8000cb8:	f7ff fdca 	bl	8000850 <printmsg>
		bootloader_send_ack(2);
 8000cbc:	2002      	movs	r0, #2
 8000cbe:	f000 f97d 	bl	8000fbc <bootloader_send_ack>
		bl_cid_num = get_mcu_chip_id();
 8000cc2:	f000 f9e3 	bl	800108c <get_mcu_chip_id>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	81fb      	strh	r3, [r7, #14]
		printmsg("BL_DEBUG_MSG:MCU id : %d %#x !!\n\r",bl_cid_num, bl_cid_num);
 8000cca:	89fb      	ldrh	r3, [r7, #14]
 8000ccc:	4619      	mov	r1, r3
 8000cce:	89fb      	ldrh	r3, [r7, #14]
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	480b      	ldr	r0, [pc, #44]	@ (8000d00 <bootloader_handle_getcid_cmd+0x84>)
 8000cd4:	f7ff fdbc 	bl	8000850 <printmsg>
		bootloader_uart_write_data((uint8_t*)&bl_cid_num, 2);
 8000cd8:	f107 030e 	add.w	r3, r7, #14
 8000cdc:	2102      	movs	r1, #2
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 f9b8 	bl	8001054 <bootloader_uart_write_data>
	}else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n\r");
		bootloader_send_nack();
	}
}
 8000ce4:	e004      	b.n	8000cf0 <bootloader_handle_getcid_cmd+0x74>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n\r");
 8000ce6:	4807      	ldr	r0, [pc, #28]	@ (8000d04 <bootloader_handle_getcid_cmd+0x88>)
 8000ce8:	f7ff fdb2 	bl	8000850 <printmsg>
		bootloader_send_nack();
 8000cec:	f000 f954 	bl	8000f98 <bootloader_send_nack>
}
 8000cf0:	bf00      	nop
 8000cf2:	3718      	adds	r7, #24
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	08004460 	.word	0x08004460
 8000cfc:	0800441c 	.word	0x0800441c
 8000d00:	0800448c 	.word	0x0800448c
 8000d04:	08004440 	.word	0x08004440

08000d08 <bootloader_handle_getrdp_cmd>:

void bootloader_handle_getrdp_cmd(uint8_t *bl_rx_buffer)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
    /* Handle "Get Read Protection Level" command */
	printmsg("BL_DEBUG_MSG:bootloader_handle_getrdp_cmd\n\r");
 8000d10:	481c      	ldr	r0, [pc, #112]	@ (8000d84 <bootloader_handle_getrdp_cmd+0x7c>)
 8000d12:	f7ff fd9d 	bl	8000850 <printmsg>

	uint8_t rdp_level = 0x00;
 8000d16:	2300      	movs	r3, #0
 8000d18:	73fb      	strb	r3, [r7, #15]

	//Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	3b04      	subs	r3, #4
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	3b04      	subs	r3, #4
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	4619      	mov	r1, r3
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	f000 f958 	bl	8000fec <bootloader_verify_crc>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d117      	bne.n	8000d72 <bootloader_handle_getrdp_cmd+0x6a>
	{
		printmsg("BL_DEBUG_MSG:checksum success !!\n\r");
 8000d42:	4811      	ldr	r0, [pc, #68]	@ (8000d88 <bootloader_handle_getrdp_cmd+0x80>)
 8000d44:	f7ff fd84 	bl	8000850 <printmsg>
		bootloader_send_ack(1);
 8000d48:	2001      	movs	r0, #1
 8000d4a:	f000 f937 	bl	8000fbc <bootloader_send_ack>
		rdp_level = get_flash_rdp_level();
 8000d4e:	f000 f9af 	bl	80010b0 <get_flash_rdp_level>
 8000d52:	4603      	mov	r3, r0
 8000d54:	73fb      	strb	r3, [r7, #15]
		printmsg("BL_DEBUG_MSG:RDP level: %d %#x\n\r",rdp_level, rdp_level);
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	480b      	ldr	r0, [pc, #44]	@ (8000d8c <bootloader_handle_getrdp_cmd+0x84>)
 8000d60:	f7ff fd76 	bl	8000850 <printmsg>
		bootloader_uart_write_data(&rdp_level, 1);
 8000d64:	f107 030f 	add.w	r3, r7, #15
 8000d68:	2101      	movs	r1, #1
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 f972 	bl	8001054 <bootloader_uart_write_data>

	}else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n\r");
		bootloader_send_nack();
	}
}
 8000d70:	e004      	b.n	8000d7c <bootloader_handle_getrdp_cmd+0x74>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n\r");
 8000d72:	4807      	ldr	r0, [pc, #28]	@ (8000d90 <bootloader_handle_getrdp_cmd+0x88>)
 8000d74:	f7ff fd6c 	bl	8000850 <printmsg>
		bootloader_send_nack();
 8000d78:	f000 f90e 	bl	8000f98 <bootloader_send_nack>
}
 8000d7c:	bf00      	nop
 8000d7e:	3718      	adds	r7, #24
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	080044b0 	.word	0x080044b0
 8000d88:	0800441c 	.word	0x0800441c
 8000d8c:	080044dc 	.word	0x080044dc
 8000d90:	08004440 	.word	0x08004440

08000d94 <bootloader_handle_flash_erase_cmd>:

void bootloader_handle_flash_erase_cmd(uint8_t *pBuffer)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b088      	sub	sp, #32
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
    uint8_t erase_status = 0x00;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	73fb      	strb	r3, [r7, #15]
    uint32_t command_packet_len;
    uint32_t host_crc;

    printmsg("BL_DEBUG_MSG: bootloader_handle_flash_erase_cmd\n\r");
 8000da0:	482d      	ldr	r0, [pc, #180]	@ (8000e58 <bootloader_handle_flash_erase_cmd+0xc4>)
 8000da2:	f7ff fd55 	bl	8000850 <printmsg>

    /* Get total command length and host CRC */
    command_packet_len = bl_rx_buffer[0] + 1;
 8000da6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e5c <bootloader_handle_flash_erase_cmd+0xc8>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	3301      	adds	r3, #1
 8000dac:	61bb      	str	r3, [r7, #24]
    host_crc = *((uint32_t *)(bl_rx_buffer + command_packet_len - 4));
 8000dae:	69bb      	ldr	r3, [r7, #24]
 8000db0:	3b04      	subs	r3, #4
 8000db2:	4a2a      	ldr	r2, [pc, #168]	@ (8000e5c <bootloader_handle_flash_erase_cmd+0xc8>)
 8000db4:	4413      	add	r3, r2
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	617b      	str	r3, [r7, #20]

    /* Verify CRC */
    if (!bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc))
 8000dba:	69bb      	ldr	r3, [r7, #24]
 8000dbc:	3b04      	subs	r3, #4
 8000dbe:	697a      	ldr	r2, [r7, #20]
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4826      	ldr	r0, [pc, #152]	@ (8000e5c <bootloader_handle_flash_erase_cmd+0xc8>)
 8000dc4:	f000 f912 	bl	8000fec <bootloader_verify_crc>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d13a      	bne.n	8000e44 <bootloader_handle_flash_erase_cmd+0xb0>
    {
        printmsg("BL_DEBUG_MSG: CRC check success.\n\r");
 8000dce:	4824      	ldr	r0, [pc, #144]	@ (8000e60 <bootloader_handle_flash_erase_cmd+0xcc>)
 8000dd0:	f7ff fd3e 	bl	8000850 <printmsg>
        bootloader_send_ack(1);
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f000 f8f1 	bl	8000fbc <bootloader_send_ack>

        uint32_t sector_number     = pBuffer[2];
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	3302      	adds	r3, #2
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	61fb      	str	r3, [r7, #28]
        uint32_t number_of_sectors = pBuffer[3];
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	3303      	adds	r3, #3
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	613b      	str	r3, [r7, #16]

        printmsg("BL_DEBUG_MSG: Sector=%ld  Number of Sectors=%ld\n\r", sector_number, number_of_sectors);
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	69f9      	ldr	r1, [r7, #28]
 8000dee:	481d      	ldr	r0, [pc, #116]	@ (8000e64 <bootloader_handle_flash_erase_cmd+0xd0>)
 8000df0:	f7ff fd2e 	bl	8000850 <printmsg>

        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000df4:	2201      	movs	r2, #1
 8000df6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dfa:	481b      	ldr	r0, [pc, #108]	@ (8000e68 <bootloader_handle_flash_erase_cmd+0xd4>)
 8000dfc:	f001 fbb2 	bl	8002564 <HAL_GPIO_WritePin>

        /* Mass erase check */
        if (sector_number == 0xFF)
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	2bff      	cmp	r3, #255	@ 0xff
 8000e04:	d102      	bne.n	8000e0c <bootloader_handle_flash_erase_cmd+0x78>
        {
            /* Convert to sentinel value used in execute_flash_erase() */
            sector_number = 0xFFFFFFFFU;
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295
 8000e0a:	61fb      	str	r3, [r7, #28]
        }

        erase_status = execute_flash_erase(sector_number, number_of_sectors);
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	b2d2      	uxtb	r2, r2
 8000e14:	4611      	mov	r1, r2
 8000e16:	4618      	mov	r0, r3
 8000e18:	f000 f97e 	bl	8001118 <execute_flash_erase>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	73fb      	strb	r3, [r7, #15]

        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e20:	2200      	movs	r2, #0
 8000e22:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e26:	4810      	ldr	r0, [pc, #64]	@ (8000e68 <bootloader_handle_flash_erase_cmd+0xd4>)
 8000e28:	f001 fb9c 	bl	8002564 <HAL_GPIO_WritePin>

        printmsg("BL_DEBUG_MSG: flash erase status: %#x\n\r", erase_status);
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
 8000e2e:	4619      	mov	r1, r3
 8000e30:	480e      	ldr	r0, [pc, #56]	@ (8000e6c <bootloader_handle_flash_erase_cmd+0xd8>)
 8000e32:	f7ff fd0d 	bl	8000850 <printmsg>

        /* Send erase result to host */
        bootloader_uart_write_data(&erase_status, 1);
 8000e36:	f107 030f 	add.w	r3, r7, #15
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 f909 	bl	8001054 <bootloader_uart_write_data>
    else
    {
        printmsg("BL_DEBUG_MSG: CRC check failed!\n\r");
        bootloader_send_nack();
    }
}
 8000e42:	e004      	b.n	8000e4e <bootloader_handle_flash_erase_cmd+0xba>
        printmsg("BL_DEBUG_MSG: CRC check failed!\n\r");
 8000e44:	480a      	ldr	r0, [pc, #40]	@ (8000e70 <bootloader_handle_flash_erase_cmd+0xdc>)
 8000e46:	f7ff fd03 	bl	8000850 <printmsg>
        bootloader_send_nack();
 8000e4a:	f000 f8a5 	bl	8000f98 <bootloader_send_nack>
}
 8000e4e:	bf00      	nop
 8000e50:	3720      	adds	r7, #32
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	08004500 	.word	0x08004500
 8000e5c:	2000013c 	.word	0x2000013c
 8000e60:	08004534 	.word	0x08004534
 8000e64:	08004558 	.word	0x08004558
 8000e68:	40020400 	.word	0x40020400
 8000e6c:	0800458c 	.word	0x0800458c
 8000e70:	080045b4 	.word	0x080045b4

08000e74 <bootloader_handle_mem_write_cmd>:



void bootloader_handle_mem_write_cmd(uint8_t *bl_rx_buffer)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b088      	sub	sp, #32
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	/* Handle "Memory Write" command */

	printmsg("BL_DEBUG_MSG:bootloader_handle_mem_write_cmd\n\r");
 8000e7c:	4834      	ldr	r0, [pc, #208]	@ (8000f50 <bootloader_handle_mem_write_cmd+0xdc>)
 8000e7e:	f7ff fce7 	bl	8000850 <printmsg>

	uint8_t write_status = 0x00;
 8000e82:	2300      	movs	r3, #0
 8000e84:	73fb      	strb	r3, [r7, #15]
	uint8_t payload_len = bl_rx_buffer[6];
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	799b      	ldrb	r3, [r3, #6]
 8000e8a:	77fb      	strb	r3, [r7, #31]

	uint32_t mem_addr = *((uint32_t*)(&bl_rx_buffer[2]));
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000e92:	61bb      	str	r3, [r7, #24]

	uint32_t command_packet_len = bl_rx_buffer[0] + 1 ;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	3301      	adds	r3, #1
 8000e9a:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer + command_packet_len - 4));
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	3b04      	subs	r3, #4
 8000ea0:	687a      	ldr	r2, [r7, #4]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	613b      	str	r3, [r7, #16]

	if(! bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len -4, host_crc))
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	3b04      	subs	r3, #4
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	4619      	mov	r1, r3
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f000 f89b 	bl	8000fec <bootloader_verify_crc>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d13f      	bne.n	8000f3c <bootloader_handle_mem_write_cmd+0xc8>
	{
		printmsg("BL_DEBUG_MSG:checksum success !!\n\r");
 8000ebc:	4825      	ldr	r0, [pc, #148]	@ (8000f54 <bootloader_handle_mem_write_cmd+0xe0>)
 8000ebe:	f7ff fcc7 	bl	8000850 <printmsg>
		bootloader_send_ack(1);
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	f000 f87a 	bl	8000fbc <bootloader_send_ack>
		printmsg("BL_DEBUG_MSG: mem write address : %#x\n\r",mem_addr);
 8000ec8:	69b9      	ldr	r1, [r7, #24]
 8000eca:	4823      	ldr	r0, [pc, #140]	@ (8000f58 <bootloader_handle_mem_write_cmd+0xe4>)
 8000ecc:	f7ff fcc0 	bl	8000850 <printmsg>

		if( verify_address(mem_addr) == ADDR_VALID ) {
 8000ed0:	69b8      	ldr	r0, [r7, #24]
 8000ed2:	f000 f8fd 	bl	80010d0 <verify_address>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d123      	bne.n	8000f24 <bootloader_handle_mem_write_cmd+0xb0>


			printmsg("BL_DEBUG_MSG: valid mem write address\n\r");
 8000edc:	481f      	ldr	r0, [pc, #124]	@ (8000f5c <bootloader_handle_mem_write_cmd+0xe8>)
 8000ede:	f7ff fcb7 	bl	8000850 <printmsg>

			//glow the led to indicate bootloader is currently writing to memory
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14,1);
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ee8:	481d      	ldr	r0, [pc, #116]	@ (8000f60 <bootloader_handle_mem_write_cmd+0xec>)
 8000eea:	f001 fb3b 	bl	8002564 <HAL_GPIO_WritePin>

			/* Execute memory write*/
			write_status = execute_mem_write(&bl_rx_buffer[7], mem_addr, payload_len);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	3307      	adds	r3, #7
 8000ef2:	7ffa      	ldrb	r2, [r7, #31]
 8000ef4:	69b9      	ldr	r1, [r7, #24]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f000 f953 	bl	80011a2 <execute_mem_write>
 8000efc:	4603      	mov	r3, r0
 8000efe:	73fb      	strb	r3, [r7, #15]

			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14,0);
 8000f00:	2200      	movs	r2, #0
 8000f02:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f06:	4816      	ldr	r0, [pc, #88]	@ (8000f60 <bootloader_handle_mem_write_cmd+0xec>)
 8000f08:	f001 fb2c 	bl	8002564 <HAL_GPIO_WritePin>
			printmsg("BL_DEBUG_MSG: Write Status : %x\n\r",write_status);
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4814      	ldr	r0, [pc, #80]	@ (8000f64 <bootloader_handle_mem_write_cmd+0xf0>)
 8000f12:	f7ff fc9d 	bl	8000850 <printmsg>

			//inform host about the status
			bootloader_uart_write_data(&write_status,1);
 8000f16:	f107 030f 	add.w	r3, r7, #15
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f000 f899 	bl	8001054 <bootloader_uart_write_data>
		}
	}else{
		printmsg("BL_DEBUG_MSG:checksum fail !!\n\r");
		bootloader_send_nack();
	}
}
 8000f22:	e010      	b.n	8000f46 <bootloader_handle_mem_write_cmd+0xd2>
			printmsg("BL_DEBUG_MSG: invalid mem write address\n\r");
 8000f24:	4810      	ldr	r0, [pc, #64]	@ (8000f68 <bootloader_handle_mem_write_cmd+0xf4>)
 8000f26:	f7ff fc93 	bl	8000850 <printmsg>
			write_status = ADDR_INVALID;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	73fb      	strb	r3, [r7, #15]
			bootloader_uart_write_data(&write_status,1);
 8000f2e:	f107 030f 	add.w	r3, r7, #15
 8000f32:	2101      	movs	r1, #1
 8000f34:	4618      	mov	r0, r3
 8000f36:	f000 f88d 	bl	8001054 <bootloader_uart_write_data>
}
 8000f3a:	e004      	b.n	8000f46 <bootloader_handle_mem_write_cmd+0xd2>
		printmsg("BL_DEBUG_MSG:checksum fail !!\n\r");
 8000f3c:	480b      	ldr	r0, [pc, #44]	@ (8000f6c <bootloader_handle_mem_write_cmd+0xf8>)
 8000f3e:	f7ff fc87 	bl	8000850 <printmsg>
		bootloader_send_nack();
 8000f42:	f000 f829 	bl	8000f98 <bootloader_send_nack>
}
 8000f46:	bf00      	nop
 8000f48:	3720      	adds	r7, #32
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	080045d8 	.word	0x080045d8
 8000f54:	0800441c 	.word	0x0800441c
 8000f58:	08004608 	.word	0x08004608
 8000f5c:	08004630 	.word	0x08004630
 8000f60:	40020400 	.word	0x40020400
 8000f64:	08004658 	.word	0x08004658
 8000f68:	0800467c 	.word	0x0800467c
 8000f6c:	08004440 	.word	0x08004440

08000f70 <bootloader_handle_en_rw_protect>:


void bootloader_handle_en_rw_protect(uint8_t *bl_rx_buffer)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
    /* Handle "Enable Read/Write Protection" command */
}
 8000f78:	bf00      	nop
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <bootloader_handle_dis_rw_protect>:

void bootloader_handle_dis_rw_protect(uint8_t *bl_rx_buffer)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
    /* Handle "Disable Read/Write Protection" command */
}
 8000f8c:	bf00      	nop
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <bootloader_send_nack>:

void bootloader_send_nack(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
	uint8_t nack = BL_NACK;
 8000f9e:	237f      	movs	r3, #127	@ 0x7f
 8000fa0:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(C_UART, (uint8_t*)&nack, 1, HAL_MAX_DELAY);
 8000fa2:	1df9      	adds	r1, r7, #7
 8000fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4803      	ldr	r0, [pc, #12]	@ (8000fb8 <bootloader_send_nack+0x20>)
 8000fac:	f001 ff9c 	bl	8002ee8 <HAL_UART_Transmit>
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	200000f4 	.word	0x200000f4

08000fbc <bootloader_send_ack>:

void bootloader_send_ack(uint8_t follow_len)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
	/* 2 Bytes are sent, first byte is ACK and second is the length value */
	uint8_t ack_buf[2];
	ack_buf[0] = BL_ACK;
 8000fc6:	23a5      	movs	r3, #165	@ 0xa5
 8000fc8:	733b      	strb	r3, [r7, #12]
	ack_buf[1] = follow_len;
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(C_UART, (uint8_t*)&ack_buf, 2, HAL_MAX_DELAY);
 8000fce:	f107 010c 	add.w	r1, r7, #12
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	4803      	ldr	r0, [pc, #12]	@ (8000fe8 <bootloader_send_ack+0x2c>)
 8000fda:	f001 ff85 	bl	8002ee8 <HAL_UART_Transmit>

}
 8000fde:	bf00      	nop
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	200000f4 	.word	0x200000f4

08000fec <bootloader_verify_crc>:

uint8_t bootloader_verify_crc(uint8_t *pData, uint32_t len, uint32_t crc_host)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
	uint32_t uwCRCValue = 0xff;
 8000ff8:	23ff      	movs	r3, #255	@ 0xff
 8000ffa:	61fb      	str	r3, [r7, #28]

	for(int i=0; i<len; i++)
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	61bb      	str	r3, [r7, #24]
 8001000:	e00f      	b.n	8001022 <bootloader_verify_crc+0x36>
	{
		uint32_t i_data = pData[i];
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	68fa      	ldr	r2, [r7, #12]
 8001006:	4413      	add	r3, r2
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	617b      	str	r3, [r7, #20]
		uwCRCValue = HAL_CRC_Accumulate(&hcrc, &i_data, 1);
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	2201      	movs	r2, #1
 8001012:	4619      	mov	r1, r3
 8001014:	480e      	ldr	r0, [pc, #56]	@ (8001050 <bootloader_verify_crc+0x64>)
 8001016:	f000 fd8a 	bl	8001b2e <HAL_CRC_Accumulate>
 800101a:	61f8      	str	r0, [r7, #28]
	for(int i=0; i<len; i++)
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	3301      	adds	r3, #1
 8001020:	61bb      	str	r3, [r7, #24]
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	429a      	cmp	r2, r3
 8001028:	d8eb      	bhi.n	8001002 <bootloader_verify_crc+0x16>
	}

	/* Reset CRC Calculation Unit */
	__HAL_CRC_DR_RESET(&hcrc);
 800102a:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <bootloader_verify_crc+0x64>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	689a      	ldr	r2, [r3, #8]
 8001030:	4b07      	ldr	r3, [pc, #28]	@ (8001050 <bootloader_verify_crc+0x64>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f042 0201 	orr.w	r2, r2, #1
 8001038:	609a      	str	r2, [r3, #8]

	if(uwCRCValue == crc_host)
 800103a:	69fa      	ldr	r2, [r7, #28]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	429a      	cmp	r2, r3
 8001040:	d101      	bne.n	8001046 <bootloader_verify_crc+0x5a>
		return VERIFY_CRC_SUCCESS;
 8001042:	2300      	movs	r3, #0
 8001044:	e000      	b.n	8001048 <bootloader_verify_crc+0x5c>
	return VERIFY_CRC_FAIL;
 8001046:	2301      	movs	r3, #1

}
 8001048:	4618      	mov	r0, r3
 800104a:	3720      	adds	r7, #32
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	200000a4 	.word	0x200000a4

08001054 <bootloader_uart_write_data>:

void bootloader_uart_write_data(uint8_t *pBuffer,uint32_t len)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(C_UART, pBuffer, len, HAL_MAX_DELAY);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	b29a      	uxth	r2, r3
 8001062:	f04f 33ff 	mov.w	r3, #4294967295
 8001066:	6879      	ldr	r1, [r7, #4]
 8001068:	4803      	ldr	r0, [pc, #12]	@ (8001078 <bootloader_uart_write_data+0x24>)
 800106a:	f001 ff3d 	bl	8002ee8 <HAL_UART_Transmit>
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	200000f4 	.word	0x200000f4

0800107c <get_bootloader_version>:

uint8_t get_bootloader_version()
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
	return (uint8_t)BL_VERSION;
 8001080:	2310      	movs	r3, #16
}
 8001082:	4618      	mov	r0, r3
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <get_mcu_chip_id>:

uint16_t get_mcu_chip_id(void)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
	   the user software. It is even accessible while the MCU is under system reset.
	 */

	uint16_t cid;
	/* Reading the register and masking the unnecessary bits */
	cid = (uint16_t)(DBGMCU->IDCODE) & 0x0FFF;
 8001092:	4b06      	ldr	r3, [pc, #24]	@ (80010ac <get_mcu_chip_id+0x20>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	b29b      	uxth	r3, r3
 8001098:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800109c:	80fb      	strh	r3, [r7, #6]
	return cid;
 800109e:	88fb      	ldrh	r3, [r7, #6]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	e0042000 	.word	0xe0042000

080010b0 <get_flash_rdp_level>:

uint8_t get_flash_rdp_level(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af00      	add	r7, sp, #0
	 *
	 * When decreased from 'Level 1 to Level 0', the FLASH goes into MASS ERASE.
	 *
	 * */
	/*HAL Implementation*/
	uint8_t rdp_status = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	77fb      	strb	r3, [r7, #31]
	FLASH_OBProgramInitTypeDef ob_handle;
	HAL_FLASHEx_OBGetConfig(&ob_handle);
 80010ba:	463b      	mov	r3, r7
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 ff93 	bl	8001fe8 <HAL_FLASHEx_OBGetConfig>
	rdp_status = (uint8_t)ob_handle.RDPLevel;
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	77fb      	strb	r3, [r7, #31]
	return rdp_status;
 80010c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3720      	adds	r7, #32
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <verify_address>:


uint8_t verify_address(uint32_t go_address)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	/*Jump to FLASH, System Memory, SRAM1, SRAM2, Backup SRAM allowed,
	 * others such as peripheral memory not allowed*/

	if ( go_address >= SRAM1_BASE && go_address <= SRAM1_END) {
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80010de:	d305      	bcc.n	80010ec <verify_address+0x1c>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a0b      	ldr	r2, [pc, #44]	@ (8001110 <verify_address+0x40>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d801      	bhi.n	80010ec <verify_address+0x1c>

		return ADDR_VALID;
 80010e8:	2300      	movs	r3, #0
 80010ea:	e00a      	b.n	8001102 <verify_address+0x32>
//	} else if ( go_address >= SRAM2_BASE && go_address <= SRAM2_END) {
//
//		return ADDR_VALID;
	} else if ( go_address >= FLASH_BASE && go_address <= FLASH_END) {
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80010f2:	d305      	bcc.n	8001100 <verify_address+0x30>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	4a07      	ldr	r2, [pc, #28]	@ (8001114 <verify_address+0x44>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d801      	bhi.n	8001100 <verify_address+0x30>

		return ADDR_VALID;
 80010fc:	2300      	movs	r3, #0
 80010fe:	e000      	b.n	8001102 <verify_address+0x32>
	}else
	return ADDR_INVALID;
 8001100:	2301      	movs	r3, #1
}
 8001102:	4618      	mov	r0, r3
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	20040000 	.word	0x20040000
 8001114:	0803ffff 	.word	0x0803ffff

08001118 <execute_flash_erase>:

uint8_t execute_flash_erase(uint8_t sector_number, uint8_t number_of_sectors) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b08a      	sub	sp, #40	@ 0x28
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	460a      	mov	r2, r1
 8001122:	71fb      	strb	r3, [r7, #7]
 8001124:	4613      	mov	r3, r2
 8001126:	71bb      	strb	r3, [r7, #6]

	FLASH_EraseInitTypeDef flashErase_handle;
	uint32_t sectorError;
	HAL_StatusTypeDef status;

	if(number_of_sectors > 5)
 8001128:	79bb      	ldrb	r3, [r7, #6]
 800112a:	2b05      	cmp	r3, #5
 800112c:	d901      	bls.n	8001132 <execute_flash_erase+0x1a>
		return INVALID_SECTOR;
 800112e:	2304      	movs	r3, #4
 8001130:	e033      	b.n	800119a <execute_flash_erase+0x82>

	if((sector_number == 0xFF) || (sector_number <= 5)) {
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	2bff      	cmp	r3, #255	@ 0xff
 8001136:	d002      	beq.n	800113e <execute_flash_erase+0x26>
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	2b05      	cmp	r3, #5
 800113c:	d82c      	bhi.n	8001198 <execute_flash_erase+0x80>

		if(sector_number == (uint8_t) 0xFF) {
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	2bff      	cmp	r3, #255	@ 0xff
 8001142:	d102      	bne.n	800114a <execute_flash_erase+0x32>
			flashErase_handle.TypeErase = FLASH_TYPEERASE_MASSERASE;
 8001144:	2301      	movs	r3, #1
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	e012      	b.n	8001170 <execute_flash_erase+0x58>

		} else {
			//Calculate how many sectors need to be erased
			uint8_t remaining_sector = 6 - sector_number;
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	f1c3 0306 	rsb	r3, r3, #6
 8001150:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			if(number_of_sectors > remaining_sector) {
 8001154:	79ba      	ldrb	r2, [r7, #6]
 8001156:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800115a:	429a      	cmp	r2, r3
 800115c:	d902      	bls.n	8001164 <execute_flash_erase+0x4c>
				number_of_sectors = remaining_sector;
 800115e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001162:	71bb      	strb	r3, [r7, #6]
			}

			flashErase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001164:	2300      	movs	r3, #0
 8001166:	613b      	str	r3, [r7, #16]
			flashErase_handle.Sector = sector_number; //The initial sector
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	61bb      	str	r3, [r7, #24]
			flashErase_handle.NbSectors = number_of_sectors;
 800116c:	79bb      	ldrb	r3, [r7, #6]
 800116e:	61fb      	str	r3, [r7, #28]
		}

//		flashErase_handle.Banks = FLASH_BANK_1;

		//Gain access to modify the FLASH registers
		HAL_FLASH_Unlock();
 8001170:	f000 fd5a 	bl	8001c28 <HAL_FLASH_Unlock>
		flashErase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001174:	2302      	movs	r3, #2
 8001176:	623b      	str	r3, [r7, #32]
		status = (uint8_t) HAL_FLASHEx_Erase(&flashErase_handle, &sectorError);
 8001178:	f107 020c 	add.w	r2, r7, #12
 800117c:	f107 0310 	add.w	r3, r7, #16
 8001180:	4611      	mov	r1, r2
 8001182:	4618      	mov	r0, r3
 8001184:	f000 fec2 	bl	8001f0c <HAL_FLASHEx_Erase>
 8001188:	4603      	mov	r3, r0
 800118a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		HAL_FLASH_Lock();
 800118e:	f000 fd6d 	bl	8001c6c <HAL_FLASH_Lock>

		return status;
 8001192:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001196:	e000      	b.n	800119a <execute_flash_erase+0x82>
	}

	return INVALID_SECTOR;
 8001198:	2304      	movs	r3, #4
}
 800119a:	4618      	mov	r0, r3
 800119c:	3728      	adds	r7, #40	@ 0x28
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <execute_mem_write>:


uint8_t execute_mem_write(uint8_t *pBuffer, uint32_t mem_address, uint32_t len)
{
 80011a2:	b5b0      	push	{r4, r5, r7, lr}
 80011a4:	b08a      	sub	sp, #40	@ 0x28
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	60f8      	str	r0, [r7, #12]
 80011aa:	60b9      	str	r1, [r7, #8]
 80011ac:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef status = HAL_OK;
 80011ae:	2300      	movs	r3, #0
 80011b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Flash word programming requires 4-byte alignment */
    if ((mem_address & 0x3U) != 0U)
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	f003 0303 	and.w	r3, r3, #3
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <execute_mem_write+0x20>
        return (uint8_t)HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e054      	b.n	800126c <execute_mem_write+0xca>

    if (len == 0U)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d101      	bne.n	80011cc <execute_mem_write+0x2a>
        return (uint8_t)HAL_OK;
 80011c8:	2300      	movs	r3, #0
 80011ca:	e04f      	b.n	800126c <execute_mem_write+0xca>

    HAL_FLASH_Unlock();
 80011cc:	f000 fd2c 	bl	8001c28 <HAL_FLASH_Unlock>

    for (uint32_t offset = 0; offset < len; offset += 4U)
 80011d0:	2300      	movs	r3, #0
 80011d2:	623b      	str	r3, [r7, #32]
 80011d4:	e040      	b.n	8001258 <execute_mem_write+0xb6>
    {
        uint32_t data32 = 0xFFFFFFFFU;
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
 80011da:	61fb      	str	r3, [r7, #28]
        uint32_t chunk = ((len - offset) >= 4U) ? 4U : (len - offset);
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	6a3b      	ldr	r3, [r7, #32]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	2b04      	cmp	r3, #4
 80011e4:	bf28      	it	cs
 80011e6:	2304      	movcs	r3, #4
 80011e8:	617b      	str	r3, [r7, #20]

        /* Pack bytes (little-endian) */
        for (uint32_t b = 0U; b < chunk; b++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	61bb      	str	r3, [r7, #24]
 80011ee:	e019      	b.n	8001224 <execute_mem_write+0x82>
        {
            data32 &= ~(0xFFUL << (8U * b));  // clear byte
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	22ff      	movs	r2, #255	@ 0xff
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	43db      	mvns	r3, r3
 80011fc:	69fa      	ldr	r2, [r7, #28]
 80011fe:	4013      	ands	r3, r2
 8001200:	61fb      	str	r3, [r7, #28]
            data32 |= ((uint32_t)pBuffer[offset + b]) << (8U * b);
 8001202:	6a3a      	ldr	r2, [r7, #32]
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	4413      	add	r3, r2
 8001208:	68fa      	ldr	r2, [r7, #12]
 800120a:	4413      	add	r3, r2
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	461a      	mov	r2, r3
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	00db      	lsls	r3, r3, #3
 8001214:	fa02 f303 	lsl.w	r3, r2, r3
 8001218:	69fa      	ldr	r2, [r7, #28]
 800121a:	4313      	orrs	r3, r2
 800121c:	61fb      	str	r3, [r7, #28]
        for (uint32_t b = 0U; b < chunk; b++)
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	3301      	adds	r3, #1
 8001222:	61bb      	str	r3, [r7, #24]
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	429a      	cmp	r2, r3
 800122a:	d3e1      	bcc.n	80011f0 <execute_mem_write+0x4e>
        }

        status = HAL_FLASH_Program(
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	6a3b      	ldr	r3, [r7, #32]
 8001230:	18d1      	adds	r1, r2, r3
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	2200      	movs	r2, #0
 8001236:	461c      	mov	r4, r3
 8001238:	4615      	mov	r5, r2
 800123a:	4622      	mov	r2, r4
 800123c:	462b      	mov	r3, r5
 800123e:	2002      	movs	r0, #2
 8001240:	f000 fca0 	bl	8001b84 <HAL_FLASH_Program>
 8001244:	4603      	mov	r3, r0
 8001246:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                     FLASH_TYPEPROGRAM_WORD,
                     mem_address + offset,
                     data32);

        if (status != HAL_OK)
 800124a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800124e:	2b00      	cmp	r3, #0
 8001250:	d107      	bne.n	8001262 <execute_mem_write+0xc0>
    for (uint32_t offset = 0; offset < len; offset += 4U)
 8001252:	6a3b      	ldr	r3, [r7, #32]
 8001254:	3304      	adds	r3, #4
 8001256:	623b      	str	r3, [r7, #32]
 8001258:	6a3a      	ldr	r2, [r7, #32]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	429a      	cmp	r2, r3
 800125e:	d3ba      	bcc.n	80011d6 <execute_mem_write+0x34>
 8001260:	e000      	b.n	8001264 <execute_mem_write+0xc2>
            break;
 8001262:	bf00      	nop
    }

    HAL_FLASH_Lock();
 8001264:	f000 fd02 	bl	8001c6c <HAL_FLASH_Lock>
    return (uint8_t)status;
 8001268:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800126c:	4618      	mov	r0, r3
 800126e:	3728      	adds	r7, #40	@ 0x28
 8001270:	46bd      	mov	sp, r7
 8001272:	bdb0      	pop	{r4, r5, r7, pc}

08001274 <handle_firmware_update>:
	/*TODO: Add CRC verification for the received function*/
	return available_version;
}

uint8_t handle_firmware_update(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
	uint8_t write_status = 0x00;
 800127a:	2300      	movs	r3, #0
 800127c:	707b      	strb	r3, [r7, #1]
	uint8_t erase_status = 0x00;
 800127e:	2300      	movs	r3, #0
 8001280:	74fb      	strb	r3, [r7, #19]
		/* Find the inactive bank address and corresponding page numbers*/
	uint32_t inactive_bank_adress = (active_bank_number == FLASH_ACTIVE_BANK1) ? FLASH_FIRMWARE2 : FLASH_FIRMWARE1;
 8001282:	4b42      	ldr	r3, [pc, #264]	@ (800138c <handle_firmware_update+0x118>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d101      	bne.n	800128e <handle_firmware_update+0x1a>
 800128a:	4b41      	ldr	r3, [pc, #260]	@ (8001390 <handle_firmware_update+0x11c>)
 800128c:	e000      	b.n	8001290 <handle_firmware_update+0x1c>
 800128e:	4b41      	ldr	r3, [pc, #260]	@ (8001394 <handle_firmware_update+0x120>)
 8001290:	60fb      	str	r3, [r7, #12]
//	uint32_t inactive_page_number = (active_bank_number == FLASH_ACTIVE_BANK1) ? 256 : 16;
	uint8_t inactive_bank_number = (active_bank_number == FLASH_ACTIVE_BANK1) ? FLASH_ACTIVE_BANK2 : FLASH_ACTIVE_BANK1;
 8001292:	4b3e      	ldr	r3, [pc, #248]	@ (800138c <handle_firmware_update+0x118>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d101      	bne.n	800129e <handle_firmware_update+0x2a>
 800129a:	2302      	movs	r3, #2
 800129c:	e000      	b.n	80012a0 <handle_firmware_update+0x2c>
 800129e:	2301      	movs	r3, #1
 80012a0:	72fb      	strb	r3, [r7, #11]

	printmsg("BL_DEBUG_MSG: Downloading binaries to inactive bank: %d \n\r", inactive_bank_number);
 80012a2:	7afb      	ldrb	r3, [r7, #11]
 80012a4:	4619      	mov	r1, r3
 80012a6:	483c      	ldr	r0, [pc, #240]	@ (8001398 <handle_firmware_update+0x124>)
 80012a8:	f7ff fad2 	bl	8000850 <printmsg>

	uint8_t update_request = BL_FW_UPDATE_REQUIRED;
 80012ac:	2388      	movs	r3, #136	@ 0x88
 80012ae:	703b      	strb	r3, [r7, #0]
	bootloader_uart_write_data(&update_request, 1);
 80012b0:	463b      	mov	r3, r7
 80012b2:	2101      	movs	r1, #1
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fecd 	bl	8001054 <bootloader_uart_write_data>

	uint32_t current_address = inactive_bank_adress;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	617b      	str	r3, [r7, #20]

	uint8_t sector_number = (active_bank_number == FLASH_ACTIVE_BANK1) ? 5 : 3;
 80012be:	4b33      	ldr	r3, [pc, #204]	@ (800138c <handle_firmware_update+0x118>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d101      	bne.n	80012ca <handle_firmware_update+0x56>
 80012c6:	2305      	movs	r3, #5
 80012c8:	e000      	b.n	80012cc <handle_firmware_update+0x58>
 80012ca:	2303      	movs	r3, #3
 80012cc:	72bb      	strb	r3, [r7, #10]
	uint8_t number_of_sectors = (active_bank_number == FLASH_ACTIVE_BANK1) ? 1 : 2;
 80012ce:	4b2f      	ldr	r3, [pc, #188]	@ (800138c <handle_firmware_update+0x118>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d101      	bne.n	80012da <handle_firmware_update+0x66>
 80012d6:	2301      	movs	r3, #1
 80012d8:	e000      	b.n	80012dc <handle_firmware_update+0x68>
 80012da:	2302      	movs	r3, #2
 80012dc:	727b      	strb	r3, [r7, #9]

	erase_status = execute_flash_erase(sector_number, number_of_sectors);
 80012de:	7a7a      	ldrb	r2, [r7, #9]
 80012e0:	7abb      	ldrb	r3, [r7, #10]
 80012e2:	4611      	mov	r1, r2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ff17 	bl	8001118 <execute_flash_erase>
 80012ea:	4603      	mov	r3, r0
 80012ec:	74fb      	strb	r3, [r7, #19]


	printmsg("BL_DEBUG_MSG: flash erase status: %#x\n\r", erase_status);
 80012ee:	7cfb      	ldrb	r3, [r7, #19]
 80012f0:	4619      	mov	r1, r3
 80012f2:	482a      	ldr	r0, [pc, #168]	@ (800139c <handle_firmware_update+0x128>)
 80012f4:	f7ff faac 	bl	8000850 <printmsg>

	/*TODO: Need a continuous loop here to continuously get the pay load and write*/
	while(1)
	{
		memset(bl_rx_buffer, 0, BL_RX_LEN);
 80012f8:	22c8      	movs	r2, #200	@ 0xc8
 80012fa:	2100      	movs	r1, #0
 80012fc:	4828      	ldr	r0, [pc, #160]	@ (80013a0 <handle_firmware_update+0x12c>)
 80012fe:	f002 fa65 	bl	80037cc <memset>
		HAL_UART_Receive(C_UART, (uint8_t*)&bl_rx_buffer, 1, HAL_MAX_DELAY);
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
 8001306:	2201      	movs	r2, #1
 8001308:	4925      	ldr	r1, [pc, #148]	@ (80013a0 <handle_firmware_update+0x12c>)
 800130a:	4826      	ldr	r0, [pc, #152]	@ (80013a4 <handle_firmware_update+0x130>)
 800130c:	f001 fe77 	bl	8002ffe <HAL_UART_Receive>
		if(bl_rx_buffer[0] == 250)
 8001310:	4b23      	ldr	r3, [pc, #140]	@ (80013a0 <handle_firmware_update+0x12c>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2bfa      	cmp	r3, #250	@ 0xfa
 8001316:	d103      	bne.n	8001320 <handle_firmware_update+0xac>
		{
			printmsg("BL_DEBUG_MSG: Download Complete! \n\r");
 8001318:	4823      	ldr	r0, [pc, #140]	@ (80013a8 <handle_firmware_update+0x134>)
 800131a:	f7ff fa99 	bl	8000850 <printmsg>
			break;
 800131e:	e02a      	b.n	8001376 <handle_firmware_update+0x102>
		}
		uint32_t rcv_len = bl_rx_buffer[0];
 8001320:	4b1f      	ldr	r3, [pc, #124]	@ (80013a0 <handle_firmware_update+0x12c>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	607b      	str	r3, [r7, #4]
		HAL_UART_Receive(C_UART, (uint8_t*)&bl_rx_buffer[1], rcv_len, HAL_MAX_DELAY);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	b29a      	uxth	r2, r3
 800132a:	f04f 33ff 	mov.w	r3, #4294967295
 800132e:	491f      	ldr	r1, [pc, #124]	@ (80013ac <handle_firmware_update+0x138>)
 8001330:	481c      	ldr	r0, [pc, #112]	@ (80013a4 <handle_firmware_update+0x130>)
 8001332:	f001 fe64 	bl	8002ffe <HAL_UART_Receive>

		/* Get the length and check if new firmware fit into the banks, <= 480KB (in terms of words) TODO: Add size check, verification, roll back, other features*/
		// uint8_t write_status = 0x00;
		uint8_t payload_len = bl_rx_buffer[6];
 8001336:	4b1a      	ldr	r3, [pc, #104]	@ (80013a0 <handle_firmware_update+0x12c>)
 8001338:	799b      	ldrb	r3, [r3, #6]
 800133a:	70fb      	strb	r3, [r7, #3]
		/* Erase the Inactive bank */
		//execute_flash_erase(inactive_page_number , 240);
		//printmsg("Inactive bank erased. Ready to write. \n\r");

		/* Download onto Inactive bank */
		write_status = execute_mem_write(&bl_rx_buffer[7], current_address, payload_len);
 800133c:	78fb      	ldrb	r3, [r7, #3]
 800133e:	461a      	mov	r2, r3
 8001340:	6979      	ldr	r1, [r7, #20]
 8001342:	481b      	ldr	r0, [pc, #108]	@ (80013b0 <handle_firmware_update+0x13c>)
 8001344:	f7ff ff2d 	bl	80011a2 <execute_mem_write>
 8001348:	4603      	mov	r3, r0
 800134a:	707b      	strb	r3, [r7, #1]


		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14,0);
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001352:	4818      	ldr	r0, [pc, #96]	@ (80013b4 <handle_firmware_update+0x140>)
 8001354:	f001 f906 	bl	8002564 <HAL_GPIO_WritePin>
		printmsg("BL_DEBUG_MSG: Write Status : %x\n\r",write_status);
 8001358:	787b      	ldrb	r3, [r7, #1]
 800135a:	4619      	mov	r1, r3
 800135c:	4816      	ldr	r0, [pc, #88]	@ (80013b8 <handle_firmware_update+0x144>)
 800135e:	f7ff fa77 	bl	8000850 <printmsg>

					//inform host about the status
		bootloader_uart_write_data(&write_status,1);
 8001362:	1c7b      	adds	r3, r7, #1
 8001364:	2101      	movs	r1, #1
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff fe74 	bl	8001054 <bootloader_uart_write_data>
		current_address += payload_len;
 800136c:	78fb      	ldrb	r3, [r7, #3]
 800136e:	697a      	ldr	r2, [r7, #20]
 8001370:	4413      	add	r3, r2
 8001372:	617b      	str	r3, [r7, #20]
	{
 8001374:	e7c0      	b.n	80012f8 <handle_firmware_update+0x84>

	}

	/*Update the active bank number in FLASH */
	uint8_t num_status = update_active_bank_number(inactive_bank_number);
 8001376:	7afb      	ldrb	r3, [r7, #11]
 8001378:	4618      	mov	r0, r3
 800137a:	f000 f863 	bl	8001444 <update_active_bank_number>
 800137e:	4603      	mov	r3, r0
 8001380:	70bb      	strb	r3, [r7, #2]

	return num_status;
 8001382:	78bb      	ldrb	r3, [r7, #2]
}
 8001384:	4618      	mov	r0, r3
 8001386:	3718      	adds	r7, #24
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20000204 	.word	0x20000204
 8001390:	08020000 	.word	0x08020000
 8001394:	0800c000 	.word	0x0800c000
 8001398:	080046a8 	.word	0x080046a8
 800139c:	0800458c 	.word	0x0800458c
 80013a0:	2000013c 	.word	0x2000013c
 80013a4:	200000f4 	.word	0x200000f4
 80013a8:	080046e4 	.word	0x080046e4
 80013ac:	2000013d 	.word	0x2000013d
 80013b0:	20000143 	.word	0x20000143
 80013b4:	40020400 	.word	0x40020400
 80013b8:	08004658 	.word	0x08004658

080013bc <bootloader_show_active_bank>:

void bootloader_show_active_bank(uint8_t *pBuffer)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	/* Variable to store the active firmware bank number - To be preserved even after powering off
	 * One method: one dedicated page (2KB) in FLASH for configuration data - meta-data*/
	    uint8_t active_bank_number;

	    uint32_t command_packet_len = bl_rx_buffer[0] + 1; /*Length to follow + First byte*/
 80013c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001430 <bootloader_show_active_bank+0x74>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	3301      	adds	r3, #1
 80013ca:	617b      	str	r3, [r7, #20]

		/*Extract the 4 bytes of CRC32 sent by the host*/
		uint32_t host_crc = *((uint32_t*)(bl_rx_buffer + command_packet_len - 4)); /* CRC is always 32 bits (4 bytes) here */
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	3b04      	subs	r3, #4
 80013d0:	4a17      	ldr	r2, [pc, #92]	@ (8001430 <bootloader_show_active_bank+0x74>)
 80013d2:	4413      	add	r3, r2
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	613b      	str	r3, [r7, #16]

		/*Verify checksum*/
		printmsg("BL_DEBUG_MSG: bootloader_handle_show_active_bank_cmd\n\r");
 80013d8:	4816      	ldr	r0, [pc, #88]	@ (8001434 <bootloader_show_active_bank+0x78>)
 80013da:	f7ff fa39 	bl	8000850 <printmsg>
		if(! bootloader_verify_crc(&bl_rx_buffer[0], command_packet_len - 4, host_crc))
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	3b04      	subs	r3, #4
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	4619      	mov	r1, r3
 80013e6:	4812      	ldr	r0, [pc, #72]	@ (8001430 <bootloader_show_active_bank+0x74>)
 80013e8:	f7ff fe00 	bl	8000fec <bootloader_verify_crc>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d115      	bne.n	800141e <bootloader_show_active_bank+0x62>
		{
			/*Checksum is correct*/
			printmsg("BL_DEBUG_MSG: Checksum success...!\n\r");
 80013f2:	4811      	ldr	r0, [pc, #68]	@ (8001438 <bootloader_show_active_bank+0x7c>)
 80013f4:	f7ff fa2c 	bl	8000850 <printmsg>
			bootloader_send_ack(1);
 80013f8:	2001      	movs	r0, #1
 80013fa:	f7ff fddf 	bl	8000fbc <bootloader_send_ack>
			active_bank_number = fetch_active_bank_number();
 80013fe:	f000 f87f 	bl	8001500 <fetch_active_bank_number>
 8001402:	4603      	mov	r3, r0
 8001404:	73fb      	strb	r3, [r7, #15]
			printmsg("BL_DEBUG_MSG: Active Bank : %d \n\r", active_bank_number);
 8001406:	7bfb      	ldrb	r3, [r7, #15]
 8001408:	4619      	mov	r1, r3
 800140a:	480c      	ldr	r0, [pc, #48]	@ (800143c <bootloader_show_active_bank+0x80>)
 800140c:	f7ff fa20 	bl	8000850 <printmsg>
			bootloader_uart_write_data(&active_bank_number, 1); /* Sends data back to the HOST */
 8001410:	f107 030f 	add.w	r3, r7, #15
 8001414:	2101      	movs	r1, #1
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff fe1c 	bl	8001054 <bootloader_uart_write_data>
			bootloader_send_nack();

		}


}
 800141c:	e004      	b.n	8001428 <bootloader_show_active_bank+0x6c>
			printmsg("BL_DEBUG_MSG: Checksum failed...!\n\r");
 800141e:	4808      	ldr	r0, [pc, #32]	@ (8001440 <bootloader_show_active_bank+0x84>)
 8001420:	f7ff fa16 	bl	8000850 <printmsg>
			bootloader_send_nack();
 8001424:	f7ff fdb8 	bl	8000f98 <bootloader_send_nack>
}
 8001428:	bf00      	nop
 800142a:	3718      	adds	r7, #24
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	2000013c 	.word	0x2000013c
 8001434:	08004708 	.word	0x08004708
 8001438:	08004380 	.word	0x08004380
 800143c:	08004740 	.word	0x08004740
 8001440:	080043c8 	.word	0x080043c8

08001444 <update_active_bank_number>:

uint8_t update_active_bank_number(uint8_t active_bank)
{
 8001444:	b5b0      	push	{r4, r5, r7, lr}
 8001446:	b08c      	sub	sp, #48	@ 0x30
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	71fb      	strb	r3, [r7, #7]
	/*Update the active bank number in FLASH page, after Firmware Update*/
	uint8_t write_status = 0x00;
 800144e:	2300      	movs	r3, #0
 8001450:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	FLASH_EraseInitTypeDef flashErase_handle;
	uint32_t pageError;
	HAL_StatusTypeDef status;

	HAL_FLASH_Unlock();
 8001454:	f000 fbe8 	bl	8001c28 <HAL_FLASH_Unlock>

	flashErase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001458:	2300      	movs	r3, #0
 800145a:	613b      	str	r3, [r7, #16]
	flashErase_handle.Sector = 2; //The initial sector
 800145c:	2302      	movs	r3, #2
 800145e:	61bb      	str	r3, [r7, #24]
	flashErase_handle.NbSectors = 1;
 8001460:	2301      	movs	r3, #1
 8001462:	61fb      	str	r3, [r7, #28]
	flashErase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001464:	2302      	movs	r3, #2
 8001466:	623b      	str	r3, [r7, #32]



	status = HAL_FLASHEx_Erase(&flashErase_handle, &pageError);
 8001468:	f107 020c 	add.w	r2, r7, #12
 800146c:	f107 0310 	add.w	r3, r7, #16
 8001470:	4611      	mov	r1, r2
 8001472:	4618      	mov	r0, r3
 8001474:	f000 fd4a 	bl	8001f0c <HAL_FLASHEx_Erase>
 8001478:	4603      	mov	r3, r0
 800147a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (status == HAL_ERROR) return HAL_ERROR;
 800147e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001482:	2b01      	cmp	r3, #1
 8001484:	d101      	bne.n	800148a <update_active_bank_number+0x46>
 8001486:	2301      	movs	r3, #1
 8001488:	e02f      	b.n	80014ea <update_active_bank_number+0xa6>



//	write_status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLASH_METADATA_BASEADDR, (uint64_t)active_bank);
	 /* Prepare 32-bit word (pad with erased state) */
	    uint32_t meta_word = 0xFFFFFFFFU;
 800148a:	f04f 33ff 	mov.w	r3, #4294967295
 800148e:	62bb      	str	r3, [r7, #40]	@ 0x28
	    meta_word &= ~0xFFU;
 8001490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001492:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001496:	62bb      	str	r3, [r7, #40]	@ 0x28
	    meta_word |= (uint32_t)active_bank;
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800149c:	4313      	orrs	r3, r2
 800149e:	62bb      	str	r3, [r7, #40]	@ 0x28

	    write_status = HAL_FLASH_Program(
 80014a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014a2:	2200      	movs	r2, #0
 80014a4:	461c      	mov	r4, r3
 80014a6:	4615      	mov	r5, r2
 80014a8:	4622      	mov	r2, r4
 80014aa:	462b      	mov	r3, r5
 80014ac:	4911      	ldr	r1, [pc, #68]	@ (80014f4 <update_active_bank_number+0xb0>)
 80014ae:	2002      	movs	r0, #2
 80014b0:	f000 fb68 	bl	8001b84 <HAL_FLASH_Program>
 80014b4:	4603      	mov	r3, r0
 80014b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	                 FLASH_METADATA_BASEADDR,
	                 meta_word);



			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14,0);
 80014ba:	2200      	movs	r2, #0
 80014bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014c0:	480d      	ldr	r0, [pc, #52]	@ (80014f8 <update_active_bank_number+0xb4>)
 80014c2:	f001 f84f 	bl	8002564 <HAL_GPIO_WritePin>
			printmsg("BL_DEBUG_MSG: Write Status : %x  %d\n\r",write_status,active_bank);
 80014c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80014ca:	4619      	mov	r1, r3
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	461a      	mov	r2, r3
 80014d0:	480a      	ldr	r0, [pc, #40]	@ (80014fc <update_active_bank_number+0xb8>)
 80014d2:	f7ff f9bd 	bl	8000850 <printmsg>

						//inform host about the status
			bootloader_uart_write_data(&write_status,1);
 80014d6:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 80014da:	2101      	movs	r1, #1
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff fdb9 	bl	8001054 <bootloader_uart_write_data>





	HAL_FLASH_Lock();
 80014e2:	f000 fbc3 	bl	8001c6c <HAL_FLASH_Lock>

	return status;
 80014e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f

}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3730      	adds	r7, #48	@ 0x30
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bdb0      	pop	{r4, r5, r7, pc}
 80014f2:	bf00      	nop
 80014f4:	08008000 	.word	0x08008000
 80014f8:	40020400 	.word	0x40020400
 80014fc:	08004764 	.word	0x08004764

08001500 <fetch_active_bank_number>:

uint8_t fetch_active_bank_number(void)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
	/*Fetch the active bank details from dedicated FLASH meta data page*/
	uint64_t retrieved_data;
	retrieved_data = *(const uint64_t*) FLASH_METADATA_BASEADDR;
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <fetch_active_bank_number+0x20>)
 8001508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150c:	e9c7 2300 	strd	r2, r3, [r7]

	return (uint8_t)retrieved_data;
 8001510:	783b      	ldrb	r3, [r7, #0]
}
 8001512:	4618      	mov	r0, r3
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	08008000 	.word	0x08008000

08001524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001528:	b672      	cpsid	i
}
 800152a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <Error_Handler+0x8>

08001530 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	4b10      	ldr	r3, [pc, #64]	@ (800157c <HAL_MspInit+0x4c>)
 800153c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153e:	4a0f      	ldr	r2, [pc, #60]	@ (800157c <HAL_MspInit+0x4c>)
 8001540:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001544:	6453      	str	r3, [r2, #68]	@ 0x44
 8001546:	4b0d      	ldr	r3, [pc, #52]	@ (800157c <HAL_MspInit+0x4c>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800154e:	607b      	str	r3, [r7, #4]
 8001550:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	603b      	str	r3, [r7, #0]
 8001556:	4b09      	ldr	r3, [pc, #36]	@ (800157c <HAL_MspInit+0x4c>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155a:	4a08      	ldr	r2, [pc, #32]	@ (800157c <HAL_MspInit+0x4c>)
 800155c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001560:	6413      	str	r3, [r2, #64]	@ 0x40
 8001562:	4b06      	ldr	r3, [pc, #24]	@ (800157c <HAL_MspInit+0x4c>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800156a:	603b      	str	r3, [r7, #0]
 800156c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	40023800 	.word	0x40023800

08001580 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a0b      	ldr	r2, [pc, #44]	@ (80015bc <HAL_CRC_MspInit+0x3c>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d10d      	bne.n	80015ae <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	4b0a      	ldr	r3, [pc, #40]	@ (80015c0 <HAL_CRC_MspInit+0x40>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	4a09      	ldr	r2, [pc, #36]	@ (80015c0 <HAL_CRC_MspInit+0x40>)
 800159c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a2:	4b07      	ldr	r3, [pc, #28]	@ (80015c0 <HAL_CRC_MspInit+0x40>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80015ae:	bf00      	nop
 80015b0:	3714      	adds	r7, #20
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	40023000 	.word	0x40023000
 80015c0:	40023800 	.word	0x40023800

080015c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08c      	sub	sp, #48	@ 0x30
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015cc:	f107 031c 	add.w	r3, r7, #28
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a32      	ldr	r2, [pc, #200]	@ (80016ac <HAL_UART_MspInit+0xe8>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d12d      	bne.n	8001642 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	61bb      	str	r3, [r7, #24]
 80015ea:	4b31      	ldr	r3, [pc, #196]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 80015ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ee:	4a30      	ldr	r2, [pc, #192]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 80015f0:	f043 0310 	orr.w	r3, r3, #16
 80015f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015f6:	4b2e      	ldr	r3, [pc, #184]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 80015f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015fa:	f003 0310 	and.w	r3, r3, #16
 80015fe:	61bb      	str	r3, [r7, #24]
 8001600:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	617b      	str	r3, [r7, #20]
 8001606:	4b2a      	ldr	r3, [pc, #168]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	4a29      	ldr	r2, [pc, #164]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 800160c:	f043 0301 	orr.w	r3, r3, #1
 8001610:	6313      	str	r3, [r2, #48]	@ 0x30
 8001612:	4b27      	ldr	r3, [pc, #156]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	617b      	str	r3, [r7, #20]
 800161c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800161e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001622:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001624:	2302      	movs	r3, #2
 8001626:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162c:	2303      	movs	r3, #3
 800162e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001630:	2307      	movs	r3, #7
 8001632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001634:	f107 031c 	add.w	r3, r7, #28
 8001638:	4619      	mov	r1, r3
 800163a:	481e      	ldr	r0, [pc, #120]	@ (80016b4 <HAL_UART_MspInit+0xf0>)
 800163c:	f000 fdf6 	bl	800222c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001640:	e030      	b.n	80016a4 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a1c      	ldr	r2, [pc, #112]	@ (80016b8 <HAL_UART_MspInit+0xf4>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d12b      	bne.n	80016a4 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800164c:	2300      	movs	r3, #0
 800164e:	613b      	str	r3, [r7, #16]
 8001650:	4b17      	ldr	r3, [pc, #92]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 8001652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001654:	4a16      	ldr	r2, [pc, #88]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 8001656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800165a:	6413      	str	r3, [r2, #64]	@ 0x40
 800165c:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001664:	613b      	str	r3, [r7, #16]
 8001666:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001668:	2300      	movs	r3, #0
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	4b10      	ldr	r3, [pc, #64]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 800166e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001670:	4a0f      	ldr	r2, [pc, #60]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 8001672:	f043 0301 	orr.w	r3, r3, #1
 8001676:	6313      	str	r3, [r2, #48]	@ 0x30
 8001678:	4b0d      	ldr	r3, [pc, #52]	@ (80016b0 <HAL_UART_MspInit+0xec>)
 800167a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167c:	f003 0301 	and.w	r3, r3, #1
 8001680:	60fb      	str	r3, [r7, #12]
 8001682:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001684:	230c      	movs	r3, #12
 8001686:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001688:	2302      	movs	r3, #2
 800168a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001690:	2303      	movs	r3, #3
 8001692:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001694:	2307      	movs	r3, #7
 8001696:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f107 031c 	add.w	r3, r7, #28
 800169c:	4619      	mov	r1, r3
 800169e:	4805      	ldr	r0, [pc, #20]	@ (80016b4 <HAL_UART_MspInit+0xf0>)
 80016a0:	f000 fdc4 	bl	800222c <HAL_GPIO_Init>
}
 80016a4:	bf00      	nop
 80016a6:	3730      	adds	r7, #48	@ 0x30
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40011000 	.word	0x40011000
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40020000 	.word	0x40020000
 80016b8:	40004400 	.word	0x40004400

080016bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <NMI_Handler+0x4>

080016c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <HardFault_Handler+0x4>

080016cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <MemManage_Handler+0x4>

080016d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <BusFault_Handler+0x4>

080016dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <UsageFault_Handler+0x4>

080016e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016f2:	b480      	push	{r7}
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001712:	f000 f8c7 	bl	80018a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001724:	4a14      	ldr	r2, [pc, #80]	@ (8001778 <_sbrk+0x5c>)
 8001726:	4b15      	ldr	r3, [pc, #84]	@ (800177c <_sbrk+0x60>)
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001730:	4b13      	ldr	r3, [pc, #76]	@ (8001780 <_sbrk+0x64>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d102      	bne.n	800173e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001738:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <_sbrk+0x64>)
 800173a:	4a12      	ldr	r2, [pc, #72]	@ (8001784 <_sbrk+0x68>)
 800173c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800173e:	4b10      	ldr	r3, [pc, #64]	@ (8001780 <_sbrk+0x64>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4413      	add	r3, r2
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	429a      	cmp	r2, r3
 800174a:	d207      	bcs.n	800175c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800174c:	f002 f846 	bl	80037dc <__errno>
 8001750:	4603      	mov	r3, r0
 8001752:	220c      	movs	r2, #12
 8001754:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001756:	f04f 33ff 	mov.w	r3, #4294967295
 800175a:	e009      	b.n	8001770 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800175c:	4b08      	ldr	r3, [pc, #32]	@ (8001780 <_sbrk+0x64>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001762:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <_sbrk+0x64>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4413      	add	r3, r2
 800176a:	4a05      	ldr	r2, [pc, #20]	@ (8001780 <_sbrk+0x64>)
 800176c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800176e:	68fb      	ldr	r3, [r7, #12]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20010000 	.word	0x20010000
 800177c:	00000400 	.word	0x00000400
 8001780:	20000208 	.word	0x20000208
 8001784:	20000358 	.word	0x20000358

08001788 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800178c:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <SystemInit+0x20>)
 800178e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001792:	4a05      	ldr	r2, [pc, #20]	@ (80017a8 <SystemInit+0x20>)
 8001794:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001798:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80017ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017b0:	f7ff ffea 	bl	8001788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017b4:	480c      	ldr	r0, [pc, #48]	@ (80017e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017b6:	490d      	ldr	r1, [pc, #52]	@ (80017ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017b8:	4a0d      	ldr	r2, [pc, #52]	@ (80017f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017bc:	e002      	b.n	80017c4 <LoopCopyDataInit>

080017be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017c2:	3304      	adds	r3, #4

080017c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c8:	d3f9      	bcc.n	80017be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ca:	4a0a      	ldr	r2, [pc, #40]	@ (80017f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017cc:	4c0a      	ldr	r4, [pc, #40]	@ (80017f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d0:	e001      	b.n	80017d6 <LoopFillZerobss>

080017d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d4:	3204      	adds	r2, #4

080017d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d8:	d3fb      	bcc.n	80017d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017da:	f002 f805 	bl	80037e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017de:	f7fe feed 	bl	80005bc <main>
  bx  lr    
 80017e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017e4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80017e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ec:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80017f0:	080047e8 	.word	0x080047e8
  ldr r2, =_sbss
 80017f4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80017f8:	20000358 	.word	0x20000358

080017fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017fc:	e7fe      	b.n	80017fc <ADC_IRQHandler>
	...

08001800 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001804:	4b0e      	ldr	r3, [pc, #56]	@ (8001840 <HAL_Init+0x40>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a0d      	ldr	r2, [pc, #52]	@ (8001840 <HAL_Init+0x40>)
 800180a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800180e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001810:	4b0b      	ldr	r3, [pc, #44]	@ (8001840 <HAL_Init+0x40>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a0a      	ldr	r2, [pc, #40]	@ (8001840 <HAL_Init+0x40>)
 8001816:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800181a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800181c:	4b08      	ldr	r3, [pc, #32]	@ (8001840 <HAL_Init+0x40>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a07      	ldr	r2, [pc, #28]	@ (8001840 <HAL_Init+0x40>)
 8001822:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001826:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001828:	2003      	movs	r0, #3
 800182a:	f000 f931 	bl	8001a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800182e:	200f      	movs	r0, #15
 8001830:	f000 f808 	bl	8001844 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001834:	f7ff fe7c 	bl	8001530 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40023c00 	.word	0x40023c00

08001844 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800184c:	4b12      	ldr	r3, [pc, #72]	@ (8001898 <HAL_InitTick+0x54>)
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	4b12      	ldr	r3, [pc, #72]	@ (800189c <HAL_InitTick+0x58>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	4619      	mov	r1, r3
 8001856:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800185a:	fbb3 f3f1 	udiv	r3, r3, r1
 800185e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001862:	4618      	mov	r0, r3
 8001864:	f000 f93b 	bl	8001ade <HAL_SYSTICK_Config>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e00e      	b.n	8001890 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2b0f      	cmp	r3, #15
 8001876:	d80a      	bhi.n	800188e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001878:	2200      	movs	r2, #0
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	f04f 30ff 	mov.w	r0, #4294967295
 8001880:	f000 f911 	bl	8001aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001884:	4a06      	ldr	r2, [pc, #24]	@ (80018a0 <HAL_InitTick+0x5c>)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800188a:	2300      	movs	r3, #0
 800188c:	e000      	b.n	8001890 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
}
 8001890:	4618      	mov	r0, r3
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	2000000c 	.word	0x2000000c
 800189c:	20000014 	.word	0x20000014
 80018a0:	20000010 	.word	0x20000010

080018a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018a8:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <HAL_IncTick+0x20>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	461a      	mov	r2, r3
 80018ae:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <HAL_IncTick+0x24>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4413      	add	r3, r2
 80018b4:	4a04      	ldr	r2, [pc, #16]	@ (80018c8 <HAL_IncTick+0x24>)
 80018b6:	6013      	str	r3, [r2, #0]
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	20000014 	.word	0x20000014
 80018c8:	2000020c 	.word	0x2000020c

080018cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return uwTick;
 80018d0:	4b03      	ldr	r3, [pc, #12]	@ (80018e0 <HAL_GetTick+0x14>)
 80018d2:	681b      	ldr	r3, [r3, #0]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	2000020c 	.word	0x2000020c

080018e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018ec:	f7ff ffee 	bl	80018cc <HAL_GetTick>
 80018f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018fc:	d005      	beq.n	800190a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001928 <HAL_Delay+0x44>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	461a      	mov	r2, r3
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	4413      	add	r3, r2
 8001908:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800190a:	bf00      	nop
 800190c:	f7ff ffde 	bl	80018cc <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	429a      	cmp	r2, r3
 800191a:	d8f7      	bhi.n	800190c <HAL_Delay+0x28>
  {
  }
}
 800191c:	bf00      	nop
 800191e:	bf00      	nop
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000014 	.word	0x20000014

0800192c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800193c:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <__NVIC_SetPriorityGrouping+0x44>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001948:	4013      	ands	r3, r2
 800194a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001954:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001958:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800195c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800195e:	4a04      	ldr	r2, [pc, #16]	@ (8001970 <__NVIC_SetPriorityGrouping+0x44>)
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	60d3      	str	r3, [r2, #12]
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	e000ed00 	.word	0xe000ed00

08001974 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001978:	4b04      	ldr	r3, [pc, #16]	@ (800198c <__NVIC_GetPriorityGrouping+0x18>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	0a1b      	lsrs	r3, r3, #8
 800197e:	f003 0307 	and.w	r3, r3, #7
}
 8001982:	4618      	mov	r0, r3
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	db0a      	blt.n	80019ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	490c      	ldr	r1, [pc, #48]	@ (80019dc <__NVIC_SetPriority+0x4c>)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	0112      	lsls	r2, r2, #4
 80019b0:	b2d2      	uxtb	r2, r2
 80019b2:	440b      	add	r3, r1
 80019b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b8:	e00a      	b.n	80019d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	4908      	ldr	r1, [pc, #32]	@ (80019e0 <__NVIC_SetPriority+0x50>)
 80019c0:	79fb      	ldrb	r3, [r7, #7]
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	3b04      	subs	r3, #4
 80019c8:	0112      	lsls	r2, r2, #4
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	440b      	add	r3, r1
 80019ce:	761a      	strb	r2, [r3, #24]
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000e100 	.word	0xe000e100
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b089      	sub	sp, #36	@ 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f1c3 0307 	rsb	r3, r3, #7
 80019fe:	2b04      	cmp	r3, #4
 8001a00:	bf28      	it	cs
 8001a02:	2304      	movcs	r3, #4
 8001a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3304      	adds	r3, #4
 8001a0a:	2b06      	cmp	r3, #6
 8001a0c:	d902      	bls.n	8001a14 <NVIC_EncodePriority+0x30>
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3b03      	subs	r3, #3
 8001a12:	e000      	b.n	8001a16 <NVIC_EncodePriority+0x32>
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	f04f 32ff 	mov.w	r2, #4294967295
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43da      	mvns	r2, r3
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	401a      	ands	r2, r3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	fa01 f303 	lsl.w	r3, r1, r3
 8001a36:	43d9      	mvns	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a3c:	4313      	orrs	r3, r2
         );
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3724      	adds	r7, #36	@ 0x24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
	...

08001a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a5c:	d301      	bcc.n	8001a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00f      	b.n	8001a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a62:	4a0a      	ldr	r2, [pc, #40]	@ (8001a8c <SysTick_Config+0x40>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6a:	210f      	movs	r1, #15
 8001a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a70:	f7ff ff8e 	bl	8001990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a74:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <SysTick_Config+0x40>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7a:	4b04      	ldr	r3, [pc, #16]	@ (8001a8c <SysTick_Config+0x40>)
 8001a7c:	2207      	movs	r2, #7
 8001a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	e000e010 	.word	0xe000e010

08001a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff ff47 	bl	800192c <__NVIC_SetPriorityGrouping>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	4603      	mov	r3, r0
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab8:	f7ff ff5c 	bl	8001974 <__NVIC_GetPriorityGrouping>
 8001abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	68b9      	ldr	r1, [r7, #8]
 8001ac2:	6978      	ldr	r0, [r7, #20]
 8001ac4:	f7ff ff8e 	bl	80019e4 <NVIC_EncodePriority>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff ff5d 	bl	8001990 <__NVIC_SetPriority>
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7ff ffb0 	bl	8001a4c <SysTick_Config>
 8001aec:	4603      	mov	r3, r0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d101      	bne.n	8001b08 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e00e      	b.n	8001b26 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	795b      	ldrb	r3, [r3, #5]
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d105      	bne.n	8001b1e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2200      	movs	r2, #0
 8001b16:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff fd31 	bl	8001580 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	b087      	sub	sp, #28
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	60f8      	str	r0, [r7, #12]
 8001b36:	60b9      	str	r1, [r7, #8]
 8001b38:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2202      	movs	r2, #2
 8001b42:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]
 8001b48:	e00a      	b.n	8001b60 <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	441a      	add	r2, r3
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	6812      	ldr	r2, [r2, #0]
 8001b58:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	617b      	str	r3, [r7, #20]
 8001b60:	697a      	ldr	r2, [r7, #20]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d3f0      	bcc.n	8001b4a <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2201      	movs	r2, #1
 8001b74:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8001b76:	693b      	ldr	r3, [r7, #16]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	371c      	adds	r7, #28
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001b92:	4b23      	ldr	r3, [pc, #140]	@ (8001c20 <HAL_FLASH_Program+0x9c>)
 8001b94:	7e1b      	ldrb	r3, [r3, #24]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d101      	bne.n	8001b9e <HAL_FLASH_Program+0x1a>
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	e03b      	b.n	8001c16 <HAL_FLASH_Program+0x92>
 8001b9e:	4b20      	ldr	r3, [pc, #128]	@ (8001c20 <HAL_FLASH_Program+0x9c>)
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ba4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001ba8:	f000 f870 	bl	8001c8c <FLASH_WaitForLastOperation>
 8001bac:	4603      	mov	r3, r0
 8001bae:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001bb0:	7dfb      	ldrb	r3, [r7, #23]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d12b      	bne.n	8001c0e <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d105      	bne.n	8001bc8 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001bbc:	783b      	ldrb	r3, [r7, #0]
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	68b8      	ldr	r0, [r7, #8]
 8001bc2:	f000 f91b 	bl	8001dfc <FLASH_Program_Byte>
 8001bc6:	e016      	b.n	8001bf6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d105      	bne.n	8001bda <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001bce:	883b      	ldrh	r3, [r7, #0]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	68b8      	ldr	r0, [r7, #8]
 8001bd4:	f000 f8ee 	bl	8001db4 <FLASH_Program_HalfWord>
 8001bd8:	e00d      	b.n	8001bf6 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d105      	bne.n	8001bec <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	4619      	mov	r1, r3
 8001be4:	68b8      	ldr	r0, [r7, #8]
 8001be6:	f000 f8c3 	bl	8001d70 <FLASH_Program_Word>
 8001bea:	e004      	b.n	8001bf6 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001bec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001bf0:	68b8      	ldr	r0, [r7, #8]
 8001bf2:	f000 f88b 	bl	8001d0c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bf6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001bfa:	f000 f847 	bl	8001c8c <FLASH_WaitForLastOperation>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001c02:	4b08      	ldr	r3, [pc, #32]	@ (8001c24 <HAL_FLASH_Program+0xa0>)
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	4a07      	ldr	r2, [pc, #28]	@ (8001c24 <HAL_FLASH_Program+0xa0>)
 8001c08:	f023 0301 	bic.w	r3, r3, #1
 8001c0c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001c0e:	4b04      	ldr	r3, [pc, #16]	@ (8001c20 <HAL_FLASH_Program+0x9c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	761a      	strb	r2, [r3, #24]

  return status;
 8001c14:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3718      	adds	r7, #24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20000018 	.word	0x20000018
 8001c24:	40023c00 	.word	0x40023c00

08001c28 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001c32:	4b0b      	ldr	r3, [pc, #44]	@ (8001c60 <HAL_FLASH_Unlock+0x38>)
 8001c34:	691b      	ldr	r3, [r3, #16]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	da0b      	bge.n	8001c52 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001c3a:	4b09      	ldr	r3, [pc, #36]	@ (8001c60 <HAL_FLASH_Unlock+0x38>)
 8001c3c:	4a09      	ldr	r2, [pc, #36]	@ (8001c64 <HAL_FLASH_Unlock+0x3c>)
 8001c3e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001c40:	4b07      	ldr	r3, [pc, #28]	@ (8001c60 <HAL_FLASH_Unlock+0x38>)
 8001c42:	4a09      	ldr	r2, [pc, #36]	@ (8001c68 <HAL_FLASH_Unlock+0x40>)
 8001c44:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001c46:	4b06      	ldr	r3, [pc, #24]	@ (8001c60 <HAL_FLASH_Unlock+0x38>)
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	da01      	bge.n	8001c52 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001c52:	79fb      	ldrb	r3, [r7, #7]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	40023c00 	.word	0x40023c00
 8001c64:	45670123 	.word	0x45670123
 8001c68:	cdef89ab 	.word	0xcdef89ab

08001c6c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001c70:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <HAL_FLASH_Lock+0x1c>)
 8001c72:	691b      	ldr	r3, [r3, #16]
 8001c74:	4a04      	ldr	r2, [pc, #16]	@ (8001c88 <HAL_FLASH_Lock+0x1c>)
 8001c76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001c7a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	40023c00 	.word	0x40023c00

08001c8c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001c98:	4b1a      	ldr	r3, [pc, #104]	@ (8001d04 <FLASH_WaitForLastOperation+0x78>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001c9e:	f7ff fe15 	bl	80018cc <HAL_GetTick>
 8001ca2:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001ca4:	e010      	b.n	8001cc8 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cac:	d00c      	beq.n	8001cc8 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d007      	beq.n	8001cc4 <FLASH_WaitForLastOperation+0x38>
 8001cb4:	f7ff fe0a 	bl	80018cc <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d201      	bcs.n	8001cc8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e019      	b.n	8001cfc <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d08 <FLASH_WaitForLastOperation+0x7c>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d1e8      	bne.n	8001ca6 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d08 <FLASH_WaitForLastOperation+0x7c>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	f003 0301 	and.w	r3, r3, #1
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d002      	beq.n	8001ce6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001ce0:	4b09      	ldr	r3, [pc, #36]	@ (8001d08 <FLASH_WaitForLastOperation+0x7c>)
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001ce6:	4b08      	ldr	r3, [pc, #32]	@ (8001d08 <FLASH_WaitForLastOperation+0x7c>)
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d003      	beq.n	8001cfa <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001cf2:	f000 f8a5 	bl	8001e40 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001cfa:	2300      	movs	r3, #0

}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20000018 	.word	0x20000018
 8001d08:	40023c00 	.word	0x40023c00

08001d0c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001d18:	4b14      	ldr	r3, [pc, #80]	@ (8001d6c <FLASH_Program_DoubleWord+0x60>)
 8001d1a:	691b      	ldr	r3, [r3, #16]
 8001d1c:	4a13      	ldr	r2, [pc, #76]	@ (8001d6c <FLASH_Program_DoubleWord+0x60>)
 8001d1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001d24:	4b11      	ldr	r3, [pc, #68]	@ (8001d6c <FLASH_Program_DoubleWord+0x60>)
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	4a10      	ldr	r2, [pc, #64]	@ (8001d6c <FLASH_Program_DoubleWord+0x60>)
 8001d2a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001d2e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001d30:	4b0e      	ldr	r3, [pc, #56]	@ (8001d6c <FLASH_Program_DoubleWord+0x60>)
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	4a0d      	ldr	r2, [pc, #52]	@ (8001d6c <FLASH_Program_DoubleWord+0x60>)
 8001d36:	f043 0301 	orr.w	r3, r3, #1
 8001d3a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001d42:	f3bf 8f6f 	isb	sy
}
 8001d46:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001d48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d4c:	f04f 0200 	mov.w	r2, #0
 8001d50:	f04f 0300 	mov.w	r3, #0
 8001d54:	000a      	movs	r2, r1
 8001d56:	2300      	movs	r3, #0
 8001d58:	68f9      	ldr	r1, [r7, #12]
 8001d5a:	3104      	adds	r1, #4
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	600b      	str	r3, [r1, #0]
}
 8001d60:	bf00      	nop
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	40023c00 	.word	0x40023c00

08001d70 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001db0 <FLASH_Program_Word+0x40>)
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8001db0 <FLASH_Program_Word+0x40>)
 8001d80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d84:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001d86:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <FLASH_Program_Word+0x40>)
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	4a09      	ldr	r2, [pc, #36]	@ (8001db0 <FLASH_Program_Word+0x40>)
 8001d8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d90:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001d92:	4b07      	ldr	r3, [pc, #28]	@ (8001db0 <FLASH_Program_Word+0x40>)
 8001d94:	691b      	ldr	r3, [r3, #16]
 8001d96:	4a06      	ldr	r2, [pc, #24]	@ (8001db0 <FLASH_Program_Word+0x40>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	601a      	str	r2, [r3, #0]
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	40023c00 	.word	0x40023c00

08001db4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8001df8 <FLASH_Program_HalfWord+0x44>)
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	4a0c      	ldr	r2, [pc, #48]	@ (8001df8 <FLASH_Program_HalfWord+0x44>)
 8001dc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001dca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8001df8 <FLASH_Program_HalfWord+0x44>)
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	4a09      	ldr	r2, [pc, #36]	@ (8001df8 <FLASH_Program_HalfWord+0x44>)
 8001dd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001dd8:	4b07      	ldr	r3, [pc, #28]	@ (8001df8 <FLASH_Program_HalfWord+0x44>)
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	4a06      	ldr	r2, [pc, #24]	@ (8001df8 <FLASH_Program_HalfWord+0x44>)
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	887a      	ldrh	r2, [r7, #2]
 8001de8:	801a      	strh	r2, [r3, #0]
}
 8001dea:	bf00      	nop
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40023c00 	.word	0x40023c00

08001dfc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	460b      	mov	r3, r1
 8001e06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e08:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <FLASH_Program_Byte+0x40>)
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	4a0b      	ldr	r2, [pc, #44]	@ (8001e3c <FLASH_Program_Byte+0x40>)
 8001e0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001e14:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <FLASH_Program_Byte+0x40>)
 8001e16:	4a09      	ldr	r2, [pc, #36]	@ (8001e3c <FLASH_Program_Byte+0x40>)
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001e1c:	4b07      	ldr	r3, [pc, #28]	@ (8001e3c <FLASH_Program_Byte+0x40>)
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	4a06      	ldr	r2, [pc, #24]	@ (8001e3c <FLASH_Program_Byte+0x40>)
 8001e22:	f043 0301 	orr.w	r3, r3, #1
 8001e26:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	78fa      	ldrb	r2, [r7, #3]
 8001e2c:	701a      	strb	r2, [r3, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40023c00 	.word	0x40023c00

08001e40 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001e44:	4b2f      	ldr	r3, [pc, #188]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	f003 0310 	and.w	r3, r3, #16
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d008      	beq.n	8001e62 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001e50:	4b2d      	ldr	r3, [pc, #180]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001e52:	69db      	ldr	r3, [r3, #28]
 8001e54:	f043 0310 	orr.w	r3, r3, #16
 8001e58:	4a2b      	ldr	r2, [pc, #172]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001e5a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001e5c:	4b29      	ldr	r3, [pc, #164]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001e5e:	2210      	movs	r2, #16
 8001e60:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001e62:	4b28      	ldr	r3, [pc, #160]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	f003 0320 	and.w	r3, r3, #32
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d008      	beq.n	8001e80 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001e6e:	4b26      	ldr	r3, [pc, #152]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	f043 0308 	orr.w	r3, r3, #8
 8001e76:	4a24      	ldr	r2, [pc, #144]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001e78:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001e7a:	4b22      	ldr	r3, [pc, #136]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001e7c:	2220      	movs	r2, #32
 8001e7e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001e80:	4b20      	ldr	r3, [pc, #128]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d008      	beq.n	8001e9e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001e8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	f043 0304 	orr.w	r3, r3, #4
 8001e94:	4a1c      	ldr	r2, [pc, #112]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001e96:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001e98:	4b1a      	ldr	r3, [pc, #104]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001e9a:	2240      	movs	r2, #64	@ 0x40
 8001e9c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001e9e:	4b19      	ldr	r3, [pc, #100]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d008      	beq.n	8001ebc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001eaa:	4b17      	ldr	r3, [pc, #92]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	f043 0302 	orr.w	r3, r3, #2
 8001eb2:	4a15      	ldr	r2, [pc, #84]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001eb4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001eb6:	4b13      	ldr	r3, [pc, #76]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001eb8:	2280      	movs	r2, #128	@ 0x80
 8001eba:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8001ebc:	4b11      	ldr	r3, [pc, #68]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d009      	beq.n	8001edc <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001ec8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001eca:	69db      	ldr	r3, [r3, #28]
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001ed2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001ed6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001eda:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001edc:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d008      	beq.n	8001efa <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001ee8:	4b07      	ldr	r3, [pc, #28]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	f043 0320 	orr.w	r3, r3, #32
 8001ef0:	4a05      	ldr	r2, [pc, #20]	@ (8001f08 <FLASH_SetErrorCode+0xc8>)
 8001ef2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001ef4:	4b03      	ldr	r3, [pc, #12]	@ (8001f04 <FLASH_SetErrorCode+0xc4>)
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	60da      	str	r2, [r3, #12]
  }
}
 8001efa:	bf00      	nop
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	40023c00 	.word	0x40023c00
 8001f08:	20000018 	.word	0x20000018

08001f0c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001f1a:	4b31      	ldr	r3, [pc, #196]	@ (8001fe0 <HAL_FLASHEx_Erase+0xd4>)
 8001f1c:	7e1b      	ldrb	r3, [r3, #24]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d101      	bne.n	8001f26 <HAL_FLASHEx_Erase+0x1a>
 8001f22:	2302      	movs	r3, #2
 8001f24:	e058      	b.n	8001fd8 <HAL_FLASHEx_Erase+0xcc>
 8001f26:	4b2e      	ldr	r3, [pc, #184]	@ (8001fe0 <HAL_FLASHEx_Erase+0xd4>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f2c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f30:	f7ff feac 	bl	8001c8c <FLASH_WaitForLastOperation>
 8001f34:	4603      	mov	r3, r0
 8001f36:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d148      	bne.n	8001fd0 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	f04f 32ff 	mov.w	r2, #4294967295
 8001f44:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d115      	bne.n	8001f7a <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	f000 f868 	bl	8002030 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f60:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f64:	f7ff fe92 	bl	8001c8c <FLASH_WaitForLastOperation>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001f6c:	4b1d      	ldr	r3, [pc, #116]	@ (8001fe4 <HAL_FLASHEx_Erase+0xd8>)
 8001f6e:	691b      	ldr	r3, [r3, #16]
 8001f70:	4a1c      	ldr	r2, [pc, #112]	@ (8001fe4 <HAL_FLASHEx_Erase+0xd8>)
 8001f72:	f023 0304 	bic.w	r3, r3, #4
 8001f76:	6113      	str	r3, [r2, #16]
 8001f78:	e028      	b.n	8001fcc <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	e01c      	b.n	8001fbc <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	4619      	mov	r1, r3
 8001f8a:	68b8      	ldr	r0, [r7, #8]
 8001f8c:	f000 f874 	bl	8002078 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f90:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f94:	f7ff fe7a 	bl	8001c8c <FLASH_WaitForLastOperation>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001f9c:	4b11      	ldr	r3, [pc, #68]	@ (8001fe4 <HAL_FLASHEx_Erase+0xd8>)
 8001f9e:	691b      	ldr	r3, [r3, #16]
 8001fa0:	4a10      	ldr	r2, [pc, #64]	@ (8001fe4 <HAL_FLASHEx_Erase+0xd8>)
 8001fa2:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8001fa6:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	68ba      	ldr	r2, [r7, #8]
 8001fb2:	601a      	str	r2, [r3, #0]
          break;
 8001fb4:	e00a      	b.n	8001fcc <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	60bb      	str	r3, [r7, #8]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	68da      	ldr	r2, [r3, #12]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d3da      	bcc.n	8001f82 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001fcc:	f000 f8e8 	bl	80021a0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001fd0:	4b03      	ldr	r3, [pc, #12]	@ (8001fe0 <HAL_FLASHEx_Erase+0xd4>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	761a      	strb	r2, [r3, #24]

  return status;
 8001fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20000018 	.word	0x20000018
 8001fe4:	40023c00 	.word	0x40023c00

08001fe8 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	220f      	movs	r2, #15
 8001ff4:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 8001ff6:	f000 f897 	bl	8002128 <FLASH_OB_GetWRP>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8002002:	f000 f89d 	bl	8002140 <FLASH_OB_GetRDP>
 8002006:	4603      	mov	r3, r0
 8002008:	461a      	mov	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 800200e:	f000 f87b 	bl	8002108 <FLASH_OB_GetUser>
 8002012:	4603      	mov	r3, r0
 8002014:	461a      	mov	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 800201a:	f000 f8b1 	bl	8002180 <FLASH_OB_GetBOR>
 800201e:	4603      	mov	r3, r0
 8002020:	461a      	mov	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	615a      	str	r2, [r3, #20]
}
 8002026:	bf00      	nop
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	6039      	str	r1, [r7, #0]
 800203a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800203c:	4b0d      	ldr	r3, [pc, #52]	@ (8002074 <FLASH_MassErase+0x44>)
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	4a0c      	ldr	r2, [pc, #48]	@ (8002074 <FLASH_MassErase+0x44>)
 8002042:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002046:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002048:	4b0a      	ldr	r3, [pc, #40]	@ (8002074 <FLASH_MassErase+0x44>)
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	4a09      	ldr	r2, [pc, #36]	@ (8002074 <FLASH_MassErase+0x44>)
 800204e:	f043 0304 	orr.w	r3, r3, #4
 8002052:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002054:	4b07      	ldr	r3, [pc, #28]	@ (8002074 <FLASH_MassErase+0x44>)
 8002056:	691a      	ldr	r2, [r3, #16]
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	021b      	lsls	r3, r3, #8
 800205c:	4313      	orrs	r3, r2
 800205e:	4a05      	ldr	r2, [pc, #20]	@ (8002074 <FLASH_MassErase+0x44>)
 8002060:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002064:	6113      	str	r3, [r2, #16]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	40023c00 	.word	0x40023c00

08002078 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002084:	2300      	movs	r3, #0
 8002086:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002088:	78fb      	ldrb	r3, [r7, #3]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d102      	bne.n	8002094 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800208e:	2300      	movs	r3, #0
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	e010      	b.n	80020b6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002094:	78fb      	ldrb	r3, [r7, #3]
 8002096:	2b01      	cmp	r3, #1
 8002098:	d103      	bne.n	80020a2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800209a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800209e:	60fb      	str	r3, [r7, #12]
 80020a0:	e009      	b.n	80020b6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80020a2:	78fb      	ldrb	r3, [r7, #3]
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d103      	bne.n	80020b0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80020a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	e002      	b.n	80020b6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80020b0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020b4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80020b6:	4b13      	ldr	r3, [pc, #76]	@ (8002104 <FLASH_Erase_Sector+0x8c>)
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	4a12      	ldr	r2, [pc, #72]	@ (8002104 <FLASH_Erase_Sector+0x8c>)
 80020bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020c0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80020c2:	4b10      	ldr	r3, [pc, #64]	@ (8002104 <FLASH_Erase_Sector+0x8c>)
 80020c4:	691a      	ldr	r2, [r3, #16]
 80020c6:	490f      	ldr	r1, [pc, #60]	@ (8002104 <FLASH_Erase_Sector+0x8c>)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80020ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002104 <FLASH_Erase_Sector+0x8c>)
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	4a0c      	ldr	r2, [pc, #48]	@ (8002104 <FLASH_Erase_Sector+0x8c>)
 80020d4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80020d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80020da:	4b0a      	ldr	r3, [pc, #40]	@ (8002104 <FLASH_Erase_Sector+0x8c>)
 80020dc:	691a      	ldr	r2, [r3, #16]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	4313      	orrs	r3, r2
 80020e4:	4a07      	ldr	r2, [pc, #28]	@ (8002104 <FLASH_Erase_Sector+0x8c>)
 80020e6:	f043 0302 	orr.w	r3, r3, #2
 80020ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80020ec:	4b05      	ldr	r3, [pc, #20]	@ (8002104 <FLASH_Erase_Sector+0x8c>)
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	4a04      	ldr	r2, [pc, #16]	@ (8002104 <FLASH_Erase_Sector+0x8c>)
 80020f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020f6:	6113      	str	r3, [r2, #16]
}
 80020f8:	bf00      	nop
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	40023c00 	.word	0x40023c00

08002108 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 800210c:	4b05      	ldr	r3, [pc, #20]	@ (8002124 <FLASH_OB_GetUser+0x1c>)
 800210e:	695b      	ldr	r3, [r3, #20]
 8002110:	b2db      	uxtb	r3, r3
 8002112:	f023 031f 	bic.w	r3, r3, #31
 8002116:	b2db      	uxtb	r3, r3
}
 8002118:	4618      	mov	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	40023c00 	.word	0x40023c00

08002128 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 800212c:	4b03      	ldr	r3, [pc, #12]	@ (800213c <FLASH_OB_GetWRP+0x14>)
 800212e:	881b      	ldrh	r3, [r3, #0]
 8002130:	b29b      	uxth	r3, r3
}
 8002132:	4618      	mov	r0, r3
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr
 800213c:	40023c16 	.word	0x40023c16

08002140 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 8002146:	23aa      	movs	r3, #170	@ 0xaa
 8002148:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 800214a:	4b0c      	ldr	r3, [pc, #48]	@ (800217c <FLASH_OB_GetRDP+0x3c>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2bcc      	cmp	r3, #204	@ 0xcc
 8002152:	d102      	bne.n	800215a <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8002154:	23cc      	movs	r3, #204	@ 0xcc
 8002156:	71fb      	strb	r3, [r7, #7]
 8002158:	e009      	b.n	800216e <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 800215a:	4b08      	ldr	r3, [pc, #32]	@ (800217c <FLASH_OB_GetRDP+0x3c>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2baa      	cmp	r3, #170	@ 0xaa
 8002162:	d102      	bne.n	800216a <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8002164:	23aa      	movs	r3, #170	@ 0xaa
 8002166:	71fb      	strb	r3, [r7, #7]
 8002168:	e001      	b.n	800216e <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 800216a:	2355      	movs	r3, #85	@ 0x55
 800216c:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 800216e:	79fb      	ldrb	r3, [r7, #7]
}
 8002170:	4618      	mov	r0, r3
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	40023c15 	.word	0x40023c15

08002180 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8002184:	4b05      	ldr	r3, [pc, #20]	@ (800219c <FLASH_OB_GetBOR+0x1c>)
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	b2db      	uxtb	r3, r3
 800218a:	f003 030c 	and.w	r3, r3, #12
 800218e:	b2db      	uxtb	r3, r3
}
 8002190:	4618      	mov	r0, r3
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	40023c14 	.word	0x40023c14

080021a0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80021a4:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d017      	beq.n	80021e0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80021b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a1c      	ldr	r2, [pc, #112]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021b6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80021ba:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80021bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a19      	ldr	r2, [pc, #100]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021c2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	4b17      	ldr	r3, [pc, #92]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a16      	ldr	r2, [pc, #88]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80021d2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021d4:	4b14      	ldr	r3, [pc, #80]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a13      	ldr	r2, [pc, #76]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021de:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80021e0:	4b11      	ldr	r3, [pc, #68]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d017      	beq.n	800221c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80021ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80021f6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80021f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002228 <FLASH_FlushCaches+0x88>)
 80021fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002202:	6013      	str	r3, [r2, #0]
 8002204:	4b08      	ldr	r3, [pc, #32]	@ (8002228 <FLASH_FlushCaches+0x88>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a07      	ldr	r2, [pc, #28]	@ (8002228 <FLASH_FlushCaches+0x88>)
 800220a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800220e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002210:	4b05      	ldr	r3, [pc, #20]	@ (8002228 <FLASH_FlushCaches+0x88>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a04      	ldr	r2, [pc, #16]	@ (8002228 <FLASH_FlushCaches+0x88>)
 8002216:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800221a:	6013      	str	r3, [r2, #0]
  }
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40023c00 	.word	0x40023c00

0800222c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800222c:	b480      	push	{r7}
 800222e:	b089      	sub	sp, #36	@ 0x24
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800223e:	2300      	movs	r3, #0
 8002240:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002242:	2300      	movs	r3, #0
 8002244:	61fb      	str	r3, [r7, #28]
 8002246:	e159      	b.n	80024fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002248:	2201      	movs	r2, #1
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	4013      	ands	r3, r2
 800225a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800225c:	693a      	ldr	r2, [r7, #16]
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	429a      	cmp	r2, r3
 8002262:	f040 8148 	bne.w	80024f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f003 0303 	and.w	r3, r3, #3
 800226e:	2b01      	cmp	r3, #1
 8002270:	d005      	beq.n	800227e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800227a:	2b02      	cmp	r3, #2
 800227c:	d130      	bne.n	80022e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	2203      	movs	r2, #3
 800228a:	fa02 f303 	lsl.w	r3, r2, r3
 800228e:	43db      	mvns	r3, r3
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	4013      	ands	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	68da      	ldr	r2, [r3, #12]
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022b4:	2201      	movs	r2, #1
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	4013      	ands	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	091b      	lsrs	r3, r3, #4
 80022ca:	f003 0201 	and.w	r2, r3, #1
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f003 0303 	and.w	r3, r3, #3
 80022e8:	2b03      	cmp	r3, #3
 80022ea:	d017      	beq.n	800231c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	2203      	movs	r2, #3
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	4013      	ands	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	689a      	ldr	r2, [r3, #8]
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	4313      	orrs	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 0303 	and.w	r3, r3, #3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d123      	bne.n	8002370 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	08da      	lsrs	r2, r3, #3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3208      	adds	r2, #8
 8002330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002334:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	f003 0307 	and.w	r3, r3, #7
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	220f      	movs	r2, #15
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	691a      	ldr	r2, [r3, #16]
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4313      	orrs	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	08da      	lsrs	r2, r3, #3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	3208      	adds	r2, #8
 800236a:	69b9      	ldr	r1, [r7, #24]
 800236c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	2203      	movs	r2, #3
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	43db      	mvns	r3, r3
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4013      	ands	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 0203 	and.w	r2, r3, #3
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4313      	orrs	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f000 80a2 	beq.w	80024f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	4b57      	ldr	r3, [pc, #348]	@ (8002514 <HAL_GPIO_Init+0x2e8>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ba:	4a56      	ldr	r2, [pc, #344]	@ (8002514 <HAL_GPIO_Init+0x2e8>)
 80023bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80023c2:	4b54      	ldr	r3, [pc, #336]	@ (8002514 <HAL_GPIO_Init+0x2e8>)
 80023c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023ce:	4a52      	ldr	r2, [pc, #328]	@ (8002518 <HAL_GPIO_Init+0x2ec>)
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	089b      	lsrs	r3, r3, #2
 80023d4:	3302      	adds	r3, #2
 80023d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	f003 0303 	and.w	r3, r3, #3
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	220f      	movs	r2, #15
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	43db      	mvns	r3, r3
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a49      	ldr	r2, [pc, #292]	@ (800251c <HAL_GPIO_Init+0x2f0>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d019      	beq.n	800242e <HAL_GPIO_Init+0x202>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a48      	ldr	r2, [pc, #288]	@ (8002520 <HAL_GPIO_Init+0x2f4>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d013      	beq.n	800242a <HAL_GPIO_Init+0x1fe>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a47      	ldr	r2, [pc, #284]	@ (8002524 <HAL_GPIO_Init+0x2f8>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d00d      	beq.n	8002426 <HAL_GPIO_Init+0x1fa>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a46      	ldr	r2, [pc, #280]	@ (8002528 <HAL_GPIO_Init+0x2fc>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d007      	beq.n	8002422 <HAL_GPIO_Init+0x1f6>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a45      	ldr	r2, [pc, #276]	@ (800252c <HAL_GPIO_Init+0x300>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d101      	bne.n	800241e <HAL_GPIO_Init+0x1f2>
 800241a:	2304      	movs	r3, #4
 800241c:	e008      	b.n	8002430 <HAL_GPIO_Init+0x204>
 800241e:	2307      	movs	r3, #7
 8002420:	e006      	b.n	8002430 <HAL_GPIO_Init+0x204>
 8002422:	2303      	movs	r3, #3
 8002424:	e004      	b.n	8002430 <HAL_GPIO_Init+0x204>
 8002426:	2302      	movs	r3, #2
 8002428:	e002      	b.n	8002430 <HAL_GPIO_Init+0x204>
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <HAL_GPIO_Init+0x204>
 800242e:	2300      	movs	r3, #0
 8002430:	69fa      	ldr	r2, [r7, #28]
 8002432:	f002 0203 	and.w	r2, r2, #3
 8002436:	0092      	lsls	r2, r2, #2
 8002438:	4093      	lsls	r3, r2
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	4313      	orrs	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002440:	4935      	ldr	r1, [pc, #212]	@ (8002518 <HAL_GPIO_Init+0x2ec>)
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	089b      	lsrs	r3, r3, #2
 8002446:	3302      	adds	r3, #2
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800244e:	4b38      	ldr	r3, [pc, #224]	@ (8002530 <HAL_GPIO_Init+0x304>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	43db      	mvns	r3, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4013      	ands	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002472:	4a2f      	ldr	r2, [pc, #188]	@ (8002530 <HAL_GPIO_Init+0x304>)
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002478:	4b2d      	ldr	r3, [pc, #180]	@ (8002530 <HAL_GPIO_Init+0x304>)
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	43db      	mvns	r3, r3
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	4013      	ands	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d003      	beq.n	800249c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	4313      	orrs	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800249c:	4a24      	ldr	r2, [pc, #144]	@ (8002530 <HAL_GPIO_Init+0x304>)
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024a2:	4b23      	ldr	r3, [pc, #140]	@ (8002530 <HAL_GPIO_Init+0x304>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	43db      	mvns	r3, r3
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	4013      	ands	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d003      	beq.n	80024c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002530 <HAL_GPIO_Init+0x304>)
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024cc:	4b18      	ldr	r3, [pc, #96]	@ (8002530 <HAL_GPIO_Init+0x304>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	43db      	mvns	r3, r3
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	4013      	ands	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d003      	beq.n	80024f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002530 <HAL_GPIO_Init+0x304>)
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	3301      	adds	r3, #1
 80024fa:	61fb      	str	r3, [r7, #28]
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	2b0f      	cmp	r3, #15
 8002500:	f67f aea2 	bls.w	8002248 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002504:	bf00      	nop
 8002506:	bf00      	nop
 8002508:	3724      	adds	r7, #36	@ 0x24
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	40023800 	.word	0x40023800
 8002518:	40013800 	.word	0x40013800
 800251c:	40020000 	.word	0x40020000
 8002520:	40020400 	.word	0x40020400
 8002524:	40020800 	.word	0x40020800
 8002528:	40020c00 	.word	0x40020c00
 800252c:	40021000 	.word	0x40021000
 8002530:	40013c00 	.word	0x40013c00

08002534 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	460b      	mov	r3, r1
 800253e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	691a      	ldr	r2, [r3, #16]
 8002544:	887b      	ldrh	r3, [r7, #2]
 8002546:	4013      	ands	r3, r2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d002      	beq.n	8002552 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800254c:	2301      	movs	r3, #1
 800254e:	73fb      	strb	r3, [r7, #15]
 8002550:	e001      	b.n	8002556 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002552:	2300      	movs	r3, #0
 8002554:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002556:	7bfb      	ldrb	r3, [r7, #15]
}
 8002558:	4618      	mov	r0, r3
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	460b      	mov	r3, r1
 800256e:	807b      	strh	r3, [r7, #2]
 8002570:	4613      	mov	r3, r2
 8002572:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002574:	787b      	ldrb	r3, [r7, #1]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800257a:	887a      	ldrh	r2, [r7, #2]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002580:	e003      	b.n	800258a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002582:	887b      	ldrh	r3, [r7, #2]
 8002584:	041a      	lsls	r2, r3, #16
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	619a      	str	r2, [r3, #24]
}
 800258a:	bf00      	nop
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
	...

08002598 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e267      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d075      	beq.n	80026a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025b6:	4b88      	ldr	r3, [pc, #544]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 030c 	and.w	r3, r3, #12
 80025be:	2b04      	cmp	r3, #4
 80025c0:	d00c      	beq.n	80025dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025c2:	4b85      	ldr	r3, [pc, #532]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025ca:	2b08      	cmp	r3, #8
 80025cc:	d112      	bne.n	80025f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025ce:	4b82      	ldr	r3, [pc, #520]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025da:	d10b      	bne.n	80025f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025dc:	4b7e      	ldr	r3, [pc, #504]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d05b      	beq.n	80026a0 <HAL_RCC_OscConfig+0x108>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d157      	bne.n	80026a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e242      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025fc:	d106      	bne.n	800260c <HAL_RCC_OscConfig+0x74>
 80025fe:	4b76      	ldr	r3, [pc, #472]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a75      	ldr	r2, [pc, #468]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	e01d      	b.n	8002648 <HAL_RCC_OscConfig+0xb0>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002614:	d10c      	bne.n	8002630 <HAL_RCC_OscConfig+0x98>
 8002616:	4b70      	ldr	r3, [pc, #448]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a6f      	ldr	r2, [pc, #444]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 800261c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	4b6d      	ldr	r3, [pc, #436]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a6c      	ldr	r2, [pc, #432]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800262c:	6013      	str	r3, [r2, #0]
 800262e:	e00b      	b.n	8002648 <HAL_RCC_OscConfig+0xb0>
 8002630:	4b69      	ldr	r3, [pc, #420]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a68      	ldr	r2, [pc, #416]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800263a:	6013      	str	r3, [r2, #0]
 800263c:	4b66      	ldr	r3, [pc, #408]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a65      	ldr	r2, [pc, #404]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002642:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002646:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d013      	beq.n	8002678 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002650:	f7ff f93c 	bl	80018cc <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002658:	f7ff f938 	bl	80018cc <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b64      	cmp	r3, #100	@ 0x64
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e207      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800266a:	4b5b      	ldr	r3, [pc, #364]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d0f0      	beq.n	8002658 <HAL_RCC_OscConfig+0xc0>
 8002676:	e014      	b.n	80026a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002678:	f7ff f928 	bl	80018cc <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002680:	f7ff f924 	bl	80018cc <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b64      	cmp	r3, #100	@ 0x64
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e1f3      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002692:	4b51      	ldr	r3, [pc, #324]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f0      	bne.n	8002680 <HAL_RCC_OscConfig+0xe8>
 800269e:	e000      	b.n	80026a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d063      	beq.n	8002776 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026ae:	4b4a      	ldr	r3, [pc, #296]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 030c 	and.w	r3, r3, #12
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00b      	beq.n	80026d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026ba:	4b47      	ldr	r3, [pc, #284]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026c2:	2b08      	cmp	r3, #8
 80026c4:	d11c      	bne.n	8002700 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026c6:	4b44      	ldr	r3, [pc, #272]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d116      	bne.n	8002700 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026d2:	4b41      	ldr	r3, [pc, #260]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d005      	beq.n	80026ea <HAL_RCC_OscConfig+0x152>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d001      	beq.n	80026ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e1c7      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ea:	4b3b      	ldr	r3, [pc, #236]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	691b      	ldr	r3, [r3, #16]
 80026f6:	00db      	lsls	r3, r3, #3
 80026f8:	4937      	ldr	r1, [pc, #220]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026fe:	e03a      	b.n	8002776 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d020      	beq.n	800274a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002708:	4b34      	ldr	r3, [pc, #208]	@ (80027dc <HAL_RCC_OscConfig+0x244>)
 800270a:	2201      	movs	r2, #1
 800270c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270e:	f7ff f8dd 	bl	80018cc <HAL_GetTick>
 8002712:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002714:	e008      	b.n	8002728 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002716:	f7ff f8d9 	bl	80018cc <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d901      	bls.n	8002728 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e1a8      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002728:	4b2b      	ldr	r3, [pc, #172]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0302 	and.w	r3, r3, #2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d0f0      	beq.n	8002716 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002734:	4b28      	ldr	r3, [pc, #160]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	00db      	lsls	r3, r3, #3
 8002742:	4925      	ldr	r1, [pc, #148]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 8002744:	4313      	orrs	r3, r2
 8002746:	600b      	str	r3, [r1, #0]
 8002748:	e015      	b.n	8002776 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800274a:	4b24      	ldr	r3, [pc, #144]	@ (80027dc <HAL_RCC_OscConfig+0x244>)
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002750:	f7ff f8bc 	bl	80018cc <HAL_GetTick>
 8002754:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002758:	f7ff f8b8 	bl	80018cc <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b02      	cmp	r3, #2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e187      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800276a:	4b1b      	ldr	r3, [pc, #108]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d1f0      	bne.n	8002758 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	2b00      	cmp	r3, #0
 8002780:	d036      	beq.n	80027f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d016      	beq.n	80027b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800278a:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <HAL_RCC_OscConfig+0x248>)
 800278c:	2201      	movs	r2, #1
 800278e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002790:	f7ff f89c 	bl	80018cc <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002798:	f7ff f898 	bl	80018cc <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e167      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027aa:	4b0b      	ldr	r3, [pc, #44]	@ (80027d8 <HAL_RCC_OscConfig+0x240>)
 80027ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d0f0      	beq.n	8002798 <HAL_RCC_OscConfig+0x200>
 80027b6:	e01b      	b.n	80027f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027b8:	4b09      	ldr	r3, [pc, #36]	@ (80027e0 <HAL_RCC_OscConfig+0x248>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027be:	f7ff f885 	bl	80018cc <HAL_GetTick>
 80027c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027c4:	e00e      	b.n	80027e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027c6:	f7ff f881 	bl	80018cc <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d907      	bls.n	80027e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e150      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
 80027d8:	40023800 	.word	0x40023800
 80027dc:	42470000 	.word	0x42470000
 80027e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027e4:	4b88      	ldr	r3, [pc, #544]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 80027e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1ea      	bne.n	80027c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0304 	and.w	r3, r3, #4
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 8097 	beq.w	800292c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027fe:	2300      	movs	r3, #0
 8002800:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002802:	4b81      	ldr	r3, [pc, #516]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10f      	bne.n	800282e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	60bb      	str	r3, [r7, #8]
 8002812:	4b7d      	ldr	r3, [pc, #500]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002816:	4a7c      	ldr	r2, [pc, #496]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800281c:	6413      	str	r3, [r2, #64]	@ 0x40
 800281e:	4b7a      	ldr	r3, [pc, #488]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002826:	60bb      	str	r3, [r7, #8]
 8002828:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800282a:	2301      	movs	r3, #1
 800282c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800282e:	4b77      	ldr	r3, [pc, #476]	@ (8002a0c <HAL_RCC_OscConfig+0x474>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002836:	2b00      	cmp	r3, #0
 8002838:	d118      	bne.n	800286c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800283a:	4b74      	ldr	r3, [pc, #464]	@ (8002a0c <HAL_RCC_OscConfig+0x474>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a73      	ldr	r2, [pc, #460]	@ (8002a0c <HAL_RCC_OscConfig+0x474>)
 8002840:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002844:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002846:	f7ff f841 	bl	80018cc <HAL_GetTick>
 800284a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800284c:	e008      	b.n	8002860 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800284e:	f7ff f83d 	bl	80018cc <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b02      	cmp	r3, #2
 800285a:	d901      	bls.n	8002860 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e10c      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002860:	4b6a      	ldr	r3, [pc, #424]	@ (8002a0c <HAL_RCC_OscConfig+0x474>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002868:	2b00      	cmp	r3, #0
 800286a:	d0f0      	beq.n	800284e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d106      	bne.n	8002882 <HAL_RCC_OscConfig+0x2ea>
 8002874:	4b64      	ldr	r3, [pc, #400]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002876:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002878:	4a63      	ldr	r2, [pc, #396]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 800287a:	f043 0301 	orr.w	r3, r3, #1
 800287e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002880:	e01c      	b.n	80028bc <HAL_RCC_OscConfig+0x324>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	2b05      	cmp	r3, #5
 8002888:	d10c      	bne.n	80028a4 <HAL_RCC_OscConfig+0x30c>
 800288a:	4b5f      	ldr	r3, [pc, #380]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 800288c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800288e:	4a5e      	ldr	r2, [pc, #376]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002890:	f043 0304 	orr.w	r3, r3, #4
 8002894:	6713      	str	r3, [r2, #112]	@ 0x70
 8002896:	4b5c      	ldr	r3, [pc, #368]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800289a:	4a5b      	ldr	r2, [pc, #364]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 800289c:	f043 0301 	orr.w	r3, r3, #1
 80028a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028a2:	e00b      	b.n	80028bc <HAL_RCC_OscConfig+0x324>
 80028a4:	4b58      	ldr	r3, [pc, #352]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 80028a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028a8:	4a57      	ldr	r2, [pc, #348]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 80028aa:	f023 0301 	bic.w	r3, r3, #1
 80028ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80028b0:	4b55      	ldr	r3, [pc, #340]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 80028b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b4:	4a54      	ldr	r2, [pc, #336]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 80028b6:	f023 0304 	bic.w	r3, r3, #4
 80028ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d015      	beq.n	80028f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c4:	f7ff f802 	bl	80018cc <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ca:	e00a      	b.n	80028e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028cc:	f7fe fffe 	bl	80018cc <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028da:	4293      	cmp	r3, r2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e0cb      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028e2:	4b49      	ldr	r3, [pc, #292]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 80028e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d0ee      	beq.n	80028cc <HAL_RCC_OscConfig+0x334>
 80028ee:	e014      	b.n	800291a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028f0:	f7fe ffec 	bl	80018cc <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028f6:	e00a      	b.n	800290e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028f8:	f7fe ffe8 	bl	80018cc <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002906:	4293      	cmp	r3, r2
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e0b5      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800290e:	4b3e      	ldr	r3, [pc, #248]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1ee      	bne.n	80028f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800291a:	7dfb      	ldrb	r3, [r7, #23]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d105      	bne.n	800292c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002920:	4b39      	ldr	r3, [pc, #228]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	4a38      	ldr	r2, [pc, #224]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002926:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800292a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 80a1 	beq.w	8002a78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002936:	4b34      	ldr	r3, [pc, #208]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f003 030c 	and.w	r3, r3, #12
 800293e:	2b08      	cmp	r3, #8
 8002940:	d05c      	beq.n	80029fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	2b02      	cmp	r3, #2
 8002948:	d141      	bne.n	80029ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800294a:	4b31      	ldr	r3, [pc, #196]	@ (8002a10 <HAL_RCC_OscConfig+0x478>)
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002950:	f7fe ffbc 	bl	80018cc <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002958:	f7fe ffb8 	bl	80018cc <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e087      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800296a:	4b27      	ldr	r3, [pc, #156]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1f0      	bne.n	8002958 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	69da      	ldr	r2, [r3, #28]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	431a      	orrs	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002984:	019b      	lsls	r3, r3, #6
 8002986:	431a      	orrs	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298c:	085b      	lsrs	r3, r3, #1
 800298e:	3b01      	subs	r3, #1
 8002990:	041b      	lsls	r3, r3, #16
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002998:	061b      	lsls	r3, r3, #24
 800299a:	491b      	ldr	r1, [pc, #108]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 800299c:	4313      	orrs	r3, r2
 800299e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a10 <HAL_RCC_OscConfig+0x478>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a6:	f7fe ff91 	bl	80018cc <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ac:	e008      	b.n	80029c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ae:	f7fe ff8d 	bl	80018cc <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e05c      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029c0:	4b11      	ldr	r3, [pc, #68]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d0f0      	beq.n	80029ae <HAL_RCC_OscConfig+0x416>
 80029cc:	e054      	b.n	8002a78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ce:	4b10      	ldr	r3, [pc, #64]	@ (8002a10 <HAL_RCC_OscConfig+0x478>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d4:	f7fe ff7a 	bl	80018cc <HAL_GetTick>
 80029d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029da:	e008      	b.n	80029ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029dc:	f7fe ff76 	bl	80018cc <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e045      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ee:	4b06      	ldr	r3, [pc, #24]	@ (8002a08 <HAL_RCC_OscConfig+0x470>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1f0      	bne.n	80029dc <HAL_RCC_OscConfig+0x444>
 80029fa:	e03d      	b.n	8002a78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d107      	bne.n	8002a14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e038      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40007000 	.word	0x40007000
 8002a10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a14:	4b1b      	ldr	r3, [pc, #108]	@ (8002a84 <HAL_RCC_OscConfig+0x4ec>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d028      	beq.n	8002a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d121      	bne.n	8002a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d11a      	bne.n	8002a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a44:	4013      	ands	r3, r2
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d111      	bne.n	8002a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5a:	085b      	lsrs	r3, r3, #1
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d107      	bne.n	8002a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d001      	beq.n	8002a78 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e000      	b.n	8002a7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40023800 	.word	0x40023800

08002a88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e0cc      	b.n	8002c36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a9c:	4b68      	ldr	r3, [pc, #416]	@ (8002c40 <HAL_RCC_ClockConfig+0x1b8>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0307 	and.w	r3, r3, #7
 8002aa4:	683a      	ldr	r2, [r7, #0]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d90c      	bls.n	8002ac4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aaa:	4b65      	ldr	r3, [pc, #404]	@ (8002c40 <HAL_RCC_ClockConfig+0x1b8>)
 8002aac:	683a      	ldr	r2, [r7, #0]
 8002aae:	b2d2      	uxtb	r2, r2
 8002ab0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab2:	4b63      	ldr	r3, [pc, #396]	@ (8002c40 <HAL_RCC_ClockConfig+0x1b8>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0307 	and.w	r3, r3, #7
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d001      	beq.n	8002ac4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e0b8      	b.n	8002c36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d020      	beq.n	8002b12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002adc:	4b59      	ldr	r3, [pc, #356]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	4a58      	ldr	r2, [pc, #352]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ae6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0308 	and.w	r3, r3, #8
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d005      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002af4:	4b53      	ldr	r3, [pc, #332]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	4a52      	ldr	r2, [pc, #328]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002afa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002afe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b00:	4b50      	ldr	r3, [pc, #320]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	494d      	ldr	r1, [pc, #308]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d044      	beq.n	8002ba8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d107      	bne.n	8002b36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b26:	4b47      	ldr	r3, [pc, #284]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d119      	bne.n	8002b66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e07f      	b.n	8002c36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d003      	beq.n	8002b46 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b42:	2b03      	cmp	r3, #3
 8002b44:	d107      	bne.n	8002b56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b46:	4b3f      	ldr	r3, [pc, #252]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d109      	bne.n	8002b66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e06f      	b.n	8002c36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b56:	4b3b      	ldr	r3, [pc, #236]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e067      	b.n	8002c36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b66:	4b37      	ldr	r3, [pc, #220]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f023 0203 	bic.w	r2, r3, #3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	4934      	ldr	r1, [pc, #208]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b78:	f7fe fea8 	bl	80018cc <HAL_GetTick>
 8002b7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b7e:	e00a      	b.n	8002b96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b80:	f7fe fea4 	bl	80018cc <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e04f      	b.n	8002c36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b96:	4b2b      	ldr	r3, [pc, #172]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 020c 	and.w	r2, r3, #12
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d1eb      	bne.n	8002b80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ba8:	4b25      	ldr	r3, [pc, #148]	@ (8002c40 <HAL_RCC_ClockConfig+0x1b8>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0307 	and.w	r3, r3, #7
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d20c      	bcs.n	8002bd0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bb6:	4b22      	ldr	r3, [pc, #136]	@ (8002c40 <HAL_RCC_ClockConfig+0x1b8>)
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	b2d2      	uxtb	r2, r2
 8002bbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bbe:	4b20      	ldr	r3, [pc, #128]	@ (8002c40 <HAL_RCC_ClockConfig+0x1b8>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0307 	and.w	r3, r3, #7
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d001      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e032      	b.n	8002c36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d008      	beq.n	8002bee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bdc:	4b19      	ldr	r3, [pc, #100]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	4916      	ldr	r1, [pc, #88]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0308 	and.w	r3, r3, #8
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d009      	beq.n	8002c0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bfa:	4b12      	ldr	r3, [pc, #72]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	691b      	ldr	r3, [r3, #16]
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	490e      	ldr	r1, [pc, #56]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c0e:	f000 f821 	bl	8002c54 <HAL_RCC_GetSysClockFreq>
 8002c12:	4602      	mov	r2, r0
 8002c14:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <HAL_RCC_ClockConfig+0x1bc>)
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	091b      	lsrs	r3, r3, #4
 8002c1a:	f003 030f 	and.w	r3, r3, #15
 8002c1e:	490a      	ldr	r1, [pc, #40]	@ (8002c48 <HAL_RCC_ClockConfig+0x1c0>)
 8002c20:	5ccb      	ldrb	r3, [r1, r3]
 8002c22:	fa22 f303 	lsr.w	r3, r2, r3
 8002c26:	4a09      	ldr	r2, [pc, #36]	@ (8002c4c <HAL_RCC_ClockConfig+0x1c4>)
 8002c28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c2a:	4b09      	ldr	r3, [pc, #36]	@ (8002c50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7fe fe08 	bl	8001844 <HAL_InitTick>

  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	40023c00 	.word	0x40023c00
 8002c44:	40023800 	.word	0x40023800
 8002c48:	0800478c 	.word	0x0800478c
 8002c4c:	2000000c 	.word	0x2000000c
 8002c50:	20000010 	.word	0x20000010

08002c54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c58:	b090      	sub	sp, #64	@ 0x40
 8002c5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c6c:	4b59      	ldr	r3, [pc, #356]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f003 030c 	and.w	r3, r3, #12
 8002c74:	2b08      	cmp	r3, #8
 8002c76:	d00d      	beq.n	8002c94 <HAL_RCC_GetSysClockFreq+0x40>
 8002c78:	2b08      	cmp	r3, #8
 8002c7a:	f200 80a1 	bhi.w	8002dc0 <HAL_RCC_GetSysClockFreq+0x16c>
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d002      	beq.n	8002c88 <HAL_RCC_GetSysClockFreq+0x34>
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	d003      	beq.n	8002c8e <HAL_RCC_GetSysClockFreq+0x3a>
 8002c86:	e09b      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c88:	4b53      	ldr	r3, [pc, #332]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c8c:	e09b      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c8e:	4b53      	ldr	r3, [pc, #332]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0x188>)
 8002c90:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c92:	e098      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c94:	4b4f      	ldr	r3, [pc, #316]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c9c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c9e:	4b4d      	ldr	r3, [pc, #308]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d028      	beq.n	8002cfc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002caa:	4b4a      	ldr	r3, [pc, #296]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	099b      	lsrs	r3, r3, #6
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	623b      	str	r3, [r7, #32]
 8002cb4:	627a      	str	r2, [r7, #36]	@ 0x24
 8002cb6:	6a3b      	ldr	r3, [r7, #32]
 8002cb8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	4b47      	ldr	r3, [pc, #284]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0x188>)
 8002cc0:	fb03 f201 	mul.w	r2, r3, r1
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	fb00 f303 	mul.w	r3, r0, r3
 8002cca:	4413      	add	r3, r2
 8002ccc:	4a43      	ldr	r2, [pc, #268]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0x188>)
 8002cce:	fba0 1202 	umull	r1, r2, r0, r2
 8002cd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002cd4:	460a      	mov	r2, r1
 8002cd6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002cd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cda:	4413      	add	r3, r2
 8002cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	61bb      	str	r3, [r7, #24]
 8002ce4:	61fa      	str	r2, [r7, #28]
 8002ce6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002cee:	f7fd facf 	bl	8000290 <__aeabi_uldivmod>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cfa:	e053      	b.n	8002da4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cfc:	4b35      	ldr	r3, [pc, #212]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	099b      	lsrs	r3, r3, #6
 8002d02:	2200      	movs	r2, #0
 8002d04:	613b      	str	r3, [r7, #16]
 8002d06:	617a      	str	r2, [r7, #20]
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002d0e:	f04f 0b00 	mov.w	fp, #0
 8002d12:	4652      	mov	r2, sl
 8002d14:	465b      	mov	r3, fp
 8002d16:	f04f 0000 	mov.w	r0, #0
 8002d1a:	f04f 0100 	mov.w	r1, #0
 8002d1e:	0159      	lsls	r1, r3, #5
 8002d20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d24:	0150      	lsls	r0, r2, #5
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	ebb2 080a 	subs.w	r8, r2, sl
 8002d2e:	eb63 090b 	sbc.w	r9, r3, fp
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	f04f 0300 	mov.w	r3, #0
 8002d3a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002d3e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002d42:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002d46:	ebb2 0408 	subs.w	r4, r2, r8
 8002d4a:	eb63 0509 	sbc.w	r5, r3, r9
 8002d4e:	f04f 0200 	mov.w	r2, #0
 8002d52:	f04f 0300 	mov.w	r3, #0
 8002d56:	00eb      	lsls	r3, r5, #3
 8002d58:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d5c:	00e2      	lsls	r2, r4, #3
 8002d5e:	4614      	mov	r4, r2
 8002d60:	461d      	mov	r5, r3
 8002d62:	eb14 030a 	adds.w	r3, r4, sl
 8002d66:	603b      	str	r3, [r7, #0]
 8002d68:	eb45 030b 	adc.w	r3, r5, fp
 8002d6c:	607b      	str	r3, [r7, #4]
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	f04f 0300 	mov.w	r3, #0
 8002d76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d7a:	4629      	mov	r1, r5
 8002d7c:	028b      	lsls	r3, r1, #10
 8002d7e:	4621      	mov	r1, r4
 8002d80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d84:	4621      	mov	r1, r4
 8002d86:	028a      	lsls	r2, r1, #10
 8002d88:	4610      	mov	r0, r2
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d8e:	2200      	movs	r2, #0
 8002d90:	60bb      	str	r3, [r7, #8]
 8002d92:	60fa      	str	r2, [r7, #12]
 8002d94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d98:	f7fd fa7a 	bl	8000290 <__aeabi_uldivmod>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	460b      	mov	r3, r1
 8002da0:	4613      	mov	r3, r2
 8002da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002da4:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	0c1b      	lsrs	r3, r3, #16
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	3301      	adds	r3, #1
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002db4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dbc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002dbe:	e002      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002dc0:	4b05      	ldr	r3, [pc, #20]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002dc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002dc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3740      	adds	r7, #64	@ 0x40
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	00f42400 	.word	0x00f42400
 8002ddc:	017d7840 	.word	0x017d7840

08002de0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002de4:	4b03      	ldr	r3, [pc, #12]	@ (8002df4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002de6:	681b      	ldr	r3, [r3, #0]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	2000000c 	.word	0x2000000c

08002df8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dfc:	f7ff fff0 	bl	8002de0 <HAL_RCC_GetHCLKFreq>
 8002e00:	4602      	mov	r2, r0
 8002e02:	4b05      	ldr	r3, [pc, #20]	@ (8002e18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	0a9b      	lsrs	r3, r3, #10
 8002e08:	f003 0307 	and.w	r3, r3, #7
 8002e0c:	4903      	ldr	r1, [pc, #12]	@ (8002e1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e0e:	5ccb      	ldrb	r3, [r1, r3]
 8002e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	0800479c 	.word	0x0800479c

08002e20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e24:	f7ff ffdc 	bl	8002de0 <HAL_RCC_GetHCLKFreq>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	4b05      	ldr	r3, [pc, #20]	@ (8002e40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	0b5b      	lsrs	r3, r3, #13
 8002e30:	f003 0307 	and.w	r3, r3, #7
 8002e34:	4903      	ldr	r1, [pc, #12]	@ (8002e44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e36:	5ccb      	ldrb	r3, [r1, r3]
 8002e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40023800 	.word	0x40023800
 8002e44:	0800479c 	.word	0x0800479c

08002e48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e042      	b.n	8002ee0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d106      	bne.n	8002e74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7fe fba8 	bl	80015c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2224      	movs	r2, #36	@ 0x24
 8002e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	68da      	ldr	r2, [r3, #12]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f000 fa09 	bl	80032a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	691a      	ldr	r2, [r3, #16]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ea0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	695a      	ldr	r2, [r3, #20]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002eb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68da      	ldr	r2, [r3, #12]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ec0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2220      	movs	r2, #32
 8002ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3708      	adds	r7, #8
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08a      	sub	sp, #40	@ 0x28
 8002eec:	af02      	add	r7, sp, #8
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	603b      	str	r3, [r7, #0]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	2b20      	cmp	r3, #32
 8002f06:	d175      	bne.n	8002ff4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d002      	beq.n	8002f14 <HAL_UART_Transmit+0x2c>
 8002f0e:	88fb      	ldrh	r3, [r7, #6]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d101      	bne.n	8002f18 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e06e      	b.n	8002ff6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2221      	movs	r2, #33	@ 0x21
 8002f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f26:	f7fe fcd1 	bl	80018cc <HAL_GetTick>
 8002f2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	88fa      	ldrh	r2, [r7, #6]
 8002f30:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	88fa      	ldrh	r2, [r7, #6]
 8002f36:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f40:	d108      	bne.n	8002f54 <HAL_UART_Transmit+0x6c>
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d104      	bne.n	8002f54 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	61bb      	str	r3, [r7, #24]
 8002f52:	e003      	b.n	8002f5c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f5c:	e02e      	b.n	8002fbc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2200      	movs	r2, #0
 8002f66:	2180      	movs	r1, #128	@ 0x80
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f000 f8df 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d005      	beq.n	8002f80 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2220      	movs	r2, #32
 8002f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e03a      	b.n	8002ff6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d10b      	bne.n	8002f9e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	881b      	ldrh	r3, [r3, #0]
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f94:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	3302      	adds	r3, #2
 8002f9a:	61bb      	str	r3, [r7, #24]
 8002f9c:	e007      	b.n	8002fae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	781a      	ldrb	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	3301      	adds	r3, #1
 8002fac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1cb      	bne.n	8002f5e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	2140      	movs	r1, #64	@ 0x40
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	f000 f8ab 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d005      	beq.n	8002fe8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2220      	movs	r2, #32
 8002fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e006      	b.n	8002ff6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2220      	movs	r2, #32
 8002fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	e000      	b.n	8002ff6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002ff4:	2302      	movs	r3, #2
  }
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3720      	adds	r7, #32
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b08a      	sub	sp, #40	@ 0x28
 8003002:	af02      	add	r7, sp, #8
 8003004:	60f8      	str	r0, [r7, #12]
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	603b      	str	r3, [r7, #0]
 800300a:	4613      	mov	r3, r2
 800300c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800300e:	2300      	movs	r3, #0
 8003010:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b20      	cmp	r3, #32
 800301c:	f040 8081 	bne.w	8003122 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d002      	beq.n	800302c <HAL_UART_Receive+0x2e>
 8003026:	88fb      	ldrh	r3, [r7, #6]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e079      	b.n	8003124 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2222      	movs	r2, #34	@ 0x22
 800303a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003044:	f7fe fc42 	bl	80018cc <HAL_GetTick>
 8003048:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	88fa      	ldrh	r2, [r7, #6]
 800304e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	88fa      	ldrh	r2, [r7, #6]
 8003054:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800305e:	d108      	bne.n	8003072 <HAL_UART_Receive+0x74>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	691b      	ldr	r3, [r3, #16]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d104      	bne.n	8003072 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003068:	2300      	movs	r3, #0
 800306a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	61bb      	str	r3, [r7, #24]
 8003070:	e003      	b.n	800307a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003076:	2300      	movs	r3, #0
 8003078:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800307a:	e047      	b.n	800310c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	2200      	movs	r2, #0
 8003084:	2120      	movs	r1, #32
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 f850 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d005      	beq.n	800309e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2220      	movs	r2, #32
 8003096:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e042      	b.n	8003124 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d10c      	bne.n	80030be <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	3302      	adds	r3, #2
 80030ba:	61bb      	str	r3, [r7, #24]
 80030bc:	e01f      	b.n	80030fe <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030c6:	d007      	beq.n	80030d8 <HAL_UART_Receive+0xda>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10a      	bne.n	80030e6 <HAL_UART_Receive+0xe8>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d106      	bne.n	80030e6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	b2da      	uxtb	r2, r3
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	701a      	strb	r2, [r3, #0]
 80030e4:	e008      	b.n	80030f8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	3301      	adds	r3, #1
 80030fc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003102:	b29b      	uxth	r3, r3
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003110:	b29b      	uxth	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1b2      	bne.n	800307c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2220      	movs	r2, #32
 800311a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800311e:	2300      	movs	r3, #0
 8003120:	e000      	b.n	8003124 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003122:	2302      	movs	r3, #2
  }
}
 8003124:	4618      	mov	r0, r3
 8003126:	3720      	adds	r7, #32
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	603b      	str	r3, [r7, #0]
 8003138:	4613      	mov	r3, r2
 800313a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800313c:	e03b      	b.n	80031b6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800313e:	6a3b      	ldr	r3, [r7, #32]
 8003140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003144:	d037      	beq.n	80031b6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003146:	f7fe fbc1 	bl	80018cc <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	6a3a      	ldr	r2, [r7, #32]
 8003152:	429a      	cmp	r2, r3
 8003154:	d302      	bcc.n	800315c <UART_WaitOnFlagUntilTimeout+0x30>
 8003156:	6a3b      	ldr	r3, [r7, #32]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e03a      	b.n	80031d6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	f003 0304 	and.w	r3, r3, #4
 800316a:	2b00      	cmp	r3, #0
 800316c:	d023      	beq.n	80031b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	2b80      	cmp	r3, #128	@ 0x80
 8003172:	d020      	beq.n	80031b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	2b40      	cmp	r3, #64	@ 0x40
 8003178:	d01d      	beq.n	80031b6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0308 	and.w	r3, r3, #8
 8003184:	2b08      	cmp	r3, #8
 8003186:	d116      	bne.n	80031b6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003188:	2300      	movs	r3, #0
 800318a:	617b      	str	r3, [r7, #20]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	617b      	str	r3, [r7, #20]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	617b      	str	r3, [r7, #20]
 800319c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f000 f81d 	bl	80031de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2208      	movs	r2, #8
 80031a8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e00f      	b.n	80031d6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	4013      	ands	r3, r2
 80031c0:	68ba      	ldr	r2, [r7, #8]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	bf0c      	ite	eq
 80031c6:	2301      	moveq	r3, #1
 80031c8:	2300      	movne	r3, #0
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	461a      	mov	r2, r3
 80031ce:	79fb      	ldrb	r3, [r7, #7]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d0b4      	beq.n	800313e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3718      	adds	r7, #24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}

080031de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031de:	b480      	push	{r7}
 80031e0:	b095      	sub	sp, #84	@ 0x54
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	330c      	adds	r3, #12
 80031ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f0:	e853 3f00 	ldrex	r3, [r3]
 80031f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80031f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80031fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	330c      	adds	r3, #12
 8003204:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003206:	643a      	str	r2, [r7, #64]	@ 0x40
 8003208:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800320c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800320e:	e841 2300 	strex	r3, r2, [r1]
 8003212:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1e5      	bne.n	80031e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	3314      	adds	r3, #20
 8003220:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003222:	6a3b      	ldr	r3, [r7, #32]
 8003224:	e853 3f00 	ldrex	r3, [r3]
 8003228:	61fb      	str	r3, [r7, #28]
   return(result);
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	f023 0301 	bic.w	r3, r3, #1
 8003230:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	3314      	adds	r3, #20
 8003238:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800323a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800323c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003240:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003242:	e841 2300 	strex	r3, r2, [r1]
 8003246:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324a:	2b00      	cmp	r3, #0
 800324c:	d1e5      	bne.n	800321a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003252:	2b01      	cmp	r3, #1
 8003254:	d119      	bne.n	800328a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	330c      	adds	r3, #12
 800325c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	e853 3f00 	ldrex	r3, [r3]
 8003264:	60bb      	str	r3, [r7, #8]
   return(result);
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	f023 0310 	bic.w	r3, r3, #16
 800326c:	647b      	str	r3, [r7, #68]	@ 0x44
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	330c      	adds	r3, #12
 8003274:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003276:	61ba      	str	r2, [r7, #24]
 8003278:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327a:	6979      	ldr	r1, [r7, #20]
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	e841 2300 	strex	r3, r2, [r1]
 8003282:	613b      	str	r3, [r7, #16]
   return(result);
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1e5      	bne.n	8003256 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2220      	movs	r2, #32
 800328e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003298:	bf00      	nop
 800329a:	3754      	adds	r7, #84	@ 0x54
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032a8:	b0c0      	sub	sp, #256	@ 0x100
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80032bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c0:	68d9      	ldr	r1, [r3, #12]
 80032c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	ea40 0301 	orr.w	r3, r0, r1
 80032cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80032ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032d2:	689a      	ldr	r2, [r3, #8]
 80032d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	431a      	orrs	r2, r3
 80032dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	431a      	orrs	r2, r3
 80032e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80032f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80032fc:	f021 010c 	bic.w	r1, r1, #12
 8003300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800330a:	430b      	orrs	r3, r1
 800330c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800330e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800331a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800331e:	6999      	ldr	r1, [r3, #24]
 8003320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	ea40 0301 	orr.w	r3, r0, r1
 800332a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800332c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	4b8f      	ldr	r3, [pc, #572]	@ (8003570 <UART_SetConfig+0x2cc>)
 8003334:	429a      	cmp	r2, r3
 8003336:	d005      	beq.n	8003344 <UART_SetConfig+0xa0>
 8003338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4b8d      	ldr	r3, [pc, #564]	@ (8003574 <UART_SetConfig+0x2d0>)
 8003340:	429a      	cmp	r2, r3
 8003342:	d104      	bne.n	800334e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003344:	f7ff fd6c 	bl	8002e20 <HAL_RCC_GetPCLK2Freq>
 8003348:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800334c:	e003      	b.n	8003356 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800334e:	f7ff fd53 	bl	8002df8 <HAL_RCC_GetPCLK1Freq>
 8003352:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800335a:	69db      	ldr	r3, [r3, #28]
 800335c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003360:	f040 810c 	bne.w	800357c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003364:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003368:	2200      	movs	r2, #0
 800336a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800336e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003372:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003376:	4622      	mov	r2, r4
 8003378:	462b      	mov	r3, r5
 800337a:	1891      	adds	r1, r2, r2
 800337c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800337e:	415b      	adcs	r3, r3
 8003380:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003382:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003386:	4621      	mov	r1, r4
 8003388:	eb12 0801 	adds.w	r8, r2, r1
 800338c:	4629      	mov	r1, r5
 800338e:	eb43 0901 	adc.w	r9, r3, r1
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	f04f 0300 	mov.w	r3, #0
 800339a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800339e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033a6:	4690      	mov	r8, r2
 80033a8:	4699      	mov	r9, r3
 80033aa:	4623      	mov	r3, r4
 80033ac:	eb18 0303 	adds.w	r3, r8, r3
 80033b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80033b4:	462b      	mov	r3, r5
 80033b6:	eb49 0303 	adc.w	r3, r9, r3
 80033ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80033be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80033ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80033ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80033d2:	460b      	mov	r3, r1
 80033d4:	18db      	adds	r3, r3, r3
 80033d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80033d8:	4613      	mov	r3, r2
 80033da:	eb42 0303 	adc.w	r3, r2, r3
 80033de:	657b      	str	r3, [r7, #84]	@ 0x54
 80033e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80033e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80033e8:	f7fc ff52 	bl	8000290 <__aeabi_uldivmod>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4b61      	ldr	r3, [pc, #388]	@ (8003578 <UART_SetConfig+0x2d4>)
 80033f2:	fba3 2302 	umull	r2, r3, r3, r2
 80033f6:	095b      	lsrs	r3, r3, #5
 80033f8:	011c      	lsls	r4, r3, #4
 80033fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033fe:	2200      	movs	r2, #0
 8003400:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003404:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003408:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800340c:	4642      	mov	r2, r8
 800340e:	464b      	mov	r3, r9
 8003410:	1891      	adds	r1, r2, r2
 8003412:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003414:	415b      	adcs	r3, r3
 8003416:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003418:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800341c:	4641      	mov	r1, r8
 800341e:	eb12 0a01 	adds.w	sl, r2, r1
 8003422:	4649      	mov	r1, r9
 8003424:	eb43 0b01 	adc.w	fp, r3, r1
 8003428:	f04f 0200 	mov.w	r2, #0
 800342c:	f04f 0300 	mov.w	r3, #0
 8003430:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003434:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003438:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800343c:	4692      	mov	sl, r2
 800343e:	469b      	mov	fp, r3
 8003440:	4643      	mov	r3, r8
 8003442:	eb1a 0303 	adds.w	r3, sl, r3
 8003446:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800344a:	464b      	mov	r3, r9
 800344c:	eb4b 0303 	adc.w	r3, fp, r3
 8003450:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003460:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003464:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003468:	460b      	mov	r3, r1
 800346a:	18db      	adds	r3, r3, r3
 800346c:	643b      	str	r3, [r7, #64]	@ 0x40
 800346e:	4613      	mov	r3, r2
 8003470:	eb42 0303 	adc.w	r3, r2, r3
 8003474:	647b      	str	r3, [r7, #68]	@ 0x44
 8003476:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800347a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800347e:	f7fc ff07 	bl	8000290 <__aeabi_uldivmod>
 8003482:	4602      	mov	r2, r0
 8003484:	460b      	mov	r3, r1
 8003486:	4611      	mov	r1, r2
 8003488:	4b3b      	ldr	r3, [pc, #236]	@ (8003578 <UART_SetConfig+0x2d4>)
 800348a:	fba3 2301 	umull	r2, r3, r3, r1
 800348e:	095b      	lsrs	r3, r3, #5
 8003490:	2264      	movs	r2, #100	@ 0x64
 8003492:	fb02 f303 	mul.w	r3, r2, r3
 8003496:	1acb      	subs	r3, r1, r3
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800349e:	4b36      	ldr	r3, [pc, #216]	@ (8003578 <UART_SetConfig+0x2d4>)
 80034a0:	fba3 2302 	umull	r2, r3, r3, r2
 80034a4:	095b      	lsrs	r3, r3, #5
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80034ac:	441c      	add	r4, r3
 80034ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034b2:	2200      	movs	r2, #0
 80034b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80034b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80034bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80034c0:	4642      	mov	r2, r8
 80034c2:	464b      	mov	r3, r9
 80034c4:	1891      	adds	r1, r2, r2
 80034c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80034c8:	415b      	adcs	r3, r3
 80034ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80034d0:	4641      	mov	r1, r8
 80034d2:	1851      	adds	r1, r2, r1
 80034d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80034d6:	4649      	mov	r1, r9
 80034d8:	414b      	adcs	r3, r1
 80034da:	637b      	str	r3, [r7, #52]	@ 0x34
 80034dc:	f04f 0200 	mov.w	r2, #0
 80034e0:	f04f 0300 	mov.w	r3, #0
 80034e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80034e8:	4659      	mov	r1, fp
 80034ea:	00cb      	lsls	r3, r1, #3
 80034ec:	4651      	mov	r1, sl
 80034ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034f2:	4651      	mov	r1, sl
 80034f4:	00ca      	lsls	r2, r1, #3
 80034f6:	4610      	mov	r0, r2
 80034f8:	4619      	mov	r1, r3
 80034fa:	4603      	mov	r3, r0
 80034fc:	4642      	mov	r2, r8
 80034fe:	189b      	adds	r3, r3, r2
 8003500:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003504:	464b      	mov	r3, r9
 8003506:	460a      	mov	r2, r1
 8003508:	eb42 0303 	adc.w	r3, r2, r3
 800350c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800351c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003520:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003524:	460b      	mov	r3, r1
 8003526:	18db      	adds	r3, r3, r3
 8003528:	62bb      	str	r3, [r7, #40]	@ 0x28
 800352a:	4613      	mov	r3, r2
 800352c:	eb42 0303 	adc.w	r3, r2, r3
 8003530:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003532:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003536:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800353a:	f7fc fea9 	bl	8000290 <__aeabi_uldivmod>
 800353e:	4602      	mov	r2, r0
 8003540:	460b      	mov	r3, r1
 8003542:	4b0d      	ldr	r3, [pc, #52]	@ (8003578 <UART_SetConfig+0x2d4>)
 8003544:	fba3 1302 	umull	r1, r3, r3, r2
 8003548:	095b      	lsrs	r3, r3, #5
 800354a:	2164      	movs	r1, #100	@ 0x64
 800354c:	fb01 f303 	mul.w	r3, r1, r3
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	00db      	lsls	r3, r3, #3
 8003554:	3332      	adds	r3, #50	@ 0x32
 8003556:	4a08      	ldr	r2, [pc, #32]	@ (8003578 <UART_SetConfig+0x2d4>)
 8003558:	fba2 2303 	umull	r2, r3, r2, r3
 800355c:	095b      	lsrs	r3, r3, #5
 800355e:	f003 0207 	and.w	r2, r3, #7
 8003562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4422      	add	r2, r4
 800356a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800356c:	e106      	b.n	800377c <UART_SetConfig+0x4d8>
 800356e:	bf00      	nop
 8003570:	40011000 	.word	0x40011000
 8003574:	40011400 	.word	0x40011400
 8003578:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800357c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003580:	2200      	movs	r2, #0
 8003582:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003586:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800358a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800358e:	4642      	mov	r2, r8
 8003590:	464b      	mov	r3, r9
 8003592:	1891      	adds	r1, r2, r2
 8003594:	6239      	str	r1, [r7, #32]
 8003596:	415b      	adcs	r3, r3
 8003598:	627b      	str	r3, [r7, #36]	@ 0x24
 800359a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800359e:	4641      	mov	r1, r8
 80035a0:	1854      	adds	r4, r2, r1
 80035a2:	4649      	mov	r1, r9
 80035a4:	eb43 0501 	adc.w	r5, r3, r1
 80035a8:	f04f 0200 	mov.w	r2, #0
 80035ac:	f04f 0300 	mov.w	r3, #0
 80035b0:	00eb      	lsls	r3, r5, #3
 80035b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035b6:	00e2      	lsls	r2, r4, #3
 80035b8:	4614      	mov	r4, r2
 80035ba:	461d      	mov	r5, r3
 80035bc:	4643      	mov	r3, r8
 80035be:	18e3      	adds	r3, r4, r3
 80035c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80035c4:	464b      	mov	r3, r9
 80035c6:	eb45 0303 	adc.w	r3, r5, r3
 80035ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80035ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80035de:	f04f 0200 	mov.w	r2, #0
 80035e2:	f04f 0300 	mov.w	r3, #0
 80035e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80035ea:	4629      	mov	r1, r5
 80035ec:	008b      	lsls	r3, r1, #2
 80035ee:	4621      	mov	r1, r4
 80035f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035f4:	4621      	mov	r1, r4
 80035f6:	008a      	lsls	r2, r1, #2
 80035f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80035fc:	f7fc fe48 	bl	8000290 <__aeabi_uldivmod>
 8003600:	4602      	mov	r2, r0
 8003602:	460b      	mov	r3, r1
 8003604:	4b60      	ldr	r3, [pc, #384]	@ (8003788 <UART_SetConfig+0x4e4>)
 8003606:	fba3 2302 	umull	r2, r3, r3, r2
 800360a:	095b      	lsrs	r3, r3, #5
 800360c:	011c      	lsls	r4, r3, #4
 800360e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003612:	2200      	movs	r2, #0
 8003614:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003618:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800361c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003620:	4642      	mov	r2, r8
 8003622:	464b      	mov	r3, r9
 8003624:	1891      	adds	r1, r2, r2
 8003626:	61b9      	str	r1, [r7, #24]
 8003628:	415b      	adcs	r3, r3
 800362a:	61fb      	str	r3, [r7, #28]
 800362c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003630:	4641      	mov	r1, r8
 8003632:	1851      	adds	r1, r2, r1
 8003634:	6139      	str	r1, [r7, #16]
 8003636:	4649      	mov	r1, r9
 8003638:	414b      	adcs	r3, r1
 800363a:	617b      	str	r3, [r7, #20]
 800363c:	f04f 0200 	mov.w	r2, #0
 8003640:	f04f 0300 	mov.w	r3, #0
 8003644:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003648:	4659      	mov	r1, fp
 800364a:	00cb      	lsls	r3, r1, #3
 800364c:	4651      	mov	r1, sl
 800364e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003652:	4651      	mov	r1, sl
 8003654:	00ca      	lsls	r2, r1, #3
 8003656:	4610      	mov	r0, r2
 8003658:	4619      	mov	r1, r3
 800365a:	4603      	mov	r3, r0
 800365c:	4642      	mov	r2, r8
 800365e:	189b      	adds	r3, r3, r2
 8003660:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003664:	464b      	mov	r3, r9
 8003666:	460a      	mov	r2, r1
 8003668:	eb42 0303 	adc.w	r3, r2, r3
 800366c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	67bb      	str	r3, [r7, #120]	@ 0x78
 800367a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	f04f 0300 	mov.w	r3, #0
 8003684:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003688:	4649      	mov	r1, r9
 800368a:	008b      	lsls	r3, r1, #2
 800368c:	4641      	mov	r1, r8
 800368e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003692:	4641      	mov	r1, r8
 8003694:	008a      	lsls	r2, r1, #2
 8003696:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800369a:	f7fc fdf9 	bl	8000290 <__aeabi_uldivmod>
 800369e:	4602      	mov	r2, r0
 80036a0:	460b      	mov	r3, r1
 80036a2:	4611      	mov	r1, r2
 80036a4:	4b38      	ldr	r3, [pc, #224]	@ (8003788 <UART_SetConfig+0x4e4>)
 80036a6:	fba3 2301 	umull	r2, r3, r3, r1
 80036aa:	095b      	lsrs	r3, r3, #5
 80036ac:	2264      	movs	r2, #100	@ 0x64
 80036ae:	fb02 f303 	mul.w	r3, r2, r3
 80036b2:	1acb      	subs	r3, r1, r3
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	3332      	adds	r3, #50	@ 0x32
 80036b8:	4a33      	ldr	r2, [pc, #204]	@ (8003788 <UART_SetConfig+0x4e4>)
 80036ba:	fba2 2303 	umull	r2, r3, r2, r3
 80036be:	095b      	lsrs	r3, r3, #5
 80036c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036c4:	441c      	add	r4, r3
 80036c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036ca:	2200      	movs	r2, #0
 80036cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80036ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80036d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80036d4:	4642      	mov	r2, r8
 80036d6:	464b      	mov	r3, r9
 80036d8:	1891      	adds	r1, r2, r2
 80036da:	60b9      	str	r1, [r7, #8]
 80036dc:	415b      	adcs	r3, r3
 80036de:	60fb      	str	r3, [r7, #12]
 80036e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036e4:	4641      	mov	r1, r8
 80036e6:	1851      	adds	r1, r2, r1
 80036e8:	6039      	str	r1, [r7, #0]
 80036ea:	4649      	mov	r1, r9
 80036ec:	414b      	adcs	r3, r1
 80036ee:	607b      	str	r3, [r7, #4]
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	f04f 0300 	mov.w	r3, #0
 80036f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80036fc:	4659      	mov	r1, fp
 80036fe:	00cb      	lsls	r3, r1, #3
 8003700:	4651      	mov	r1, sl
 8003702:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003706:	4651      	mov	r1, sl
 8003708:	00ca      	lsls	r2, r1, #3
 800370a:	4610      	mov	r0, r2
 800370c:	4619      	mov	r1, r3
 800370e:	4603      	mov	r3, r0
 8003710:	4642      	mov	r2, r8
 8003712:	189b      	adds	r3, r3, r2
 8003714:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003716:	464b      	mov	r3, r9
 8003718:	460a      	mov	r2, r1
 800371a:	eb42 0303 	adc.w	r3, r2, r3
 800371e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	663b      	str	r3, [r7, #96]	@ 0x60
 800372a:	667a      	str	r2, [r7, #100]	@ 0x64
 800372c:	f04f 0200 	mov.w	r2, #0
 8003730:	f04f 0300 	mov.w	r3, #0
 8003734:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003738:	4649      	mov	r1, r9
 800373a:	008b      	lsls	r3, r1, #2
 800373c:	4641      	mov	r1, r8
 800373e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003742:	4641      	mov	r1, r8
 8003744:	008a      	lsls	r2, r1, #2
 8003746:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800374a:	f7fc fda1 	bl	8000290 <__aeabi_uldivmod>
 800374e:	4602      	mov	r2, r0
 8003750:	460b      	mov	r3, r1
 8003752:	4b0d      	ldr	r3, [pc, #52]	@ (8003788 <UART_SetConfig+0x4e4>)
 8003754:	fba3 1302 	umull	r1, r3, r3, r2
 8003758:	095b      	lsrs	r3, r3, #5
 800375a:	2164      	movs	r1, #100	@ 0x64
 800375c:	fb01 f303 	mul.w	r3, r1, r3
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	011b      	lsls	r3, r3, #4
 8003764:	3332      	adds	r3, #50	@ 0x32
 8003766:	4a08      	ldr	r2, [pc, #32]	@ (8003788 <UART_SetConfig+0x4e4>)
 8003768:	fba2 2303 	umull	r2, r3, r2, r3
 800376c:	095b      	lsrs	r3, r3, #5
 800376e:	f003 020f 	and.w	r2, r3, #15
 8003772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4422      	add	r2, r4
 800377a:	609a      	str	r2, [r3, #8]
}
 800377c:	bf00      	nop
 800377e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003782:	46bd      	mov	sp, r7
 8003784:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003788:	51eb851f 	.word	0x51eb851f

0800378c <_vsiprintf_r>:
 800378c:	b510      	push	{r4, lr}
 800378e:	b09a      	sub	sp, #104	@ 0x68
 8003790:	2400      	movs	r4, #0
 8003792:	9100      	str	r1, [sp, #0]
 8003794:	9104      	str	r1, [sp, #16]
 8003796:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800379a:	9105      	str	r1, [sp, #20]
 800379c:	9102      	str	r1, [sp, #8]
 800379e:	4905      	ldr	r1, [pc, #20]	@ (80037b4 <_vsiprintf_r+0x28>)
 80037a0:	9103      	str	r1, [sp, #12]
 80037a2:	4669      	mov	r1, sp
 80037a4:	9419      	str	r4, [sp, #100]	@ 0x64
 80037a6:	f000 f999 	bl	8003adc <_svfiprintf_r>
 80037aa:	9b00      	ldr	r3, [sp, #0]
 80037ac:	701c      	strb	r4, [r3, #0]
 80037ae:	b01a      	add	sp, #104	@ 0x68
 80037b0:	bd10      	pop	{r4, pc}
 80037b2:	bf00      	nop
 80037b4:	ffff0208 	.word	0xffff0208

080037b8 <vsiprintf>:
 80037b8:	4613      	mov	r3, r2
 80037ba:	460a      	mov	r2, r1
 80037bc:	4601      	mov	r1, r0
 80037be:	4802      	ldr	r0, [pc, #8]	@ (80037c8 <vsiprintf+0x10>)
 80037c0:	6800      	ldr	r0, [r0, #0]
 80037c2:	f7ff bfe3 	b.w	800378c <_vsiprintf_r>
 80037c6:	bf00      	nop
 80037c8:	20000038 	.word	0x20000038

080037cc <memset>:
 80037cc:	4402      	add	r2, r0
 80037ce:	4603      	mov	r3, r0
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d100      	bne.n	80037d6 <memset+0xa>
 80037d4:	4770      	bx	lr
 80037d6:	f803 1b01 	strb.w	r1, [r3], #1
 80037da:	e7f9      	b.n	80037d0 <memset+0x4>

080037dc <__errno>:
 80037dc:	4b01      	ldr	r3, [pc, #4]	@ (80037e4 <__errno+0x8>)
 80037de:	6818      	ldr	r0, [r3, #0]
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	20000038 	.word	0x20000038

080037e8 <__libc_init_array>:
 80037e8:	b570      	push	{r4, r5, r6, lr}
 80037ea:	4d0d      	ldr	r5, [pc, #52]	@ (8003820 <__libc_init_array+0x38>)
 80037ec:	4c0d      	ldr	r4, [pc, #52]	@ (8003824 <__libc_init_array+0x3c>)
 80037ee:	1b64      	subs	r4, r4, r5
 80037f0:	10a4      	asrs	r4, r4, #2
 80037f2:	2600      	movs	r6, #0
 80037f4:	42a6      	cmp	r6, r4
 80037f6:	d109      	bne.n	800380c <__libc_init_array+0x24>
 80037f8:	4d0b      	ldr	r5, [pc, #44]	@ (8003828 <__libc_init_array+0x40>)
 80037fa:	4c0c      	ldr	r4, [pc, #48]	@ (800382c <__libc_init_array+0x44>)
 80037fc:	f000 fc64 	bl	80040c8 <_init>
 8003800:	1b64      	subs	r4, r4, r5
 8003802:	10a4      	asrs	r4, r4, #2
 8003804:	2600      	movs	r6, #0
 8003806:	42a6      	cmp	r6, r4
 8003808:	d105      	bne.n	8003816 <__libc_init_array+0x2e>
 800380a:	bd70      	pop	{r4, r5, r6, pc}
 800380c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003810:	4798      	blx	r3
 8003812:	3601      	adds	r6, #1
 8003814:	e7ee      	b.n	80037f4 <__libc_init_array+0xc>
 8003816:	f855 3b04 	ldr.w	r3, [r5], #4
 800381a:	4798      	blx	r3
 800381c:	3601      	adds	r6, #1
 800381e:	e7f2      	b.n	8003806 <__libc_init_array+0x1e>
 8003820:	080047e0 	.word	0x080047e0
 8003824:	080047e0 	.word	0x080047e0
 8003828:	080047e0 	.word	0x080047e0
 800382c:	080047e4 	.word	0x080047e4

08003830 <__retarget_lock_acquire_recursive>:
 8003830:	4770      	bx	lr

08003832 <__retarget_lock_release_recursive>:
 8003832:	4770      	bx	lr

08003834 <_free_r>:
 8003834:	b538      	push	{r3, r4, r5, lr}
 8003836:	4605      	mov	r5, r0
 8003838:	2900      	cmp	r1, #0
 800383a:	d041      	beq.n	80038c0 <_free_r+0x8c>
 800383c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003840:	1f0c      	subs	r4, r1, #4
 8003842:	2b00      	cmp	r3, #0
 8003844:	bfb8      	it	lt
 8003846:	18e4      	addlt	r4, r4, r3
 8003848:	f000 f8e0 	bl	8003a0c <__malloc_lock>
 800384c:	4a1d      	ldr	r2, [pc, #116]	@ (80038c4 <_free_r+0x90>)
 800384e:	6813      	ldr	r3, [r2, #0]
 8003850:	b933      	cbnz	r3, 8003860 <_free_r+0x2c>
 8003852:	6063      	str	r3, [r4, #4]
 8003854:	6014      	str	r4, [r2, #0]
 8003856:	4628      	mov	r0, r5
 8003858:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800385c:	f000 b8dc 	b.w	8003a18 <__malloc_unlock>
 8003860:	42a3      	cmp	r3, r4
 8003862:	d908      	bls.n	8003876 <_free_r+0x42>
 8003864:	6820      	ldr	r0, [r4, #0]
 8003866:	1821      	adds	r1, r4, r0
 8003868:	428b      	cmp	r3, r1
 800386a:	bf01      	itttt	eq
 800386c:	6819      	ldreq	r1, [r3, #0]
 800386e:	685b      	ldreq	r3, [r3, #4]
 8003870:	1809      	addeq	r1, r1, r0
 8003872:	6021      	streq	r1, [r4, #0]
 8003874:	e7ed      	b.n	8003852 <_free_r+0x1e>
 8003876:	461a      	mov	r2, r3
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	b10b      	cbz	r3, 8003880 <_free_r+0x4c>
 800387c:	42a3      	cmp	r3, r4
 800387e:	d9fa      	bls.n	8003876 <_free_r+0x42>
 8003880:	6811      	ldr	r1, [r2, #0]
 8003882:	1850      	adds	r0, r2, r1
 8003884:	42a0      	cmp	r0, r4
 8003886:	d10b      	bne.n	80038a0 <_free_r+0x6c>
 8003888:	6820      	ldr	r0, [r4, #0]
 800388a:	4401      	add	r1, r0
 800388c:	1850      	adds	r0, r2, r1
 800388e:	4283      	cmp	r3, r0
 8003890:	6011      	str	r1, [r2, #0]
 8003892:	d1e0      	bne.n	8003856 <_free_r+0x22>
 8003894:	6818      	ldr	r0, [r3, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	6053      	str	r3, [r2, #4]
 800389a:	4408      	add	r0, r1
 800389c:	6010      	str	r0, [r2, #0]
 800389e:	e7da      	b.n	8003856 <_free_r+0x22>
 80038a0:	d902      	bls.n	80038a8 <_free_r+0x74>
 80038a2:	230c      	movs	r3, #12
 80038a4:	602b      	str	r3, [r5, #0]
 80038a6:	e7d6      	b.n	8003856 <_free_r+0x22>
 80038a8:	6820      	ldr	r0, [r4, #0]
 80038aa:	1821      	adds	r1, r4, r0
 80038ac:	428b      	cmp	r3, r1
 80038ae:	bf04      	itt	eq
 80038b0:	6819      	ldreq	r1, [r3, #0]
 80038b2:	685b      	ldreq	r3, [r3, #4]
 80038b4:	6063      	str	r3, [r4, #4]
 80038b6:	bf04      	itt	eq
 80038b8:	1809      	addeq	r1, r1, r0
 80038ba:	6021      	streq	r1, [r4, #0]
 80038bc:	6054      	str	r4, [r2, #4]
 80038be:	e7ca      	b.n	8003856 <_free_r+0x22>
 80038c0:	bd38      	pop	{r3, r4, r5, pc}
 80038c2:	bf00      	nop
 80038c4:	20000354 	.word	0x20000354

080038c8 <sbrk_aligned>:
 80038c8:	b570      	push	{r4, r5, r6, lr}
 80038ca:	4e0f      	ldr	r6, [pc, #60]	@ (8003908 <sbrk_aligned+0x40>)
 80038cc:	460c      	mov	r4, r1
 80038ce:	6831      	ldr	r1, [r6, #0]
 80038d0:	4605      	mov	r5, r0
 80038d2:	b911      	cbnz	r1, 80038da <sbrk_aligned+0x12>
 80038d4:	f000 fba4 	bl	8004020 <_sbrk_r>
 80038d8:	6030      	str	r0, [r6, #0]
 80038da:	4621      	mov	r1, r4
 80038dc:	4628      	mov	r0, r5
 80038de:	f000 fb9f 	bl	8004020 <_sbrk_r>
 80038e2:	1c43      	adds	r3, r0, #1
 80038e4:	d103      	bne.n	80038ee <sbrk_aligned+0x26>
 80038e6:	f04f 34ff 	mov.w	r4, #4294967295
 80038ea:	4620      	mov	r0, r4
 80038ec:	bd70      	pop	{r4, r5, r6, pc}
 80038ee:	1cc4      	adds	r4, r0, #3
 80038f0:	f024 0403 	bic.w	r4, r4, #3
 80038f4:	42a0      	cmp	r0, r4
 80038f6:	d0f8      	beq.n	80038ea <sbrk_aligned+0x22>
 80038f8:	1a21      	subs	r1, r4, r0
 80038fa:	4628      	mov	r0, r5
 80038fc:	f000 fb90 	bl	8004020 <_sbrk_r>
 8003900:	3001      	adds	r0, #1
 8003902:	d1f2      	bne.n	80038ea <sbrk_aligned+0x22>
 8003904:	e7ef      	b.n	80038e6 <sbrk_aligned+0x1e>
 8003906:	bf00      	nop
 8003908:	20000350 	.word	0x20000350

0800390c <_malloc_r>:
 800390c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003910:	1ccd      	adds	r5, r1, #3
 8003912:	f025 0503 	bic.w	r5, r5, #3
 8003916:	3508      	adds	r5, #8
 8003918:	2d0c      	cmp	r5, #12
 800391a:	bf38      	it	cc
 800391c:	250c      	movcc	r5, #12
 800391e:	2d00      	cmp	r5, #0
 8003920:	4606      	mov	r6, r0
 8003922:	db01      	blt.n	8003928 <_malloc_r+0x1c>
 8003924:	42a9      	cmp	r1, r5
 8003926:	d904      	bls.n	8003932 <_malloc_r+0x26>
 8003928:	230c      	movs	r3, #12
 800392a:	6033      	str	r3, [r6, #0]
 800392c:	2000      	movs	r0, #0
 800392e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003932:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003a08 <_malloc_r+0xfc>
 8003936:	f000 f869 	bl	8003a0c <__malloc_lock>
 800393a:	f8d8 3000 	ldr.w	r3, [r8]
 800393e:	461c      	mov	r4, r3
 8003940:	bb44      	cbnz	r4, 8003994 <_malloc_r+0x88>
 8003942:	4629      	mov	r1, r5
 8003944:	4630      	mov	r0, r6
 8003946:	f7ff ffbf 	bl	80038c8 <sbrk_aligned>
 800394a:	1c43      	adds	r3, r0, #1
 800394c:	4604      	mov	r4, r0
 800394e:	d158      	bne.n	8003a02 <_malloc_r+0xf6>
 8003950:	f8d8 4000 	ldr.w	r4, [r8]
 8003954:	4627      	mov	r7, r4
 8003956:	2f00      	cmp	r7, #0
 8003958:	d143      	bne.n	80039e2 <_malloc_r+0xd6>
 800395a:	2c00      	cmp	r4, #0
 800395c:	d04b      	beq.n	80039f6 <_malloc_r+0xea>
 800395e:	6823      	ldr	r3, [r4, #0]
 8003960:	4639      	mov	r1, r7
 8003962:	4630      	mov	r0, r6
 8003964:	eb04 0903 	add.w	r9, r4, r3
 8003968:	f000 fb5a 	bl	8004020 <_sbrk_r>
 800396c:	4581      	cmp	r9, r0
 800396e:	d142      	bne.n	80039f6 <_malloc_r+0xea>
 8003970:	6821      	ldr	r1, [r4, #0]
 8003972:	1a6d      	subs	r5, r5, r1
 8003974:	4629      	mov	r1, r5
 8003976:	4630      	mov	r0, r6
 8003978:	f7ff ffa6 	bl	80038c8 <sbrk_aligned>
 800397c:	3001      	adds	r0, #1
 800397e:	d03a      	beq.n	80039f6 <_malloc_r+0xea>
 8003980:	6823      	ldr	r3, [r4, #0]
 8003982:	442b      	add	r3, r5
 8003984:	6023      	str	r3, [r4, #0]
 8003986:	f8d8 3000 	ldr.w	r3, [r8]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	bb62      	cbnz	r2, 80039e8 <_malloc_r+0xdc>
 800398e:	f8c8 7000 	str.w	r7, [r8]
 8003992:	e00f      	b.n	80039b4 <_malloc_r+0xa8>
 8003994:	6822      	ldr	r2, [r4, #0]
 8003996:	1b52      	subs	r2, r2, r5
 8003998:	d420      	bmi.n	80039dc <_malloc_r+0xd0>
 800399a:	2a0b      	cmp	r2, #11
 800399c:	d917      	bls.n	80039ce <_malloc_r+0xc2>
 800399e:	1961      	adds	r1, r4, r5
 80039a0:	42a3      	cmp	r3, r4
 80039a2:	6025      	str	r5, [r4, #0]
 80039a4:	bf18      	it	ne
 80039a6:	6059      	strne	r1, [r3, #4]
 80039a8:	6863      	ldr	r3, [r4, #4]
 80039aa:	bf08      	it	eq
 80039ac:	f8c8 1000 	streq.w	r1, [r8]
 80039b0:	5162      	str	r2, [r4, r5]
 80039b2:	604b      	str	r3, [r1, #4]
 80039b4:	4630      	mov	r0, r6
 80039b6:	f000 f82f 	bl	8003a18 <__malloc_unlock>
 80039ba:	f104 000b 	add.w	r0, r4, #11
 80039be:	1d23      	adds	r3, r4, #4
 80039c0:	f020 0007 	bic.w	r0, r0, #7
 80039c4:	1ac2      	subs	r2, r0, r3
 80039c6:	bf1c      	itt	ne
 80039c8:	1a1b      	subne	r3, r3, r0
 80039ca:	50a3      	strne	r3, [r4, r2]
 80039cc:	e7af      	b.n	800392e <_malloc_r+0x22>
 80039ce:	6862      	ldr	r2, [r4, #4]
 80039d0:	42a3      	cmp	r3, r4
 80039d2:	bf0c      	ite	eq
 80039d4:	f8c8 2000 	streq.w	r2, [r8]
 80039d8:	605a      	strne	r2, [r3, #4]
 80039da:	e7eb      	b.n	80039b4 <_malloc_r+0xa8>
 80039dc:	4623      	mov	r3, r4
 80039de:	6864      	ldr	r4, [r4, #4]
 80039e0:	e7ae      	b.n	8003940 <_malloc_r+0x34>
 80039e2:	463c      	mov	r4, r7
 80039e4:	687f      	ldr	r7, [r7, #4]
 80039e6:	e7b6      	b.n	8003956 <_malloc_r+0x4a>
 80039e8:	461a      	mov	r2, r3
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	42a3      	cmp	r3, r4
 80039ee:	d1fb      	bne.n	80039e8 <_malloc_r+0xdc>
 80039f0:	2300      	movs	r3, #0
 80039f2:	6053      	str	r3, [r2, #4]
 80039f4:	e7de      	b.n	80039b4 <_malloc_r+0xa8>
 80039f6:	230c      	movs	r3, #12
 80039f8:	6033      	str	r3, [r6, #0]
 80039fa:	4630      	mov	r0, r6
 80039fc:	f000 f80c 	bl	8003a18 <__malloc_unlock>
 8003a00:	e794      	b.n	800392c <_malloc_r+0x20>
 8003a02:	6005      	str	r5, [r0, #0]
 8003a04:	e7d6      	b.n	80039b4 <_malloc_r+0xa8>
 8003a06:	bf00      	nop
 8003a08:	20000354 	.word	0x20000354

08003a0c <__malloc_lock>:
 8003a0c:	4801      	ldr	r0, [pc, #4]	@ (8003a14 <__malloc_lock+0x8>)
 8003a0e:	f7ff bf0f 	b.w	8003830 <__retarget_lock_acquire_recursive>
 8003a12:	bf00      	nop
 8003a14:	2000034c 	.word	0x2000034c

08003a18 <__malloc_unlock>:
 8003a18:	4801      	ldr	r0, [pc, #4]	@ (8003a20 <__malloc_unlock+0x8>)
 8003a1a:	f7ff bf0a 	b.w	8003832 <__retarget_lock_release_recursive>
 8003a1e:	bf00      	nop
 8003a20:	2000034c 	.word	0x2000034c

08003a24 <__ssputs_r>:
 8003a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a28:	688e      	ldr	r6, [r1, #8]
 8003a2a:	461f      	mov	r7, r3
 8003a2c:	42be      	cmp	r6, r7
 8003a2e:	680b      	ldr	r3, [r1, #0]
 8003a30:	4682      	mov	sl, r0
 8003a32:	460c      	mov	r4, r1
 8003a34:	4690      	mov	r8, r2
 8003a36:	d82d      	bhi.n	8003a94 <__ssputs_r+0x70>
 8003a38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003a3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003a40:	d026      	beq.n	8003a90 <__ssputs_r+0x6c>
 8003a42:	6965      	ldr	r5, [r4, #20]
 8003a44:	6909      	ldr	r1, [r1, #16]
 8003a46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a4a:	eba3 0901 	sub.w	r9, r3, r1
 8003a4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a52:	1c7b      	adds	r3, r7, #1
 8003a54:	444b      	add	r3, r9
 8003a56:	106d      	asrs	r5, r5, #1
 8003a58:	429d      	cmp	r5, r3
 8003a5a:	bf38      	it	cc
 8003a5c:	461d      	movcc	r5, r3
 8003a5e:	0553      	lsls	r3, r2, #21
 8003a60:	d527      	bpl.n	8003ab2 <__ssputs_r+0x8e>
 8003a62:	4629      	mov	r1, r5
 8003a64:	f7ff ff52 	bl	800390c <_malloc_r>
 8003a68:	4606      	mov	r6, r0
 8003a6a:	b360      	cbz	r0, 8003ac6 <__ssputs_r+0xa2>
 8003a6c:	6921      	ldr	r1, [r4, #16]
 8003a6e:	464a      	mov	r2, r9
 8003a70:	f000 fae6 	bl	8004040 <memcpy>
 8003a74:	89a3      	ldrh	r3, [r4, #12]
 8003a76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a7e:	81a3      	strh	r3, [r4, #12]
 8003a80:	6126      	str	r6, [r4, #16]
 8003a82:	6165      	str	r5, [r4, #20]
 8003a84:	444e      	add	r6, r9
 8003a86:	eba5 0509 	sub.w	r5, r5, r9
 8003a8a:	6026      	str	r6, [r4, #0]
 8003a8c:	60a5      	str	r5, [r4, #8]
 8003a8e:	463e      	mov	r6, r7
 8003a90:	42be      	cmp	r6, r7
 8003a92:	d900      	bls.n	8003a96 <__ssputs_r+0x72>
 8003a94:	463e      	mov	r6, r7
 8003a96:	6820      	ldr	r0, [r4, #0]
 8003a98:	4632      	mov	r2, r6
 8003a9a:	4641      	mov	r1, r8
 8003a9c:	f000 faa6 	bl	8003fec <memmove>
 8003aa0:	68a3      	ldr	r3, [r4, #8]
 8003aa2:	1b9b      	subs	r3, r3, r6
 8003aa4:	60a3      	str	r3, [r4, #8]
 8003aa6:	6823      	ldr	r3, [r4, #0]
 8003aa8:	4433      	add	r3, r6
 8003aaa:	6023      	str	r3, [r4, #0]
 8003aac:	2000      	movs	r0, #0
 8003aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ab2:	462a      	mov	r2, r5
 8003ab4:	f000 fad2 	bl	800405c <_realloc_r>
 8003ab8:	4606      	mov	r6, r0
 8003aba:	2800      	cmp	r0, #0
 8003abc:	d1e0      	bne.n	8003a80 <__ssputs_r+0x5c>
 8003abe:	6921      	ldr	r1, [r4, #16]
 8003ac0:	4650      	mov	r0, sl
 8003ac2:	f7ff feb7 	bl	8003834 <_free_r>
 8003ac6:	230c      	movs	r3, #12
 8003ac8:	f8ca 3000 	str.w	r3, [sl]
 8003acc:	89a3      	ldrh	r3, [r4, #12]
 8003ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ad2:	81a3      	strh	r3, [r4, #12]
 8003ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad8:	e7e9      	b.n	8003aae <__ssputs_r+0x8a>
	...

08003adc <_svfiprintf_r>:
 8003adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ae0:	4698      	mov	r8, r3
 8003ae2:	898b      	ldrh	r3, [r1, #12]
 8003ae4:	061b      	lsls	r3, r3, #24
 8003ae6:	b09d      	sub	sp, #116	@ 0x74
 8003ae8:	4607      	mov	r7, r0
 8003aea:	460d      	mov	r5, r1
 8003aec:	4614      	mov	r4, r2
 8003aee:	d510      	bpl.n	8003b12 <_svfiprintf_r+0x36>
 8003af0:	690b      	ldr	r3, [r1, #16]
 8003af2:	b973      	cbnz	r3, 8003b12 <_svfiprintf_r+0x36>
 8003af4:	2140      	movs	r1, #64	@ 0x40
 8003af6:	f7ff ff09 	bl	800390c <_malloc_r>
 8003afa:	6028      	str	r0, [r5, #0]
 8003afc:	6128      	str	r0, [r5, #16]
 8003afe:	b930      	cbnz	r0, 8003b0e <_svfiprintf_r+0x32>
 8003b00:	230c      	movs	r3, #12
 8003b02:	603b      	str	r3, [r7, #0]
 8003b04:	f04f 30ff 	mov.w	r0, #4294967295
 8003b08:	b01d      	add	sp, #116	@ 0x74
 8003b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b0e:	2340      	movs	r3, #64	@ 0x40
 8003b10:	616b      	str	r3, [r5, #20]
 8003b12:	2300      	movs	r3, #0
 8003b14:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b16:	2320      	movs	r3, #32
 8003b18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b20:	2330      	movs	r3, #48	@ 0x30
 8003b22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003cc0 <_svfiprintf_r+0x1e4>
 8003b26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b2a:	f04f 0901 	mov.w	r9, #1
 8003b2e:	4623      	mov	r3, r4
 8003b30:	469a      	mov	sl, r3
 8003b32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b36:	b10a      	cbz	r2, 8003b3c <_svfiprintf_r+0x60>
 8003b38:	2a25      	cmp	r2, #37	@ 0x25
 8003b3a:	d1f9      	bne.n	8003b30 <_svfiprintf_r+0x54>
 8003b3c:	ebba 0b04 	subs.w	fp, sl, r4
 8003b40:	d00b      	beq.n	8003b5a <_svfiprintf_r+0x7e>
 8003b42:	465b      	mov	r3, fp
 8003b44:	4622      	mov	r2, r4
 8003b46:	4629      	mov	r1, r5
 8003b48:	4638      	mov	r0, r7
 8003b4a:	f7ff ff6b 	bl	8003a24 <__ssputs_r>
 8003b4e:	3001      	adds	r0, #1
 8003b50:	f000 80a7 	beq.w	8003ca2 <_svfiprintf_r+0x1c6>
 8003b54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b56:	445a      	add	r2, fp
 8003b58:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b5a:	f89a 3000 	ldrb.w	r3, [sl]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f000 809f 	beq.w	8003ca2 <_svfiprintf_r+0x1c6>
 8003b64:	2300      	movs	r3, #0
 8003b66:	f04f 32ff 	mov.w	r2, #4294967295
 8003b6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b6e:	f10a 0a01 	add.w	sl, sl, #1
 8003b72:	9304      	str	r3, [sp, #16]
 8003b74:	9307      	str	r3, [sp, #28]
 8003b76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b7c:	4654      	mov	r4, sl
 8003b7e:	2205      	movs	r2, #5
 8003b80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b84:	484e      	ldr	r0, [pc, #312]	@ (8003cc0 <_svfiprintf_r+0x1e4>)
 8003b86:	f7fc fb33 	bl	80001f0 <memchr>
 8003b8a:	9a04      	ldr	r2, [sp, #16]
 8003b8c:	b9d8      	cbnz	r0, 8003bc6 <_svfiprintf_r+0xea>
 8003b8e:	06d0      	lsls	r0, r2, #27
 8003b90:	bf44      	itt	mi
 8003b92:	2320      	movmi	r3, #32
 8003b94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b98:	0711      	lsls	r1, r2, #28
 8003b9a:	bf44      	itt	mi
 8003b9c:	232b      	movmi	r3, #43	@ 0x2b
 8003b9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003ba2:	f89a 3000 	ldrb.w	r3, [sl]
 8003ba6:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ba8:	d015      	beq.n	8003bd6 <_svfiprintf_r+0xfa>
 8003baa:	9a07      	ldr	r2, [sp, #28]
 8003bac:	4654      	mov	r4, sl
 8003bae:	2000      	movs	r0, #0
 8003bb0:	f04f 0c0a 	mov.w	ip, #10
 8003bb4:	4621      	mov	r1, r4
 8003bb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bba:	3b30      	subs	r3, #48	@ 0x30
 8003bbc:	2b09      	cmp	r3, #9
 8003bbe:	d94b      	bls.n	8003c58 <_svfiprintf_r+0x17c>
 8003bc0:	b1b0      	cbz	r0, 8003bf0 <_svfiprintf_r+0x114>
 8003bc2:	9207      	str	r2, [sp, #28]
 8003bc4:	e014      	b.n	8003bf0 <_svfiprintf_r+0x114>
 8003bc6:	eba0 0308 	sub.w	r3, r0, r8
 8003bca:	fa09 f303 	lsl.w	r3, r9, r3
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	9304      	str	r3, [sp, #16]
 8003bd2:	46a2      	mov	sl, r4
 8003bd4:	e7d2      	b.n	8003b7c <_svfiprintf_r+0xa0>
 8003bd6:	9b03      	ldr	r3, [sp, #12]
 8003bd8:	1d19      	adds	r1, r3, #4
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	9103      	str	r1, [sp, #12]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	bfbb      	ittet	lt
 8003be2:	425b      	neglt	r3, r3
 8003be4:	f042 0202 	orrlt.w	r2, r2, #2
 8003be8:	9307      	strge	r3, [sp, #28]
 8003bea:	9307      	strlt	r3, [sp, #28]
 8003bec:	bfb8      	it	lt
 8003bee:	9204      	strlt	r2, [sp, #16]
 8003bf0:	7823      	ldrb	r3, [r4, #0]
 8003bf2:	2b2e      	cmp	r3, #46	@ 0x2e
 8003bf4:	d10a      	bne.n	8003c0c <_svfiprintf_r+0x130>
 8003bf6:	7863      	ldrb	r3, [r4, #1]
 8003bf8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bfa:	d132      	bne.n	8003c62 <_svfiprintf_r+0x186>
 8003bfc:	9b03      	ldr	r3, [sp, #12]
 8003bfe:	1d1a      	adds	r2, r3, #4
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	9203      	str	r2, [sp, #12]
 8003c04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003c08:	3402      	adds	r4, #2
 8003c0a:	9305      	str	r3, [sp, #20]
 8003c0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003cd0 <_svfiprintf_r+0x1f4>
 8003c10:	7821      	ldrb	r1, [r4, #0]
 8003c12:	2203      	movs	r2, #3
 8003c14:	4650      	mov	r0, sl
 8003c16:	f7fc faeb 	bl	80001f0 <memchr>
 8003c1a:	b138      	cbz	r0, 8003c2c <_svfiprintf_r+0x150>
 8003c1c:	9b04      	ldr	r3, [sp, #16]
 8003c1e:	eba0 000a 	sub.w	r0, r0, sl
 8003c22:	2240      	movs	r2, #64	@ 0x40
 8003c24:	4082      	lsls	r2, r0
 8003c26:	4313      	orrs	r3, r2
 8003c28:	3401      	adds	r4, #1
 8003c2a:	9304      	str	r3, [sp, #16]
 8003c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c30:	4824      	ldr	r0, [pc, #144]	@ (8003cc4 <_svfiprintf_r+0x1e8>)
 8003c32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003c36:	2206      	movs	r2, #6
 8003c38:	f7fc fada 	bl	80001f0 <memchr>
 8003c3c:	2800      	cmp	r0, #0
 8003c3e:	d036      	beq.n	8003cae <_svfiprintf_r+0x1d2>
 8003c40:	4b21      	ldr	r3, [pc, #132]	@ (8003cc8 <_svfiprintf_r+0x1ec>)
 8003c42:	bb1b      	cbnz	r3, 8003c8c <_svfiprintf_r+0x1b0>
 8003c44:	9b03      	ldr	r3, [sp, #12]
 8003c46:	3307      	adds	r3, #7
 8003c48:	f023 0307 	bic.w	r3, r3, #7
 8003c4c:	3308      	adds	r3, #8
 8003c4e:	9303      	str	r3, [sp, #12]
 8003c50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c52:	4433      	add	r3, r6
 8003c54:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c56:	e76a      	b.n	8003b2e <_svfiprintf_r+0x52>
 8003c58:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c5c:	460c      	mov	r4, r1
 8003c5e:	2001      	movs	r0, #1
 8003c60:	e7a8      	b.n	8003bb4 <_svfiprintf_r+0xd8>
 8003c62:	2300      	movs	r3, #0
 8003c64:	3401      	adds	r4, #1
 8003c66:	9305      	str	r3, [sp, #20]
 8003c68:	4619      	mov	r1, r3
 8003c6a:	f04f 0c0a 	mov.w	ip, #10
 8003c6e:	4620      	mov	r0, r4
 8003c70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c74:	3a30      	subs	r2, #48	@ 0x30
 8003c76:	2a09      	cmp	r2, #9
 8003c78:	d903      	bls.n	8003c82 <_svfiprintf_r+0x1a6>
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d0c6      	beq.n	8003c0c <_svfiprintf_r+0x130>
 8003c7e:	9105      	str	r1, [sp, #20]
 8003c80:	e7c4      	b.n	8003c0c <_svfiprintf_r+0x130>
 8003c82:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c86:	4604      	mov	r4, r0
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e7f0      	b.n	8003c6e <_svfiprintf_r+0x192>
 8003c8c:	ab03      	add	r3, sp, #12
 8003c8e:	9300      	str	r3, [sp, #0]
 8003c90:	462a      	mov	r2, r5
 8003c92:	4b0e      	ldr	r3, [pc, #56]	@ (8003ccc <_svfiprintf_r+0x1f0>)
 8003c94:	a904      	add	r1, sp, #16
 8003c96:	4638      	mov	r0, r7
 8003c98:	f3af 8000 	nop.w
 8003c9c:	1c42      	adds	r2, r0, #1
 8003c9e:	4606      	mov	r6, r0
 8003ca0:	d1d6      	bne.n	8003c50 <_svfiprintf_r+0x174>
 8003ca2:	89ab      	ldrh	r3, [r5, #12]
 8003ca4:	065b      	lsls	r3, r3, #25
 8003ca6:	f53f af2d 	bmi.w	8003b04 <_svfiprintf_r+0x28>
 8003caa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003cac:	e72c      	b.n	8003b08 <_svfiprintf_r+0x2c>
 8003cae:	ab03      	add	r3, sp, #12
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	462a      	mov	r2, r5
 8003cb4:	4b05      	ldr	r3, [pc, #20]	@ (8003ccc <_svfiprintf_r+0x1f0>)
 8003cb6:	a904      	add	r1, sp, #16
 8003cb8:	4638      	mov	r0, r7
 8003cba:	f000 f879 	bl	8003db0 <_printf_i>
 8003cbe:	e7ed      	b.n	8003c9c <_svfiprintf_r+0x1c0>
 8003cc0:	080047a4 	.word	0x080047a4
 8003cc4:	080047ae 	.word	0x080047ae
 8003cc8:	00000000 	.word	0x00000000
 8003ccc:	08003a25 	.word	0x08003a25
 8003cd0:	080047aa 	.word	0x080047aa

08003cd4 <_printf_common>:
 8003cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cd8:	4616      	mov	r6, r2
 8003cda:	4698      	mov	r8, r3
 8003cdc:	688a      	ldr	r2, [r1, #8]
 8003cde:	690b      	ldr	r3, [r1, #16]
 8003ce0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	bfb8      	it	lt
 8003ce8:	4613      	movlt	r3, r2
 8003cea:	6033      	str	r3, [r6, #0]
 8003cec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003cf0:	4607      	mov	r7, r0
 8003cf2:	460c      	mov	r4, r1
 8003cf4:	b10a      	cbz	r2, 8003cfa <_printf_common+0x26>
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	6033      	str	r3, [r6, #0]
 8003cfa:	6823      	ldr	r3, [r4, #0]
 8003cfc:	0699      	lsls	r1, r3, #26
 8003cfe:	bf42      	ittt	mi
 8003d00:	6833      	ldrmi	r3, [r6, #0]
 8003d02:	3302      	addmi	r3, #2
 8003d04:	6033      	strmi	r3, [r6, #0]
 8003d06:	6825      	ldr	r5, [r4, #0]
 8003d08:	f015 0506 	ands.w	r5, r5, #6
 8003d0c:	d106      	bne.n	8003d1c <_printf_common+0x48>
 8003d0e:	f104 0a19 	add.w	sl, r4, #25
 8003d12:	68e3      	ldr	r3, [r4, #12]
 8003d14:	6832      	ldr	r2, [r6, #0]
 8003d16:	1a9b      	subs	r3, r3, r2
 8003d18:	42ab      	cmp	r3, r5
 8003d1a:	dc26      	bgt.n	8003d6a <_printf_common+0x96>
 8003d1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003d20:	6822      	ldr	r2, [r4, #0]
 8003d22:	3b00      	subs	r3, #0
 8003d24:	bf18      	it	ne
 8003d26:	2301      	movne	r3, #1
 8003d28:	0692      	lsls	r2, r2, #26
 8003d2a:	d42b      	bmi.n	8003d84 <_printf_common+0xb0>
 8003d2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003d30:	4641      	mov	r1, r8
 8003d32:	4638      	mov	r0, r7
 8003d34:	47c8      	blx	r9
 8003d36:	3001      	adds	r0, #1
 8003d38:	d01e      	beq.n	8003d78 <_printf_common+0xa4>
 8003d3a:	6823      	ldr	r3, [r4, #0]
 8003d3c:	6922      	ldr	r2, [r4, #16]
 8003d3e:	f003 0306 	and.w	r3, r3, #6
 8003d42:	2b04      	cmp	r3, #4
 8003d44:	bf02      	ittt	eq
 8003d46:	68e5      	ldreq	r5, [r4, #12]
 8003d48:	6833      	ldreq	r3, [r6, #0]
 8003d4a:	1aed      	subeq	r5, r5, r3
 8003d4c:	68a3      	ldr	r3, [r4, #8]
 8003d4e:	bf0c      	ite	eq
 8003d50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d54:	2500      	movne	r5, #0
 8003d56:	4293      	cmp	r3, r2
 8003d58:	bfc4      	itt	gt
 8003d5a:	1a9b      	subgt	r3, r3, r2
 8003d5c:	18ed      	addgt	r5, r5, r3
 8003d5e:	2600      	movs	r6, #0
 8003d60:	341a      	adds	r4, #26
 8003d62:	42b5      	cmp	r5, r6
 8003d64:	d11a      	bne.n	8003d9c <_printf_common+0xc8>
 8003d66:	2000      	movs	r0, #0
 8003d68:	e008      	b.n	8003d7c <_printf_common+0xa8>
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	4652      	mov	r2, sl
 8003d6e:	4641      	mov	r1, r8
 8003d70:	4638      	mov	r0, r7
 8003d72:	47c8      	blx	r9
 8003d74:	3001      	adds	r0, #1
 8003d76:	d103      	bne.n	8003d80 <_printf_common+0xac>
 8003d78:	f04f 30ff 	mov.w	r0, #4294967295
 8003d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d80:	3501      	adds	r5, #1
 8003d82:	e7c6      	b.n	8003d12 <_printf_common+0x3e>
 8003d84:	18e1      	adds	r1, r4, r3
 8003d86:	1c5a      	adds	r2, r3, #1
 8003d88:	2030      	movs	r0, #48	@ 0x30
 8003d8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003d8e:	4422      	add	r2, r4
 8003d90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003d94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003d98:	3302      	adds	r3, #2
 8003d9a:	e7c7      	b.n	8003d2c <_printf_common+0x58>
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	4622      	mov	r2, r4
 8003da0:	4641      	mov	r1, r8
 8003da2:	4638      	mov	r0, r7
 8003da4:	47c8      	blx	r9
 8003da6:	3001      	adds	r0, #1
 8003da8:	d0e6      	beq.n	8003d78 <_printf_common+0xa4>
 8003daa:	3601      	adds	r6, #1
 8003dac:	e7d9      	b.n	8003d62 <_printf_common+0x8e>
	...

08003db0 <_printf_i>:
 8003db0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003db4:	7e0f      	ldrb	r7, [r1, #24]
 8003db6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003db8:	2f78      	cmp	r7, #120	@ 0x78
 8003dba:	4691      	mov	r9, r2
 8003dbc:	4680      	mov	r8, r0
 8003dbe:	460c      	mov	r4, r1
 8003dc0:	469a      	mov	sl, r3
 8003dc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003dc6:	d807      	bhi.n	8003dd8 <_printf_i+0x28>
 8003dc8:	2f62      	cmp	r7, #98	@ 0x62
 8003dca:	d80a      	bhi.n	8003de2 <_printf_i+0x32>
 8003dcc:	2f00      	cmp	r7, #0
 8003dce:	f000 80d1 	beq.w	8003f74 <_printf_i+0x1c4>
 8003dd2:	2f58      	cmp	r7, #88	@ 0x58
 8003dd4:	f000 80b8 	beq.w	8003f48 <_printf_i+0x198>
 8003dd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ddc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003de0:	e03a      	b.n	8003e58 <_printf_i+0xa8>
 8003de2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003de6:	2b15      	cmp	r3, #21
 8003de8:	d8f6      	bhi.n	8003dd8 <_printf_i+0x28>
 8003dea:	a101      	add	r1, pc, #4	@ (adr r1, 8003df0 <_printf_i+0x40>)
 8003dec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003df0:	08003e49 	.word	0x08003e49
 8003df4:	08003e5d 	.word	0x08003e5d
 8003df8:	08003dd9 	.word	0x08003dd9
 8003dfc:	08003dd9 	.word	0x08003dd9
 8003e00:	08003dd9 	.word	0x08003dd9
 8003e04:	08003dd9 	.word	0x08003dd9
 8003e08:	08003e5d 	.word	0x08003e5d
 8003e0c:	08003dd9 	.word	0x08003dd9
 8003e10:	08003dd9 	.word	0x08003dd9
 8003e14:	08003dd9 	.word	0x08003dd9
 8003e18:	08003dd9 	.word	0x08003dd9
 8003e1c:	08003f5b 	.word	0x08003f5b
 8003e20:	08003e87 	.word	0x08003e87
 8003e24:	08003f15 	.word	0x08003f15
 8003e28:	08003dd9 	.word	0x08003dd9
 8003e2c:	08003dd9 	.word	0x08003dd9
 8003e30:	08003f7d 	.word	0x08003f7d
 8003e34:	08003dd9 	.word	0x08003dd9
 8003e38:	08003e87 	.word	0x08003e87
 8003e3c:	08003dd9 	.word	0x08003dd9
 8003e40:	08003dd9 	.word	0x08003dd9
 8003e44:	08003f1d 	.word	0x08003f1d
 8003e48:	6833      	ldr	r3, [r6, #0]
 8003e4a:	1d1a      	adds	r2, r3, #4
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6032      	str	r2, [r6, #0]
 8003e50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e09c      	b.n	8003f96 <_printf_i+0x1e6>
 8003e5c:	6833      	ldr	r3, [r6, #0]
 8003e5e:	6820      	ldr	r0, [r4, #0]
 8003e60:	1d19      	adds	r1, r3, #4
 8003e62:	6031      	str	r1, [r6, #0]
 8003e64:	0606      	lsls	r6, r0, #24
 8003e66:	d501      	bpl.n	8003e6c <_printf_i+0xbc>
 8003e68:	681d      	ldr	r5, [r3, #0]
 8003e6a:	e003      	b.n	8003e74 <_printf_i+0xc4>
 8003e6c:	0645      	lsls	r5, r0, #25
 8003e6e:	d5fb      	bpl.n	8003e68 <_printf_i+0xb8>
 8003e70:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003e74:	2d00      	cmp	r5, #0
 8003e76:	da03      	bge.n	8003e80 <_printf_i+0xd0>
 8003e78:	232d      	movs	r3, #45	@ 0x2d
 8003e7a:	426d      	negs	r5, r5
 8003e7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e80:	4858      	ldr	r0, [pc, #352]	@ (8003fe4 <_printf_i+0x234>)
 8003e82:	230a      	movs	r3, #10
 8003e84:	e011      	b.n	8003eaa <_printf_i+0xfa>
 8003e86:	6821      	ldr	r1, [r4, #0]
 8003e88:	6833      	ldr	r3, [r6, #0]
 8003e8a:	0608      	lsls	r0, r1, #24
 8003e8c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003e90:	d402      	bmi.n	8003e98 <_printf_i+0xe8>
 8003e92:	0649      	lsls	r1, r1, #25
 8003e94:	bf48      	it	mi
 8003e96:	b2ad      	uxthmi	r5, r5
 8003e98:	2f6f      	cmp	r7, #111	@ 0x6f
 8003e9a:	4852      	ldr	r0, [pc, #328]	@ (8003fe4 <_printf_i+0x234>)
 8003e9c:	6033      	str	r3, [r6, #0]
 8003e9e:	bf14      	ite	ne
 8003ea0:	230a      	movne	r3, #10
 8003ea2:	2308      	moveq	r3, #8
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003eaa:	6866      	ldr	r6, [r4, #4]
 8003eac:	60a6      	str	r6, [r4, #8]
 8003eae:	2e00      	cmp	r6, #0
 8003eb0:	db05      	blt.n	8003ebe <_printf_i+0x10e>
 8003eb2:	6821      	ldr	r1, [r4, #0]
 8003eb4:	432e      	orrs	r6, r5
 8003eb6:	f021 0104 	bic.w	r1, r1, #4
 8003eba:	6021      	str	r1, [r4, #0]
 8003ebc:	d04b      	beq.n	8003f56 <_printf_i+0x1a6>
 8003ebe:	4616      	mov	r6, r2
 8003ec0:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ec4:	fb03 5711 	mls	r7, r3, r1, r5
 8003ec8:	5dc7      	ldrb	r7, [r0, r7]
 8003eca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ece:	462f      	mov	r7, r5
 8003ed0:	42bb      	cmp	r3, r7
 8003ed2:	460d      	mov	r5, r1
 8003ed4:	d9f4      	bls.n	8003ec0 <_printf_i+0x110>
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d10b      	bne.n	8003ef2 <_printf_i+0x142>
 8003eda:	6823      	ldr	r3, [r4, #0]
 8003edc:	07df      	lsls	r7, r3, #31
 8003ede:	d508      	bpl.n	8003ef2 <_printf_i+0x142>
 8003ee0:	6923      	ldr	r3, [r4, #16]
 8003ee2:	6861      	ldr	r1, [r4, #4]
 8003ee4:	4299      	cmp	r1, r3
 8003ee6:	bfde      	ittt	le
 8003ee8:	2330      	movle	r3, #48	@ 0x30
 8003eea:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003eee:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ef2:	1b92      	subs	r2, r2, r6
 8003ef4:	6122      	str	r2, [r4, #16]
 8003ef6:	f8cd a000 	str.w	sl, [sp]
 8003efa:	464b      	mov	r3, r9
 8003efc:	aa03      	add	r2, sp, #12
 8003efe:	4621      	mov	r1, r4
 8003f00:	4640      	mov	r0, r8
 8003f02:	f7ff fee7 	bl	8003cd4 <_printf_common>
 8003f06:	3001      	adds	r0, #1
 8003f08:	d14a      	bne.n	8003fa0 <_printf_i+0x1f0>
 8003f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0e:	b004      	add	sp, #16
 8003f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f14:	6823      	ldr	r3, [r4, #0]
 8003f16:	f043 0320 	orr.w	r3, r3, #32
 8003f1a:	6023      	str	r3, [r4, #0]
 8003f1c:	4832      	ldr	r0, [pc, #200]	@ (8003fe8 <_printf_i+0x238>)
 8003f1e:	2778      	movs	r7, #120	@ 0x78
 8003f20:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	6831      	ldr	r1, [r6, #0]
 8003f28:	061f      	lsls	r7, r3, #24
 8003f2a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003f2e:	d402      	bmi.n	8003f36 <_printf_i+0x186>
 8003f30:	065f      	lsls	r7, r3, #25
 8003f32:	bf48      	it	mi
 8003f34:	b2ad      	uxthmi	r5, r5
 8003f36:	6031      	str	r1, [r6, #0]
 8003f38:	07d9      	lsls	r1, r3, #31
 8003f3a:	bf44      	itt	mi
 8003f3c:	f043 0320 	orrmi.w	r3, r3, #32
 8003f40:	6023      	strmi	r3, [r4, #0]
 8003f42:	b11d      	cbz	r5, 8003f4c <_printf_i+0x19c>
 8003f44:	2310      	movs	r3, #16
 8003f46:	e7ad      	b.n	8003ea4 <_printf_i+0xf4>
 8003f48:	4826      	ldr	r0, [pc, #152]	@ (8003fe4 <_printf_i+0x234>)
 8003f4a:	e7e9      	b.n	8003f20 <_printf_i+0x170>
 8003f4c:	6823      	ldr	r3, [r4, #0]
 8003f4e:	f023 0320 	bic.w	r3, r3, #32
 8003f52:	6023      	str	r3, [r4, #0]
 8003f54:	e7f6      	b.n	8003f44 <_printf_i+0x194>
 8003f56:	4616      	mov	r6, r2
 8003f58:	e7bd      	b.n	8003ed6 <_printf_i+0x126>
 8003f5a:	6833      	ldr	r3, [r6, #0]
 8003f5c:	6825      	ldr	r5, [r4, #0]
 8003f5e:	6961      	ldr	r1, [r4, #20]
 8003f60:	1d18      	adds	r0, r3, #4
 8003f62:	6030      	str	r0, [r6, #0]
 8003f64:	062e      	lsls	r6, r5, #24
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	d501      	bpl.n	8003f6e <_printf_i+0x1be>
 8003f6a:	6019      	str	r1, [r3, #0]
 8003f6c:	e002      	b.n	8003f74 <_printf_i+0x1c4>
 8003f6e:	0668      	lsls	r0, r5, #25
 8003f70:	d5fb      	bpl.n	8003f6a <_printf_i+0x1ba>
 8003f72:	8019      	strh	r1, [r3, #0]
 8003f74:	2300      	movs	r3, #0
 8003f76:	6123      	str	r3, [r4, #16]
 8003f78:	4616      	mov	r6, r2
 8003f7a:	e7bc      	b.n	8003ef6 <_printf_i+0x146>
 8003f7c:	6833      	ldr	r3, [r6, #0]
 8003f7e:	1d1a      	adds	r2, r3, #4
 8003f80:	6032      	str	r2, [r6, #0]
 8003f82:	681e      	ldr	r6, [r3, #0]
 8003f84:	6862      	ldr	r2, [r4, #4]
 8003f86:	2100      	movs	r1, #0
 8003f88:	4630      	mov	r0, r6
 8003f8a:	f7fc f931 	bl	80001f0 <memchr>
 8003f8e:	b108      	cbz	r0, 8003f94 <_printf_i+0x1e4>
 8003f90:	1b80      	subs	r0, r0, r6
 8003f92:	6060      	str	r0, [r4, #4]
 8003f94:	6863      	ldr	r3, [r4, #4]
 8003f96:	6123      	str	r3, [r4, #16]
 8003f98:	2300      	movs	r3, #0
 8003f9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f9e:	e7aa      	b.n	8003ef6 <_printf_i+0x146>
 8003fa0:	6923      	ldr	r3, [r4, #16]
 8003fa2:	4632      	mov	r2, r6
 8003fa4:	4649      	mov	r1, r9
 8003fa6:	4640      	mov	r0, r8
 8003fa8:	47d0      	blx	sl
 8003faa:	3001      	adds	r0, #1
 8003fac:	d0ad      	beq.n	8003f0a <_printf_i+0x15a>
 8003fae:	6823      	ldr	r3, [r4, #0]
 8003fb0:	079b      	lsls	r3, r3, #30
 8003fb2:	d413      	bmi.n	8003fdc <_printf_i+0x22c>
 8003fb4:	68e0      	ldr	r0, [r4, #12]
 8003fb6:	9b03      	ldr	r3, [sp, #12]
 8003fb8:	4298      	cmp	r0, r3
 8003fba:	bfb8      	it	lt
 8003fbc:	4618      	movlt	r0, r3
 8003fbe:	e7a6      	b.n	8003f0e <_printf_i+0x15e>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	4632      	mov	r2, r6
 8003fc4:	4649      	mov	r1, r9
 8003fc6:	4640      	mov	r0, r8
 8003fc8:	47d0      	blx	sl
 8003fca:	3001      	adds	r0, #1
 8003fcc:	d09d      	beq.n	8003f0a <_printf_i+0x15a>
 8003fce:	3501      	adds	r5, #1
 8003fd0:	68e3      	ldr	r3, [r4, #12]
 8003fd2:	9903      	ldr	r1, [sp, #12]
 8003fd4:	1a5b      	subs	r3, r3, r1
 8003fd6:	42ab      	cmp	r3, r5
 8003fd8:	dcf2      	bgt.n	8003fc0 <_printf_i+0x210>
 8003fda:	e7eb      	b.n	8003fb4 <_printf_i+0x204>
 8003fdc:	2500      	movs	r5, #0
 8003fde:	f104 0619 	add.w	r6, r4, #25
 8003fe2:	e7f5      	b.n	8003fd0 <_printf_i+0x220>
 8003fe4:	080047b5 	.word	0x080047b5
 8003fe8:	080047c6 	.word	0x080047c6

08003fec <memmove>:
 8003fec:	4288      	cmp	r0, r1
 8003fee:	b510      	push	{r4, lr}
 8003ff0:	eb01 0402 	add.w	r4, r1, r2
 8003ff4:	d902      	bls.n	8003ffc <memmove+0x10>
 8003ff6:	4284      	cmp	r4, r0
 8003ff8:	4623      	mov	r3, r4
 8003ffa:	d807      	bhi.n	800400c <memmove+0x20>
 8003ffc:	1e43      	subs	r3, r0, #1
 8003ffe:	42a1      	cmp	r1, r4
 8004000:	d008      	beq.n	8004014 <memmove+0x28>
 8004002:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004006:	f803 2f01 	strb.w	r2, [r3, #1]!
 800400a:	e7f8      	b.n	8003ffe <memmove+0x12>
 800400c:	4402      	add	r2, r0
 800400e:	4601      	mov	r1, r0
 8004010:	428a      	cmp	r2, r1
 8004012:	d100      	bne.n	8004016 <memmove+0x2a>
 8004014:	bd10      	pop	{r4, pc}
 8004016:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800401a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800401e:	e7f7      	b.n	8004010 <memmove+0x24>

08004020 <_sbrk_r>:
 8004020:	b538      	push	{r3, r4, r5, lr}
 8004022:	4d06      	ldr	r5, [pc, #24]	@ (800403c <_sbrk_r+0x1c>)
 8004024:	2300      	movs	r3, #0
 8004026:	4604      	mov	r4, r0
 8004028:	4608      	mov	r0, r1
 800402a:	602b      	str	r3, [r5, #0]
 800402c:	f7fd fb76 	bl	800171c <_sbrk>
 8004030:	1c43      	adds	r3, r0, #1
 8004032:	d102      	bne.n	800403a <_sbrk_r+0x1a>
 8004034:	682b      	ldr	r3, [r5, #0]
 8004036:	b103      	cbz	r3, 800403a <_sbrk_r+0x1a>
 8004038:	6023      	str	r3, [r4, #0]
 800403a:	bd38      	pop	{r3, r4, r5, pc}
 800403c:	20000348 	.word	0x20000348

08004040 <memcpy>:
 8004040:	440a      	add	r2, r1
 8004042:	4291      	cmp	r1, r2
 8004044:	f100 33ff 	add.w	r3, r0, #4294967295
 8004048:	d100      	bne.n	800404c <memcpy+0xc>
 800404a:	4770      	bx	lr
 800404c:	b510      	push	{r4, lr}
 800404e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004052:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004056:	4291      	cmp	r1, r2
 8004058:	d1f9      	bne.n	800404e <memcpy+0xe>
 800405a:	bd10      	pop	{r4, pc}

0800405c <_realloc_r>:
 800405c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004060:	4607      	mov	r7, r0
 8004062:	4614      	mov	r4, r2
 8004064:	460d      	mov	r5, r1
 8004066:	b921      	cbnz	r1, 8004072 <_realloc_r+0x16>
 8004068:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800406c:	4611      	mov	r1, r2
 800406e:	f7ff bc4d 	b.w	800390c <_malloc_r>
 8004072:	b92a      	cbnz	r2, 8004080 <_realloc_r+0x24>
 8004074:	f7ff fbde 	bl	8003834 <_free_r>
 8004078:	4625      	mov	r5, r4
 800407a:	4628      	mov	r0, r5
 800407c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004080:	f000 f81a 	bl	80040b8 <_malloc_usable_size_r>
 8004084:	4284      	cmp	r4, r0
 8004086:	4606      	mov	r6, r0
 8004088:	d802      	bhi.n	8004090 <_realloc_r+0x34>
 800408a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800408e:	d8f4      	bhi.n	800407a <_realloc_r+0x1e>
 8004090:	4621      	mov	r1, r4
 8004092:	4638      	mov	r0, r7
 8004094:	f7ff fc3a 	bl	800390c <_malloc_r>
 8004098:	4680      	mov	r8, r0
 800409a:	b908      	cbnz	r0, 80040a0 <_realloc_r+0x44>
 800409c:	4645      	mov	r5, r8
 800409e:	e7ec      	b.n	800407a <_realloc_r+0x1e>
 80040a0:	42b4      	cmp	r4, r6
 80040a2:	4622      	mov	r2, r4
 80040a4:	4629      	mov	r1, r5
 80040a6:	bf28      	it	cs
 80040a8:	4632      	movcs	r2, r6
 80040aa:	f7ff ffc9 	bl	8004040 <memcpy>
 80040ae:	4629      	mov	r1, r5
 80040b0:	4638      	mov	r0, r7
 80040b2:	f7ff fbbf 	bl	8003834 <_free_r>
 80040b6:	e7f1      	b.n	800409c <_realloc_r+0x40>

080040b8 <_malloc_usable_size_r>:
 80040b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040bc:	1f18      	subs	r0, r3, #4
 80040be:	2b00      	cmp	r3, #0
 80040c0:	bfbc      	itt	lt
 80040c2:	580b      	ldrlt	r3, [r1, r0]
 80040c4:	18c0      	addlt	r0, r0, r3
 80040c6:	4770      	bx	lr

080040c8 <_init>:
 80040c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ca:	bf00      	nop
 80040cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ce:	bc08      	pop	{r3}
 80040d0:	469e      	mov	lr, r3
 80040d2:	4770      	bx	lr

080040d4 <_fini>:
 80040d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040d6:	bf00      	nop
 80040d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040da:	bc08      	pop	{r3}
 80040dc:	469e      	mov	lr, r3
 80040de:	4770      	bx	lr
