

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Sun Jun  5 21:44:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_37_1                    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_41_2                    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_45_3                    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_51_4                    |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_55_5                    |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_56_6                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1                              |        3|        ?|     3 ~ ?|          -|          -|  1 ~ ?|        no|
        | + LOOP2                             |        5|        ?|         6|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_71_7                    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_80_8                    |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_81_9                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_86_10_VITIS_LOOP_87_11  |        ?|        ?|         8|          1|          1|      ?|       yes|
        |- VITIS_LOOP_93_12                   |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_97_13                   |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_98_14                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_106_15                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|   1402|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    0|    2085|   2362|    -|
|Memory           |        8|    -|     192|     78|    -|
|Multiplexer      |        -|    -|       -|   1187|    -|
|Register         |        -|    -|    2354|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|    4|    4631|   5125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    1|       4|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |control_s_axi_U          |control_s_axi         |        0|   0|  423|  682|    0|
    |gmem2_m_axi_U            |gmem2_m_axi           |        2|   0|  537|  677|    0|
    |gmem_m_axi_U             |gmem_m_axi            |        2|   0|  537|  677|    0|
    |mul_31ns_32ns_63_2_1_U2  |mul_31ns_32ns_63_2_1  |        0|   0|  165|   50|    0|
    |mul_31s_31s_31_2_1_U1    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U4    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_31s_31s_31_2_1_U6    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    |mul_6ns_7ns_12_1_1_U3    |mul_6ns_7ns_12_1_1    |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U5    |mul_6ns_7ns_12_1_1    |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U7    |mul_6ns_7ns_12_1_1    |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U8    |mul_6ns_7ns_12_1_1    |        0|   0|    0|   33|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        4|   0| 2085| 2362|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_29ns_29_4_1_U10  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U11  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U12  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_6ns_7ns_12ns_12_4_1_U9   |mac_muladd_6ns_7ns_12ns_12_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |dwbuf_V_U  |dwbuf_V  |        4|   0|   0|    0|  2500|   16|     1|        40000|
    |dxbuf_V_U  |dxbuf_V  |        0|  32|  13|    0|    50|   16|     1|          800|
    |dbbuf_V_U  |dxbuf_V  |        0|  32|  13|    0|    50|   16|     1|          800|
    |wbuf_V_U   |wbuf_V   |        4|   0|   0|    0|  2500|   16|     1|        40000|
    |xbuf_V_U   |xbuf_V   |        0|  32|  13|    0|    50|   16|     1|          800|
    |bbuf_V_U   |xbuf_V   |        0|  32|  13|    0|    50|   16|     1|          800|
    |ybuf_V_U   |xbuf_V   |        0|  32|  13|    0|    50|   16|     1|          800|
    |dybuf_V_U  |xbuf_V   |        0|  32|  13|    0|    50|   16|     1|          800|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |         |        8| 192|  78|    0|  5300|  128|     8|        84800|
    +-----------+---------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_1542_p2                   |         +|   0|  0|  38|          31|           1|
    |add_ln1116_fu_1466_p2                  |         +|   0|  0|  12|          12|          12|
    |add_ln37_fu_814_p2                     |         +|   0|  0|  38|          31|           1|
    |add_ln41_fu_853_p2                     |         +|   0|  0|  38|          31|           1|
    |add_ln45_fu_891_p2                     |         +|   0|  0|  38|          31|           1|
    |add_ln51_fu_1269_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln55_fu_1299_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln56_fu_1370_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln57_fu_1389_p2                    |         +|   0|  0|  12|          12|          12|
    |add_ln62_fu_1398_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln66_fu_1447_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln71_fu_1499_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln80_fu_916_p2                     |         +|   0|  0|  38|          31|           1|
    |add_ln81_fu_989_p2                     |         +|   0|  0|  38|          31|           1|
    |add_ln82_fu_1008_p2                    |         +|   0|  0|  12|          12|          12|
    |add_ln86_1_fu_1017_p2                  |         +|   0|  0|  70|          63|           1|
    |add_ln86_fu_1037_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln87_fu_1083_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln93_fu_1151_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln97_fu_1179_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln98_fu_1240_p2                    |         +|   0|  0|  38|          31|           1|
    |add_ln99_fu_1259_p2                    |         +|   0|  0|  12|          12|          12|
    |dbbuf_V_d0                             |         +|   0|  0|  23|          16|          16|
    |empty_54_fu_1345_p2                    |         +|   0|  0|  39|          32|          32|
    |empty_67_fu_964_p2                     |         +|   0|  0|  39|          32|          32|
    |empty_74_fu_1215_p2                    |         +|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp10_stage0_11001             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp11_stage0_11001             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp8_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp9_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_state107_io                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1      |       and|   0|  0|   2|           1|           1|
    |ap_block_state112                      |       and|   0|  0|   2|           1|           1|
    |ap_block_state112_io                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state115_io                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state120                      |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1      |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_pp2_stage0_iter1      |       and|   0|  0|   2|           1|           1|
    |ap_block_state45_pp3_stage0_iter1      |       and|   0|  0|   2|           1|           1|
    |ap_block_state67_io                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state86_pp8_stage0_iter1      |       and|   0|  0|   2|           1|           1|
    |ap_block_state90_io                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state98_pp9_stage0_iter1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op569_writeresp_state112  |       and|   0|  0|   2|           1|           1|
    |icmp_ln106_fu_1548_p2                  |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln37_1_fu_820_p2                  |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln37_fu_785_p2                    |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln41_fu_859_p2                    |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln45_1_fu_897_p2                  |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln45_fu_872_p2                    |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln51_fu_1279_p2                   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln55_fu_1305_p2                   |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln56_fu_1380_p2                   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln62_fu_1404_p2                   |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln66_fu_1457_p2                   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln71_fu_1505_p2                   |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln80_fu_922_p2                    |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln81_fu_999_p2                    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln86_fu_1032_p2                   |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln87_fu_1027_p2                   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln93_fu_1157_p2                   |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln97_fu_1185_p2                   |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln98_fu_1250_p2                   |      icmp|   0|  0|  18|          32|          32|
    |select_ln86_2_fu_1059_p3               |    select|   0|  0|   6|           1|           6|
    |select_ln86_3_fu_1071_p3               |    select|   0|  0|  31|           1|          31|
    |select_ln86_fu_1043_p3                 |    select|   0|  0|  31|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp10                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp11                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp8                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp9                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp10_iter1               |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp11_iter1               |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1                |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1                |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1                |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1                |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp8_iter1                |       xor|   0|  0|   2|           2|           1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|1402|        1436|         838|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  462|         92|    1|         92|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp10_iter1      |    9|          2|    1|          2|
    |ap_enable_reg_pp10_iter2      |    9|          2|    1|          2|
    |ap_enable_reg_pp11_iter1      |    9|          2|    1|          2|
    |ap_enable_reg_pp11_iter2      |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter7       |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1       |   14|          3|    1|          3|
    |ap_enable_reg_pp6_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter4       |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter5       |    9|          2|    1|          2|
    |ap_phi_mux_rhs_phi_fu_747_p4  |    9|          2|   16|         32|
    |bbuf_V_address0               |   14|          3|    6|         18|
    |dwbuf_V_address0              |   14|          3|   12|         36|
    |dwbuf_V_address1              |   14|          3|   12|         36|
    |dwbuf_V_d0                    |   14|          3|   16|         48|
    |dxbuf_V_address0              |   14|          3|    6|         18|
    |dxbuf_V_address1              |   14|          3|    6|         18|
    |dxbuf_V_d0                    |   14|          3|   16|         48|
    |dybuf_V_address0              |   20|          4|    6|         24|
    |gmem2_ARADDR                  |   14|          3|   32|         96|
    |gmem2_AWADDR                  |   14|          3|   32|         96|
    |gmem2_WDATA                   |   14|          3|   16|         48|
    |gmem2_blk_n_AR                |    9|          2|    1|          2|
    |gmem2_blk_n_AW                |    9|          2|    1|          2|
    |gmem2_blk_n_B                 |    9|          2|    1|          2|
    |gmem2_blk_n_R                 |    9|          2|    1|          2|
    |gmem2_blk_n_W                 |    9|          2|    1|          2|
    |gmem_ARADDR                   |   25|          5|   32|        160|
    |gmem_ARLEN                    |   14|          3|   32|         96|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_AW                 |    9|          2|    1|          2|
    |gmem_blk_n_B                  |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |gmem_blk_n_W                  |    9|          2|    1|          2|
    |i_10_reg_664                  |    9|          2|   31|         62|
    |i_11_reg_765                  |    9|          2|   31|         62|
    |i_1_reg_575                   |    9|          2|   31|         62|
    |i_2_reg_586                   |    9|          2|   31|         62|
    |i_3_reg_687                   |    9|          2|   31|         62|
    |i_4_reg_597                   |    9|          2|   31|         62|
    |i_5_reg_698                   |    9|          2|   31|         62|
    |i_6_reg_631                   |    9|          2|   31|         62|
    |i_7_reg_721                   |    9|          2|   31|         62|
    |i_8_reg_653                   |    9|          2|   31|         62|
    |i_9_reg_754                   |    9|          2|   31|         62|
    |i_reg_564                     |    9|          2|   31|         62|
    |indvar_flatten_reg_620        |    9|          2|   63|        126|
    |j_1_reg_642                   |    9|          2|   31|         62|
    |j_2_reg_710                   |    9|          2|   31|         62|
    |j_3_reg_732                   |    9|          2|   31|         62|
    |j_4_reg_676                   |    9|          2|   31|         62|
    |j_reg_609                     |    9|          2|   31|         62|
    |rhs_reg_743                   |    9|          2|   16|         32|
    |wbuf_V_address0               |   20|          4|   12|         48|
    |xbuf_V_address0               |   14|          3|    6|         18|
    |ybuf_V_address0               |   14|          3|    6|         18|
    |ybuf_V_d0                     |   14|          3|   16|         48|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1187|        250|  918|       2273|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln1116_reg_2112                    |  12|   0|   12|          0|
    |add_ln55_reg_2010                      |  31|   0|   31|          0|
    |add_ln57_reg_2054                      |  12|   0|   12|          0|
    |add_ln57_reg_2054_pp8_iter1_reg        |  12|   0|   12|          0|
    |add_ln62_reg_2064                      |  31|   0|   31|          0|
    |add_ln80_reg_1771                      |  31|   0|   31|          0|
    |add_ln82_reg_1819                      |  12|   0|   12|          0|
    |add_ln82_reg_1819_pp3_iter1_reg        |  12|   0|   12|          0|
    |add_ln97_reg_1942                      |  31|   0|   31|          0|
    |ap_CS_fsm                              |  91|   0|   91|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp11_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp11_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp11_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter5                |   1|   0|    1|          0|
    |bbuf_V_load_reg_2098                   |  16|   0|   16|          0|
    |dbbuf_V_addr_reg_1931                  |   6|   0|    6|          0|
    |dwbuf_V_addr_1_reg_1901                |  12|   0|   12|          0|
    |dwbuf_V_addr_1_reg_1901_pp4_iter4_reg  |  12|   0|   12|          0|
    |dwbuf_V_load_reg_1985                  |  16|   0|   16|          0|
    |dwt_read_reg_1642                      |  32|   0|   32|          0|
    |dx_read_reg_1653                       |  32|   0|   32|          0|
    |dxbuf_V_addr_1_reg_1874                |   6|   0|    6|          0|
    |dxbuf_V_load_reg_2191                  |  16|   0|   16|          0|
    |dy_read_reg_1632                       |  32|   0|   32|          0|
    |empty_49_reg_1998                      |  31|   0|   31|          0|
    |empty_50_reg_2005                      |  31|   0|   31|          0|
    |empty_52_reg_2018                      |   6|   0|    6|          0|
    |empty_53_reg_2029                      |  31|   0|   31|          0|
    |empty_62_reg_1757                      |  31|   0|   31|          0|
    |empty_63_reg_1765                      |  31|   0|   31|          0|
    |empty_65_reg_1779                      |   6|   0|    6|          0|
    |empty_66_reg_1794                      |  31|   0|   31|          0|
    |empty_72_reg_1950                      |   6|   0|    6|          0|
    |empty_73_reg_1955                      |  31|   0|   31|          0|
    |fwprop_read_reg_1596                   |   1|   0|    1|          0|
    |gmem2_addr_1_read_reg_2059             |  16|   0|   16|          0|
    |gmem2_addr_1_reg_2039                  |  32|   0|   32|          0|
    |gmem2_addr_2_reg_1965                  |  32|   0|   32|          0|
    |gmem2_addr_read_reg_1824               |  16|   0|   16|          0|
    |gmem2_addr_reg_1804                    |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_1718              |  16|   0|   16|          0|
    |gmem_addr_2_read_reg_1752              |  16|   0|   16|          0|
    |gmem_addr_3_read_reg_2122              |  16|   0|   16|          0|
    |gmem_addr_3_reg_2023                   |  32|   0|   32|          0|
    |gmem_addr_4_reg_2087                   |  32|   0|   32|          0|
    |gmem_addr_read_reg_1693                |  16|   0|   16|          0|
    |gmem_addr_reg_1667                     |  32|   0|   32|          0|
    |i_10_reg_664                           |  31|   0|   31|          0|
    |i_11_reg_765                           |  31|   0|   31|          0|
    |i_1_reg_575                            |  31|   0|   31|          0|
    |i_2_reg_586                            |  31|   0|   31|          0|
    |i_3_reg_687                            |  31|   0|   31|          0|
    |i_4_reg_597                            |  31|   0|   31|          0|
    |i_5_reg_698                            |  31|   0|   31|          0|
    |i_6_reg_631                            |  31|   0|   31|          0|
    |i_7_reg_721                            |  31|   0|   31|          0|
    |i_8_reg_653                            |  31|   0|   31|          0|
    |i_9_reg_754                            |  31|   0|   31|          0|
    |i_reg_564                              |  31|   0|   31|          0|
    |icmp_ln106_reg_2182                    |   1|   0|    1|          0|
    |icmp_ln106_reg_2182_pp11_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln37_1_reg_1684                   |   1|   0|    1|          0|
    |icmp_ln37_1_reg_1684_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln37_reg_1663                     |   1|   0|    1|          0|
    |icmp_ln41_reg_1709                     |   1|   0|    1|          0|
    |icmp_ln41_reg_1709_pp1_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln45_1_reg_1743                   |   1|   0|    1|          0|
    |icmp_ln45_1_reg_1743_pp2_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln45_reg_1723                     |   1|   0|    1|          0|
    |icmp_ln56_reg_2050                     |   1|   0|    1|          0|
    |icmp_ln56_reg_2050_pp8_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln66_reg_2108                     |   1|   0|    1|          0|
    |icmp_ln71_reg_2152                     |   1|   0|    1|          0|
    |icmp_ln71_reg_2152_pp10_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln81_reg_1815                     |   1|   0|    1|          0|
    |icmp_ln81_reg_1815_pp3_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln86_reg_1839                     |   1|   0|    1|          0|
    |icmp_ln93_reg_1927                     |   1|   0|    1|          0|
    |icmp_ln98_reg_1976                     |   1|   0|    1|          0|
    |icmp_ln98_reg_1976_pp6_iter1_reg       |   1|   0|    1|          0|
    |indvar_flatten_reg_620                 |  63|   0|   63|          0|
    |j_1_reg_642                            |  31|   0|   31|          0|
    |j_2_reg_710                            |  31|   0|   31|          0|
    |j_3_reg_732                            |  31|   0|   31|          0|
    |j_4_reg_676                            |  31|   0|   31|          0|
    |j_reg_609                              |  31|   0|   31|          0|
    |mul_ln1116_reg_2093                    |  12|   0|   12|          0|
    |mul_ln57_reg_2034                      |  12|   0|   12|          0|
    |mul_ln82_reg_1799                      |  12|   0|   12|          0|
    |mul_ln86_reg_1829                      |  63|   0|   63|          0|
    |mul_ln99_reg_1960                      |  12|   0|   12|          0|
    |rhs_reg_743                            |  16|   0|   16|          0|
    |select_ln86_2_reg_1843                 |   6|   0|    6|          0|
    |sext_ln86_reg_1885                     |  29|   0|   29|          0|
    |sext_ln86_reg_1885_pp4_iter3_reg       |  29|   0|   29|          0|
    |trunc_ln106_reg_2166                   |  31|   0|   31|          0|
    |trunc_ln1118_reg_1858                  |  12|   0|   12|          0|
    |trunc_ln1118_reg_1858_pp4_iter1_reg    |  12|   0|   12|          0|
    |trunc_ln37_reg_1673                    |  31|   0|   31|          0|
    |trunc_ln38_reg_1688                    |   6|   0|    6|          0|
    |trunc_ln38_reg_1688_pp0_iter1_reg      |   6|   0|    6|          0|
    |trunc_ln42_reg_1713                    |   6|   0|    6|          0|
    |trunc_ln42_reg_1713_pp1_iter1_reg      |   6|   0|    6|          0|
    |trunc_ln45_reg_1733                    |  31|   0|   31|          0|
    |trunc_ln46_reg_1747                    |   6|   0|    6|          0|
    |trunc_ln46_reg_1747_pp2_iter1_reg      |   6|   0|    6|          0|
    |trunc_ln64_reg_2072                    |   6|   0|    6|          0|
    |wt_read_reg_1648                       |  32|   0|   32|          0|
    |x_read_reg_1658                        |  32|   0|   32|          0|
    |xdim_read_reg_1610                     |  32|   0|   32|          0|
    |y_read_reg_1637                        |  32|   0|   32|          0|
    |ybuf_V_addr_reg_2082                   |   6|   0|    6|          0|
    |ybuf_V_load_reg_2161                   |  16|   0|   16|          0|
    |ydim_read_reg_1600                     |  32|   0|   32|          0|
    |dxbuf_V_addr_1_reg_1874                |  64|  32|    6|          0|
    |icmp_ln66_reg_2108                     |  64|  32|    1|          0|
    |icmp_ln86_reg_1839                     |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2354|  96| 2170|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 8
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 6
  * Pipeline-10: initiation interval (II) = 1, depth = 3
  * Pipeline-11: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 120
* Pipeline : 12
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 30 31 32 }
  Pipeline-3 : II = 1, D = 3, States = { 44 45 46 }
  Pipeline-4 : II = 1, D = 8, States = { 49 50 51 52 53 54 55 56 }
  Pipeline-5 : II = 1, D = 2, States = { 58 59 }
  Pipeline-6 : II = 1, D = 3, States = { 65 66 67 }
  Pipeline-7 : II = 1, D = 1, States = { 73 }
  Pipeline-8 : II = 1, D = 3, States = { 85 86 87 }
  Pipeline-9 : II = 1, D = 6, States = { 97 98 99 100 101 102 }
  Pipeline-10 : II = 1, D = 3, States = { 105 106 107 }
  Pipeline-11 : II = 1, D = 3, States = { 113 114 115 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 22 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 33 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 
32 --> 30 
33 --> 112 34 73 
34 --> 35 48 
35 --> 36 
36 --> 37 47 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 47 45 
45 --> 46 
46 --> 44 
47 --> 34 
48 --> 49 
49 --> 57 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 49 
57 --> 58 
58 --> 60 59 
59 --> 58 
60 --> 61 
61 --> 62 112 
62 --> 63 
63 --> 64 72 
64 --> 65 
65 --> 68 66 
66 --> 67 
67 --> 65 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 61 
73 --> 74 73 
74 --> 112 75 
75 --> 76 89 
76 --> 77 
77 --> 78 88 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 88 86 
86 --> 87 
87 --> 85 
88 --> 75 
89 --> 90 104 
90 --> 91 103 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 103 101 
101 --> 102 
102 --> 97 
103 --> 89 
104 --> 105 
105 --> 108 106 
106 --> 107 
107 --> 105 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 120 113 
113 --> 116 114 
114 --> 115 
115 --> 113 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22"   --->   Operation 121 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_0, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_6, void @empty_32, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_0, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_11, void @empty_32, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_24, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_19, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_1, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_21, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_2, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_33, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_3, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_25, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_4, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_13, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_7, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 152 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 153 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 153 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 154 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 154 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 155 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 155 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 156 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 156 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 157 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 157 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 158 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 158 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 159 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 159 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 160 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 160 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 161 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 161 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 162 [1/1] (2.32ns)   --->   "%xbuf_V = alloca i32 1" [fcc_combined/main.cpp:25]   --->   Operation 162 'alloca' 'xbuf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 163 [1/1] (2.32ns)   --->   "%dxbuf_V = alloca i32 1" [fcc_combined/main.cpp:26]   --->   Operation 163 'alloca' 'dxbuf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 164 [1/1] (3.25ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:28]   --->   Operation 164 'alloca' 'wbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_1 : Operation 165 [1/1] (2.32ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:29]   --->   Operation 165 'alloca' 'bbuf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 166 [1/1] (3.25ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:31]   --->   Operation 166 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_1 : Operation 167 [1/1] (2.32ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:32]   --->   Operation 167 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 168 [1/1] (2.32ns)   --->   "%ybuf_V = alloca i32 1" [fcc_combined/main.cpp:34]   --->   Operation 168 'alloca' 'ybuf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 169 [1/1] (2.32ns)   --->   "%dybuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 169 'alloca' 'dybuf_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 170 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:37]   --->   Operation 170 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %._crit_edge396, void %.lr.ph400" [fcc_combined/main.cpp:37]   --->   Operation 171 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:37]   --->   Operation 172 'partselect' 'trunc_ln' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i31 %trunc_ln" [fcc_combined/main.cpp:37]   --->   Operation 173 'sext' 'sext_ln37' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln37" [fcc_combined/main.cpp:37]   --->   Operation 174 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 175 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 176 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 177 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 178 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 179 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 180 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 181 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 183 [1/1] (1.58ns)   --->   "%br_ln37 = br void" [fcc_combined/main.cpp:37]   --->   Operation 183 'br' 'br_ln37' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.52>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln37, void %.split40, i31 0, void %.lr.ph400" [fcc_combined/main.cpp:37]   --->   Operation 184 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (2.52ns)   --->   "%add_ln37 = add i31 %i, i31 1" [fcc_combined/main.cpp:37]   --->   Operation 185 'add' 'add_ln37' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 186 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (2.47ns)   --->   "%icmp_ln37_1 = icmp_eq  i31 %i, i31 %trunc_ln37" [fcc_combined/main.cpp:37]   --->   Operation 187 'icmp' 'icmp_ln37_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 188 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37_1, void %.split40, void %.lr.ph395" [fcc_combined/main.cpp:37]   --->   Operation 189 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i31 %i" [fcc_combined/main.cpp:38]   --->   Operation 190 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 191 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr" [fcc_combined/main.cpp:38]   --->   Operation 191 'read' 'gmem_addr_read' <Predicate = (!icmp_ln37_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:37]   --->   Operation 192 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %trunc_ln38" [fcc_combined/main.cpp:38]   --->   Operation 193 'zext' 'zext_ln38' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln38" [fcc_combined/main.cpp:38]   --->   Operation 194 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln38 = store i16 %gmem_addr_read, i6 %bbuf_V_addr" [fcc_combined/main.cpp:38]   --->   Operation 195 'store' 'store_ln38' <Predicate = (!icmp_ln37_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 196 'br' 'br_ln0' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 197 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i31 %trunc_ln1" [fcc_combined/main.cpp:41]   --->   Operation 198 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln41" [fcc_combined/main.cpp:41]   --->   Operation 199 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [7/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 200 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 201 [6/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 201 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 202 [5/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 202 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 203 [4/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 203 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 204 [3/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 204 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 205 [2/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 205 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 206 [1/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 206 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 207 [1/1] (1.58ns)   --->   "%br_ln41 = br void" [fcc_combined/main.cpp:41]   --->   Operation 207 'br' 'br_ln41' <Predicate = true> <Delay = 1.58>

State 19 <SV = 16> <Delay = 2.52>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln41, void %.split38, i31 0, void %.lr.ph395" [fcc_combined/main.cpp:41]   --->   Operation 208 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (2.52ns)   --->   "%add_ln41 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:41]   --->   Operation 209 'add' 'add_ln41' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 210 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp_eq  i31 %i_1, i31 %trunc_ln37" [fcc_combined/main.cpp:41]   --->   Operation 211 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 212 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split38, void %._crit_edge396.loopexit" [fcc_combined/main.cpp:41]   --->   Operation 213 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i31 %i_1" [fcc_combined/main.cpp:42]   --->   Operation 214 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 215 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_1" [fcc_combined/main.cpp:42]   --->   Operation 215 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln41)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.32>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [fcc_combined/main.cpp:41]   --->   Operation 216 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %trunc_ln42" [fcc_combined/main.cpp:42]   --->   Operation 217 'zext' 'zext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%dybuf_V_addr = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln42" [fcc_combined/main.cpp:42]   --->   Operation 218 'getelementptr' 'dybuf_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (2.32ns)   --->   "%store_ln42 = store i16 %gmem_addr_1_read, i6 %dybuf_V_addr" [fcc_combined/main.cpp:42]   --->   Operation 219 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 220 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 2.47>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge396"   --->   Operation 221 'br' 'br_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %xdim_read, i32 0" [fcc_combined/main.cpp:45]   --->   Operation 222 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %._crit_edge391, void %.lr.ph390" [fcc_combined/main.cpp:45]   --->   Operation 223 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [fcc_combined/main.cpp:45]   --->   Operation 224 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i31 %trunc_ln4" [fcc_combined/main.cpp:45]   --->   Operation 225 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln45" [fcc_combined/main.cpp:45]   --->   Operation 226 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 227 [7/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 227 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 228 [6/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 228 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 229 [5/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 229 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 230 [4/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 230 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 231 [3/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 231 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 232 [2/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 232 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 233 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 234 [1/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 234 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 235 [1/1] (1.58ns)   --->   "%br_ln45 = br void" [fcc_combined/main.cpp:45]   --->   Operation 235 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 30 <SV = 25> <Delay = 2.52>
ST_30 : Operation 236 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln45, void %.split36, i31 0, void %.lr.ph390" [fcc_combined/main.cpp:45]   --->   Operation 236 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 237 [1/1] (2.52ns)   --->   "%add_ln45 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:45]   --->   Operation 237 'add' 'add_ln45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 238 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln45_1 = icmp_eq  i31 %i_2, i31 %trunc_ln45" [fcc_combined/main.cpp:45]   --->   Operation 239 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 240 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45_1, void %.split36, void %._crit_edge391.loopexit" [fcc_combined/main.cpp:45]   --->   Operation 241 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %i_2" [fcc_combined/main.cpp:46]   --->   Operation 242 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 243 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_2" [fcc_combined/main.cpp:46]   --->   Operation 243 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln45_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 2.32>
ST_32 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fcc_combined/main.cpp:45]   --->   Operation 244 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>
ST_32 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %trunc_ln46" [fcc_combined/main.cpp:46]   --->   Operation 245 'zext' 'zext_ln46' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln46" [fcc_combined/main.cpp:46]   --->   Operation 246 'getelementptr' 'xbuf_V_addr' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>
ST_32 : Operation 247 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %gmem_addr_2_read, i6 %xbuf_V_addr" [fcc_combined/main.cpp:46]   --->   Operation 247 'store' 'store_ln46' <Predicate = (!icmp_ln45_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>

State 33 <SV = 26> <Delay = 1.58>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge391"   --->   Operation 249 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %fwprop_read, void, void %.lr.ph350.preheader" [fcc_combined/main.cpp:49]   --->   Operation 250 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln37, void %._crit_edge326, void %.lr.ph385" [fcc_combined/main.cpp:80]   --->   Operation 251 'br' 'br_ln80' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %ydim_read"   --->   Operation 252 'trunc' 'empty_62' <Predicate = (icmp_ln37 & !fwprop_read)> <Delay = 0.00>
ST_33 : Operation 253 [1/1] (0.00ns)   --->   "%empty_63 = trunc i32 %xdim_read"   --->   Operation 253 'trunc' 'empty_63' <Predicate = (icmp_ln37 & !fwprop_read)> <Delay = 0.00>
ST_33 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln80 = br void" [fcc_combined/main.cpp:80]   --->   Operation 254 'br' 'br_ln80' <Predicate = (icmp_ln37 & !fwprop_read)> <Delay = 1.58>
ST_33 : Operation 255 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph350"   --->   Operation 255 'br' 'br_ln0' <Predicate = (fwprop_read)> <Delay = 1.58>

State 34 <SV = 27> <Delay = 6.91>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln80, void %._crit_edge381, i31 0, void %.lr.ph385" [fcc_combined/main.cpp:80]   --->   Operation 256 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (2.52ns)   --->   "%add_ln80 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:80]   --->   Operation 257 'add' 'add_ln80' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 258 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i31 %i_4, i31 %empty_62" [fcc_combined/main.cpp:80]   --->   Operation 258 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 259 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 259 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split34, void %.lr.ph375.preheader" [fcc_combined/main.cpp:80]   --->   Operation 260 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%empty_65 = trunc i31 %i_4" [fcc_combined/main.cpp:80]   --->   Operation 261 'trunc' 'empty_65' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_34 : Operation 262 [2/2] (6.91ns)   --->   "%empty_66 = mul i31 %i_4, i31 %empty_63" [fcc_combined/main.cpp:80]   --->   Operation 262 'mul' 'empty_66' <Predicate = (!icmp_ln80)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i31 %empty_62" [fcc_combined/main.cpp:86]   --->   Operation 263 'zext' 'zext_ln86' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_34 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i32 %xdim_read" [fcc_combined/main.cpp:86]   --->   Operation 264 'zext' 'zext_ln86_1' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_34 : Operation 265 [2/2] (6.91ns)   --->   "%mul_ln86 = mul i63 %zext_ln86, i63 %zext_ln86_1" [fcc_combined/main.cpp:86]   --->   Operation 265 'mul' 'mul_ln86' <Predicate = (icmp_ln80)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 6.91>
ST_35 : Operation 266 [1/2] (6.91ns)   --->   "%empty_66 = mul i31 %i_4, i31 %empty_63" [fcc_combined/main.cpp:80]   --->   Operation 266 'mul' 'empty_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 3.74>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [fcc_combined/main.cpp:80]   --->   Operation 267 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %empty_65" [fcc_combined/main.cpp:82]   --->   Operation 268 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 269 [1/1] (3.74ns)   --->   "%mul_ln82 = mul i12 %zext_ln82, i12 50" [fcc_combined/main.cpp:82]   --->   Operation 269 'mul' 'mul_ln82' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_66, i1 0" [fcc_combined/main.cpp:80]   --->   Operation 270 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 271 [1/1] (2.55ns)   --->   "%empty_67 = add i32 %tmp, i32 %dwt_read" [fcc_combined/main.cpp:80]   --->   Operation 271 'add' 'empty_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln45, void %._crit_edge381, void %.lr.ph380" [fcc_combined/main.cpp:81]   --->   Operation 272 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_67, i32 1, i32 31" [fcc_combined/main.cpp:81]   --->   Operation 273 'partselect' 'trunc_ln7' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i31 %trunc_ln7" [fcc_combined/main.cpp:81]   --->   Operation 274 'sext' 'sext_ln81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %sext_ln81" [fcc_combined/main.cpp:81]   --->   Operation 275 'getelementptr' 'gmem2_addr' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 37 <SV = 30> <Delay = 7.30>
ST_37 : Operation 276 [7/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 276 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 31> <Delay = 7.30>
ST_38 : Operation 277 [6/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 277 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 32> <Delay = 7.30>
ST_39 : Operation 278 [5/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 278 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 33> <Delay = 7.30>
ST_40 : Operation 279 [4/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 279 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 34> <Delay = 7.30>
ST_41 : Operation 280 [3/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 280 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 35> <Delay = 7.30>
ST_42 : Operation 281 [2/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 281 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 36> <Delay = 7.30>
ST_43 : Operation 282 [1/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 282 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 283 [1/1] (1.58ns)   --->   "%br_ln81 = br void" [fcc_combined/main.cpp:81]   --->   Operation 283 'br' 'br_ln81' <Predicate = true> <Delay = 1.58>

State 44 <SV = 37> <Delay = 2.52>
ST_44 : Operation 284 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln81, void %.split32, i31 0, void %.lr.ph380" [fcc_combined/main.cpp:81]   --->   Operation 284 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 285 [1/1] (2.52ns)   --->   "%add_ln81 = add i31 %j, i31 1" [fcc_combined/main.cpp:81]   --->   Operation 285 'add' 'add_ln81' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 286 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:81]   --->   Operation 286 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 287 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 288 [1/1] (2.47ns)   --->   "%icmp_ln81 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 288 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 289 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 289 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split32, void %._crit_edge381.loopexit" [fcc_combined/main.cpp:81]   --->   Operation 290 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i31 %j" [fcc_combined/main.cpp:82]   --->   Operation 291 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 292 [1/1] (1.54ns)   --->   "%add_ln82 = add i12 %mul_ln82, i12 %trunc_ln82" [fcc_combined/main.cpp:82]   --->   Operation 292 'add' 'add_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 7.30>
ST_45 : Operation 293 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem2_addr" [fcc_combined/main.cpp:82]   --->   Operation 293 'read' 'gmem2_addr_read' <Predicate = (!icmp_ln81)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 39> <Delay = 3.25>
ST_46 : Operation 294 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [fcc_combined/main.cpp:81]   --->   Operation 294 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_46 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i12 %add_ln82" [fcc_combined/main.cpp:82]   --->   Operation 295 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_46 : Operation 296 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln82_1" [fcc_combined/main.cpp:82]   --->   Operation 296 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_46 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln82 = store i16 %gmem2_addr_read, i12 %dwbuf_V_addr" [fcc_combined/main.cpp:82]   --->   Operation 297 'store' 'store_ln82' <Predicate = (!icmp_ln81)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_46 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 298 'br' 'br_ln0' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 47 <SV = 38> <Delay = 0.00>
ST_47 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge381"   --->   Operation 299 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_47 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 300 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 28> <Delay = 6.91>
ST_48 : Operation 301 [1/2] (6.91ns)   --->   "%mul_ln86 = mul i63 %zext_ln86, i63 %zext_ln86_1" [fcc_combined/main.cpp:86]   --->   Operation 301 'mul' 'mul_ln86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 302 [1/1] (1.58ns)   --->   "%br_ln86 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51" [fcc_combined/main.cpp:86]   --->   Operation 302 'br' 'br_ln86' <Predicate = true> <Delay = 1.58>

State 49 <SV = 29> <Delay = 5.72>
ST_49 : Operation 303 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph375.preheader, i63 %add_ln86_1, void %._crit_edge371.loopexit" [fcc_combined/main.cpp:86]   --->   Operation 303 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 304 [1/1] (0.00ns)   --->   "%i_6 = phi i31 0, void %.lr.ph375.preheader, i31 %select_ln86_3, void %._crit_edge371.loopexit" [fcc_combined/main.cpp:86]   --->   Operation 304 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 305 [1/1] (0.00ns)   --->   "%j_1 = phi i31 0, void %.lr.ph375.preheader, i31 %add_ln87, void %._crit_edge371.loopexit" [fcc_combined/main.cpp:87]   --->   Operation 305 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 306 [1/1] (3.49ns)   --->   "%add_ln86_1 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:86]   --->   Operation 306 'add' 'add_ln86_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 307 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [fcc_combined/main.cpp:87]   --->   Operation 307 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 308 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 308 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 309 [1/1] (2.47ns)   --->   "%icmp_ln87 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 309 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 310 [1/1] (2.78ns)   --->   "%icmp_ln86 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln86" [fcc_combined/main.cpp:86]   --->   Operation 310 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %._crit_edge371.loopexit, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:86]   --->   Operation 311 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 312 [1/1] (2.52ns)   --->   "%add_ln86 = add i31 %i_6, i31 1" [fcc_combined/main.cpp:86]   --->   Operation 312 'add' 'add_ln86' <Predicate = (!icmp_ln86)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 313 [1/1] (0.73ns)   --->   "%select_ln86 = select i1 %icmp_ln87, i31 0, i31 %j_1" [fcc_combined/main.cpp:86]   --->   Operation 313 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i31 %add_ln86" [fcc_combined/main.cpp:86]   --->   Operation 314 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_49 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i31 %i_6" [fcc_combined/main.cpp:86]   --->   Operation 315 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_49 : Operation 316 [1/1] (1.18ns)   --->   "%select_ln86_2 = select i1 %icmp_ln87, i6 %trunc_ln86, i6 %trunc_ln86_1" [fcc_combined/main.cpp:86]   --->   Operation 316 'select' 'select_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i6 %select_ln86_2"   --->   Operation 317 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_49 : Operation 318 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i12 %zext_ln1118_1, i12 50"   --->   Operation 318 'mul' 'mul_ln1118' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 319 [1/1] (0.73ns)   --->   "%select_ln86_3 = select i1 %icmp_ln87, i31 %add_ln86, i31 %i_6" [fcc_combined/main.cpp:86]   --->   Operation 319 'select' 'select_ln86_3' <Predicate = (!icmp_ln86)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i31 %select_ln86"   --->   Operation 320 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_49 : Operation 321 [1/1] (2.52ns)   --->   "%add_ln87 = add i31 %select_ln86, i31 1" [fcc_combined/main.cpp:87]   --->   Operation 321 'add' 'add_ln87' <Predicate = (!icmp_ln86)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 30> <Delay = 2.32>
ST_50 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i6 %select_ln86_2" [fcc_combined/main.cpp:86]   --->   Operation 322 'zext' 'zext_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_50 : Operation 323 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i12 %zext_ln1118_1, i12 50"   --->   Operation 323 'mul' 'mul_ln1118' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 324 [1/1] (0.00ns)   --->   "%dybuf_V_addr_1 = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln86_2" [fcc_combined/main.cpp:86]   --->   Operation 324 'getelementptr' 'dybuf_V_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_50 : Operation 325 [2/2] (2.32ns)   --->   "%dybuf_V_load = load i6 %dybuf_V_addr_1" [fcc_combined/main.cpp:86]   --->   Operation 325 'load' 'dybuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_50 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %trunc_ln1118"   --->   Operation 326 'zext' 'zext_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_50 : Operation 327 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln1118"   --->   Operation 327 'getelementptr' 'dxbuf_V_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_50 : Operation 328 [1/1] (0.00ns)   --->   "%xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1118"   --->   Operation 328 'getelementptr' 'xbuf_V_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_50 : Operation 329 [2/2] (2.32ns)   --->   "%xbuf_V_load = load i6 %xbuf_V_addr_1"   --->   Operation 329 'load' 'xbuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 51 <SV = 31> <Delay = 3.37>
ST_51 : Operation 330 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i12 %zext_ln1118_1, i12 50"   --->   Operation 330 'mul' 'mul_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 331 [1/2] (2.32ns)   --->   "%dybuf_V_load = load i6 %dybuf_V_addr_1" [fcc_combined/main.cpp:86]   --->   Operation 331 'load' 'dybuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_51 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i16 %dybuf_V_load" [fcc_combined/main.cpp:86]   --->   Operation 332 'sext' 'sext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_51 : Operation 333 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i12 %mul_ln1118, i12 %trunc_ln1118"   --->   Operation 333 'add' 'add_ln1118' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 334 [1/2] (2.32ns)   --->   "%xbuf_V_load = load i6 %xbuf_V_addr_1"   --->   Operation 334 'load' 'xbuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_51 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %xbuf_V_load"   --->   Operation 335 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_51 : Operation 336 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_1, i29 %sext_ln86"   --->   Operation 336 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 32> <Delay = 5.35>
ST_52 : Operation 337 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i12 %mul_ln1118, i12 %trunc_ln1118"   --->   Operation 337 'add' 'add_ln1118' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i12 %add_ln1118"   --->   Operation 338 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_52 : Operation 339 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 339 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_52 : Operation 340 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 340 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_52 : Operation 341 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i12 %wbuf_V_addr"   --->   Operation 341 'load' 'wbuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_52 : Operation 342 [2/2] (3.25ns)   --->   "%lhs_2 = load i12 %dwbuf_V_addr_1"   --->   Operation 342 'load' 'lhs_2' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_52 : Operation 343 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_1, i29 %sext_ln86"   --->   Operation 343 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 33> <Delay = 5.35>
ST_53 : Operation 344 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i12 %wbuf_V_addr"   --->   Operation 344 'load' 'wbuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_53 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %wbuf_V_load"   --->   Operation 345 'sext' 'sext_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_53 : Operation 346 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln86"   --->   Operation 346 'mul' 'mul_ln1192' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 347 [1/2] (3.25ns)   --->   "%lhs_2 = load i12 %dwbuf_V_addr_1"   --->   Operation 347 'load' 'lhs_2' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_53 : Operation 348 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_2, i13 0"   --->   Operation 348 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_53 : Operation 349 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_1, i29 %sext_ln86"   --->   Operation 349 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 350 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 350 'add' 'ret_V_1' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 34> <Delay = 5.35>
ST_54 : Operation 351 [2/2] (2.32ns)   --->   "%lhs = load i6 %dxbuf_V_addr_1"   --->   Operation 351 'load' 'lhs' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_54 : Operation 352 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln86"   --->   Operation 352 'mul' 'mul_ln1192' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 353 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 353 'add' 'ret_V_1' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 354 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_54 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i12 %dwbuf_V_addr_1"   --->   Operation 355 'store' 'store_ln708' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>

State 55 <SV = 35> <Delay = 4.42>
ST_55 : Operation 356 [1/2] (2.32ns)   --->   "%lhs = load i6 %dxbuf_V_addr_1"   --->   Operation 356 'load' 'lhs' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_55 : Operation 357 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 357 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_55 : Operation 358 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln86"   --->   Operation 358 'mul' 'mul_ln1192' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 359 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 359 'add' 'ret_V' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 36> <Delay = 4.42>
ST_56 : Operation 360 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_10_VITIS_LOOP_87_11_str"   --->   Operation 360 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_56 : Operation 361 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 361 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_56 : Operation 362 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:87]   --->   Operation 362 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_56 : Operation 363 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 363 'add' 'ret_V' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 364 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_56 : Operation 365 [1/1] (2.32ns)   --->   "%store_ln708 = store i16 %trunc_ln2, i6 %dxbuf_V_addr_1"   --->   Operation 365 'store' 'store_ln708' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_56 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51"   --->   Operation 366 'br' 'br_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 57 <SV = 30> <Delay = 1.58>
ST_57 : Operation 367 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 367 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 58 <SV = 31> <Delay = 2.52>
ST_58 : Operation 368 [1/1] (0.00ns)   --->   "%i_8 = phi i31 %add_ln93, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:93]   --->   Operation 368 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 369 [1/1] (2.52ns)   --->   "%add_ln93 = add i31 %i_8, i31 1" [fcc_combined/main.cpp:93]   --->   Operation 369 'add' 'add_ln93' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 370 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 370 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 371 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i31 %i_8, i31 %empty_62" [fcc_combined/main.cpp:93]   --->   Operation 371 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 372 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 372 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %.lr.ph360.preheader" [fcc_combined/main.cpp:93]   --->   Operation 373 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_8"   --->   Operation 374 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_58 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i6 %trunc_ln703"   --->   Operation 375 'zext' 'zext_ln703' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_58 : Operation 376 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 376 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_58 : Operation 377 [2/2] (2.32ns)   --->   "%dbbuf_V_load = load i6 %dbbuf_V_addr"   --->   Operation 377 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_58 : Operation 378 [1/1] (0.00ns)   --->   "%dybuf_V_addr_2 = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln703"   --->   Operation 378 'getelementptr' 'dybuf_V_addr_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_58 : Operation 379 [2/2] (2.32ns)   --->   "%dybuf_V_load_1 = load i6 %dybuf_V_addr_2"   --->   Operation 379 'load' 'dybuf_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 59 <SV = 32> <Delay = 6.72>
ST_59 : Operation 380 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [fcc_combined/main.cpp:93]   --->   Operation 380 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_59 : Operation 381 [1/2] (2.32ns)   --->   "%dbbuf_V_load = load i6 %dbbuf_V_addr"   --->   Operation 381 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_59 : Operation 382 [1/2] (2.32ns)   --->   "%dybuf_V_load_1 = load i6 %dybuf_V_addr_2"   --->   Operation 382 'load' 'dybuf_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_59 : Operation 383 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dybuf_V_load_1, i16 %dbbuf_V_load"   --->   Operation 383 'add' 'add_ln703' <Predicate = (!icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 384 [1/1] (2.32ns)   --->   "%store_ln703 = store i16 %add_ln703, i6 %dbbuf_V_addr"   --->   Operation 384 'store' 'store_ln703' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_59 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 385 'br' 'br_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 60 <SV = 32> <Delay = 1.58>
ST_60 : Operation 386 [1/1] (1.58ns)   --->   "%br_ln97 = br void %.lr.ph360" [fcc_combined/main.cpp:97]   --->   Operation 386 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>

State 61 <SV = 33> <Delay = 6.91>
ST_61 : Operation 387 [1/1] (0.00ns)   --->   "%i_10 = phi i31 %add_ln97, void %._crit_edge356, i31 0, void %.lr.ph360.preheader" [fcc_combined/main.cpp:97]   --->   Operation 387 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 388 [1/1] (2.52ns)   --->   "%add_ln97 = add i31 %i_10, i31 1" [fcc_combined/main.cpp:97]   --->   Operation 388 'add' 'add_ln97' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 389 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_eq  i31 %i_10, i31 %empty_62" [fcc_combined/main.cpp:97]   --->   Operation 389 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 390 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 390 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split26, void %._crit_edge326.loopexit42" [fcc_combined/main.cpp:97]   --->   Operation 391 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 392 [1/1] (0.00ns)   --->   "%empty_72 = trunc i31 %i_10" [fcc_combined/main.cpp:97]   --->   Operation 392 'trunc' 'empty_72' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 393 [2/2] (6.91ns)   --->   "%empty_73 = mul i31 %i_10, i31 %empty_63" [fcc_combined/main.cpp:97]   --->   Operation 393 'mul' 'empty_73' <Predicate = (!icmp_ln97)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge326"   --->   Operation 394 'br' 'br_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 62 <SV = 34> <Delay = 6.91>
ST_62 : Operation 395 [1/2] (6.91ns)   --->   "%empty_73 = mul i31 %i_10, i31 %empty_63" [fcc_combined/main.cpp:97]   --->   Operation 395 'mul' 'empty_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 35> <Delay = 3.74>
ST_63 : Operation 396 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fcc_combined/main.cpp:97]   --->   Operation 396 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i6 %empty_72" [fcc_combined/main.cpp:99]   --->   Operation 397 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 398 [1/1] (3.74ns)   --->   "%mul_ln99 = mul i12 %zext_ln99, i12 50" [fcc_combined/main.cpp:99]   --->   Operation 398 'mul' 'mul_ln99' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_73, i1 0" [fcc_combined/main.cpp:97]   --->   Operation 399 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 400 [1/1] (2.55ns)   --->   "%empty_74 = add i32 %tmp_2, i32 %dwt_read" [fcc_combined/main.cpp:97]   --->   Operation 400 'add' 'empty_74' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln45, void %._crit_edge356, void %.lr.ph355" [fcc_combined/main.cpp:98]   --->   Operation 401 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_74, i32 1, i32 31" [fcc_combined/main.cpp:98]   --->   Operation 402 'partselect' 'trunc_ln6' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_63 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i31 %trunc_ln6" [fcc_combined/main.cpp:98]   --->   Operation 403 'sext' 'sext_ln98' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_63 : Operation 404 [1/1] (0.00ns)   --->   "%gmem2_addr_2 = getelementptr i16 %gmem2, i32 %sext_ln98" [fcc_combined/main.cpp:98]   --->   Operation 404 'getelementptr' 'gmem2_addr_2' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 64 <SV = 36> <Delay = 7.30>
ST_64 : Operation 405 [1/1] (7.30ns)   --->   "%empty_75 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem2_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:98]   --->   Operation 405 'writereq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 406 [1/1] (1.58ns)   --->   "%br_ln98 = br void" [fcc_combined/main.cpp:98]   --->   Operation 406 'br' 'br_ln98' <Predicate = true> <Delay = 1.58>

State 65 <SV = 37> <Delay = 4.80>
ST_65 : Operation 407 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln98, void %.split24, i31 0, void %.lr.ph355" [fcc_combined/main.cpp:98]   --->   Operation 407 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 408 [1/1] (2.52ns)   --->   "%add_ln98 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:98]   --->   Operation 408 'add' 'add_ln98' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 409 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:98]   --->   Operation 409 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 410 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 410 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 411 [1/1] (2.47ns)   --->   "%icmp_ln98 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:98]   --->   Operation 411 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 412 [1/1] (0.00ns)   --->   "%empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 412 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %.split24, void %._crit_edge356.loopexit" [fcc_combined/main.cpp:98]   --->   Operation 413 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i31 %j_4" [fcc_combined/main.cpp:99]   --->   Operation 414 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_65 : Operation 415 [1/1] (1.54ns)   --->   "%add_ln99 = add i12 %mul_ln99, i12 %trunc_ln99" [fcc_combined/main.cpp:99]   --->   Operation 415 'add' 'add_ln99' <Predicate = (!icmp_ln98)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i12 %add_ln99" [fcc_combined/main.cpp:99]   --->   Operation 416 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_65 : Operation 417 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln99_1" [fcc_combined/main.cpp:99]   --->   Operation 417 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_65 : Operation 418 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i12 %dwbuf_V_addr_2" [fcc_combined/main.cpp:99]   --->   Operation 418 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>

State 66 <SV = 38> <Delay = 3.25>
ST_66 : Operation 419 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i12 %dwbuf_V_addr_2" [fcc_combined/main.cpp:99]   --->   Operation 419 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>

State 67 <SV = 39> <Delay = 7.30>
ST_67 : Operation 420 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [fcc_combined/main.cpp:98]   --->   Operation 420 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_67 : Operation 421 [1/1] (7.30ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem2_addr_2, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:99]   --->   Operation 421 'write' 'write_ln99' <Predicate = (!icmp_ln98)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 422 'br' 'br_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 68 <SV = 38> <Delay = 7.30>
ST_68 : Operation 423 [5/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem2_addr_2" [fcc_combined/main.cpp:97]   --->   Operation 423 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 39> <Delay = 7.30>
ST_69 : Operation 424 [4/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem2_addr_2" [fcc_combined/main.cpp:97]   --->   Operation 424 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 40> <Delay = 7.30>
ST_70 : Operation 425 [3/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem2_addr_2" [fcc_combined/main.cpp:97]   --->   Operation 425 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 41> <Delay = 7.30>
ST_71 : Operation 426 [2/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem2_addr_2" [fcc_combined/main.cpp:97]   --->   Operation 426 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 42> <Delay = 7.30>
ST_72 : Operation 427 [1/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem2_addr_2" [fcc_combined/main.cpp:97]   --->   Operation 427 'writeresp' 'empty_77' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln97 = br void %._crit_edge356" [fcc_combined/main.cpp:97]   --->   Operation 428 'br' 'br_ln97' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_72 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph360"   --->   Operation 429 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 73 <SV = 27> <Delay = 4.79>
ST_73 : Operation 430 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln51, void %.split22, i31 0, void %.lr.ph350.preheader" [fcc_combined/main.cpp:51]   --->   Operation 430 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 431 [1/1] (2.52ns)   --->   "%add_ln51 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:51]   --->   Operation 431 'add' 'add_ln51' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 432 [1/1] (0.00ns)   --->   "%i_3_cast = zext i31 %i_3" [fcc_combined/main.cpp:51]   --->   Operation 432 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 433 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 433 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 434 [1/1] (2.47ns)   --->   "%icmp_ln51 = icmp_eq  i32 %i_3_cast, i32 %xdim_read" [fcc_combined/main.cpp:51]   --->   Operation 434 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 435 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 435 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split22, void %._crit_edge351.loopexit" [fcc_combined/main.cpp:51]   --->   Operation 436 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 437 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [fcc_combined/main.cpp:51]   --->   Operation 437 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i31 %i_3" [fcc_combined/main.cpp:52]   --->   Operation 438 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i6 %trunc_ln52" [fcc_combined/main.cpp:52]   --->   Operation 439 'zext' 'zext_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 440 [1/1] (0.00ns)   --->   "%dxbuf_V_addr = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln52" [fcc_combined/main.cpp:52]   --->   Operation 440 'getelementptr' 'dxbuf_V_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 441 [1/1] (2.32ns)   --->   "%store_ln52 = store i16 0, i6 %dxbuf_V_addr" [fcc_combined/main.cpp:52]   --->   Operation 441 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_73 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph350"   --->   Operation 442 'br' 'br_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 74 <SV = 28> <Delay = 1.58>
ST_74 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln37, void %._crit_edge326, void %.lr.ph345" [fcc_combined/main.cpp:55]   --->   Operation 443 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 444 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %ydim_read"   --->   Operation 444 'trunc' 'empty_49' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_74 : Operation 445 [1/1] (0.00ns)   --->   "%empty_50 = trunc i32 %xdim_read"   --->   Operation 445 'trunc' 'empty_50' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_74 : Operation 446 [1/1] (1.58ns)   --->   "%br_ln55 = br void" [fcc_combined/main.cpp:55]   --->   Operation 446 'br' 'br_ln55' <Predicate = (icmp_ln37)> <Delay = 1.58>

State 75 <SV = 29> <Delay = 6.91>
ST_75 : Operation 447 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln55, void %._crit_edge341, i31 0, void %.lr.ph345" [fcc_combined/main.cpp:55]   --->   Operation 447 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 448 [1/1] (2.52ns)   --->   "%add_ln55 = add i31 %i_5, i31 1" [fcc_combined/main.cpp:55]   --->   Operation 448 'add' 'add_ln55' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 449 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i31 %i_5, i31 %empty_49" [fcc_combined/main.cpp:55]   --->   Operation 449 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 450 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 450 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split20, void %.lr.ph335.preheader" [fcc_combined/main.cpp:55]   --->   Operation 451 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 452 [1/1] (0.00ns)   --->   "%empty_52 = trunc i31 %i_5" [fcc_combined/main.cpp:55]   --->   Operation 452 'trunc' 'empty_52' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_75 : Operation 453 [2/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_5, i31 %empty_50" [fcc_combined/main.cpp:55]   --->   Operation 453 'mul' 'empty_53' <Predicate = (!icmp_ln55)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [fcc_combined/main.cpp:66]   --->   Operation 454 'partselect' 'trunc_ln8' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_75 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i31 %trunc_ln8" [fcc_combined/main.cpp:66]   --->   Operation 455 'sext' 'sext_ln66' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_75 : Operation 456 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln66" [fcc_combined/main.cpp:66]   --->   Operation 456 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_75 : Operation 457 [1/1] (1.58ns)   --->   "%br_ln62 = br void %.lr.ph335" [fcc_combined/main.cpp:62]   --->   Operation 457 'br' 'br_ln62' <Predicate = (icmp_ln55)> <Delay = 1.58>

State 76 <SV = 30> <Delay = 6.91>
ST_76 : Operation 458 [1/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_5, i31 %empty_50" [fcc_combined/main.cpp:55]   --->   Operation 458 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 31> <Delay = 3.74>
ST_77 : Operation 459 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:55]   --->   Operation 459 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i6 %empty_52" [fcc_combined/main.cpp:57]   --->   Operation 460 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 461 [1/1] (3.74ns)   --->   "%mul_ln57 = mul i12 %zext_ln57, i12 50" [fcc_combined/main.cpp:57]   --->   Operation 461 'mul' 'mul_ln57' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_53, i1 0" [fcc_combined/main.cpp:55]   --->   Operation 462 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 463 [1/1] (2.55ns)   --->   "%empty_54 = add i32 %tmp_1, i32 %wt_read" [fcc_combined/main.cpp:55]   --->   Operation 463 'add' 'empty_54' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln45, void %._crit_edge341, void %.lr.ph340" [fcc_combined/main.cpp:56]   --->   Operation 464 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_54, i32 1, i32 31" [fcc_combined/main.cpp:56]   --->   Operation 465 'partselect' 'trunc_ln3' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_77 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i31 %trunc_ln3" [fcc_combined/main.cpp:56]   --->   Operation 466 'sext' 'sext_ln56' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_77 : Operation 467 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %sext_ln56" [fcc_combined/main.cpp:56]   --->   Operation 467 'getelementptr' 'gmem2_addr_1' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 78 <SV = 32> <Delay = 7.30>
ST_78 : Operation 468 [7/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 468 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 33> <Delay = 7.30>
ST_79 : Operation 469 [6/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 469 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 34> <Delay = 7.30>
ST_80 : Operation 470 [5/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 470 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 35> <Delay = 7.30>
ST_81 : Operation 471 [4/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 471 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 36> <Delay = 7.30>
ST_82 : Operation 472 [3/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 472 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 37> <Delay = 7.30>
ST_83 : Operation 473 [2/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 473 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 38> <Delay = 7.30>
ST_84 : Operation 474 [1/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 474 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 475 [1/1] (1.58ns)   --->   "%br_ln56 = br void" [fcc_combined/main.cpp:56]   --->   Operation 475 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>

State 85 <SV = 39> <Delay = 2.52>
ST_85 : Operation 476 [1/1] (0.00ns)   --->   "%j_2 = phi i31 %add_ln56, void %.split18, i31 0, void %.lr.ph340" [fcc_combined/main.cpp:56]   --->   Operation 476 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 477 [1/1] (2.52ns)   --->   "%add_ln56 = add i31 %j_2, i31 1" [fcc_combined/main.cpp:56]   --->   Operation 477 'add' 'add_ln56' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 478 [1/1] (0.00ns)   --->   "%j_2_cast = zext i31 %j_2" [fcc_combined/main.cpp:56]   --->   Operation 478 'zext' 'j_2_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 479 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 479 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 480 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i32 %j_2_cast, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 480 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 481 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 481 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split18, void %._crit_edge341.loopexit" [fcc_combined/main.cpp:56]   --->   Operation 482 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i31 %j_2" [fcc_combined/main.cpp:57]   --->   Operation 483 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_85 : Operation 484 [1/1] (1.54ns)   --->   "%add_ln57 = add i12 %mul_ln57, i12 %trunc_ln57" [fcc_combined/main.cpp:57]   --->   Operation 484 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 40> <Delay = 7.30>
ST_86 : Operation 485 [1/1] (7.30ns)   --->   "%gmem2_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem2_addr_1" [fcc_combined/main.cpp:57]   --->   Operation 485 'read' 'gmem2_addr_1_read' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 41> <Delay = 3.25>
ST_87 : Operation 486 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [fcc_combined/main.cpp:56]   --->   Operation 486 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_87 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i12 %add_ln57" [fcc_combined/main.cpp:57]   --->   Operation 487 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_87 : Operation 488 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln57_1" [fcc_combined/main.cpp:57]   --->   Operation 488 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_87 : Operation 489 [1/1] (3.25ns)   --->   "%store_ln57 = store i16 %gmem2_addr_1_read, i12 %wbuf_V_addr_1" [fcc_combined/main.cpp:57]   --->   Operation 489 'store' 'store_ln57' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_87 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 490 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 88 <SV = 40> <Delay = 0.00>
ST_88 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge341"   --->   Operation 491 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_88 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 492 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 89 <SV = 30> <Delay = 2.52>
ST_89 : Operation 493 [1/1] (0.00ns)   --->   "%i_7 = phi i31 %add_ln62, void %._crit_edge331, i31 0, void %.lr.ph335.preheader" [fcc_combined/main.cpp:62]   --->   Operation 493 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 494 [1/1] (2.52ns)   --->   "%add_ln62 = add i31 %i_7, i31 1" [fcc_combined/main.cpp:62]   --->   Operation 494 'add' 'add_ln62' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 495 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i31 %i_7, i31 %empty_49" [fcc_combined/main.cpp:62]   --->   Operation 495 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 496 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 496 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split16, void %.lr.ph325" [fcc_combined/main.cpp:62]   --->   Operation 497 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %i_7" [fcc_combined/main.cpp:64]   --->   Operation 498 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %trunc_ln64" [fcc_combined/main.cpp:64]   --->   Operation 499 'zext' 'zext_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 500 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln64" [fcc_combined/main.cpp:64]   --->   Operation 500 'getelementptr' 'bbuf_V_addr_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 501 [1/1] (0.00ns)   --->   "%ybuf_V_addr = getelementptr i16 %ybuf_V, i32 0, i32 %zext_ln64" [fcc_combined/main.cpp:64]   --->   Operation 501 'getelementptr' 'ybuf_V_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 502 [2/2] (2.32ns)   --->   "%bbuf_V_load = load i6 %bbuf_V_addr_1" [fcc_combined/main.cpp:64]   --->   Operation 502 'load' 'bbuf_V_load' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_89 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31" [fcc_combined/main.cpp:71]   --->   Operation 503 'partselect' 'trunc_ln5' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i31 %trunc_ln5" [fcc_combined/main.cpp:71]   --->   Operation 504 'sext' 'sext_ln71' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 505 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln71" [fcc_combined/main.cpp:71]   --->   Operation 505 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 90 <SV = 31> <Delay = 7.30>
ST_90 : Operation 506 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:62]   --->   Operation 506 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %trunc_ln64"   --->   Operation 507 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 508 [1/1] (3.74ns)   --->   "%mul_ln1116 = mul i12 %zext_ln1116, i12 50"   --->   Operation 508 'mul' 'mul_ln1116' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 509 [1/2] (2.32ns)   --->   "%bbuf_V_load = load i6 %bbuf_V_addr_1" [fcc_combined/main.cpp:64]   --->   Operation 509 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_90 : Operation 510 [1/1] (2.32ns)   --->   "%store_ln64 = store i16 %bbuf_V_load, i6 %ybuf_V_addr" [fcc_combined/main.cpp:64]   --->   Operation 510 'store' 'store_ln64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_90 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln45, void %._crit_edge331, void %.lr.ph330" [fcc_combined/main.cpp:66]   --->   Operation 511 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 512 [7/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 512 'readreq' 'empty_58' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 32> <Delay = 7.30>
ST_91 : Operation 513 [6/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 513 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 33> <Delay = 7.30>
ST_92 : Operation 514 [5/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 514 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 34> <Delay = 7.30>
ST_93 : Operation 515 [4/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 515 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 35> <Delay = 7.30>
ST_94 : Operation 516 [3/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 516 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 36> <Delay = 7.30>
ST_95 : Operation 517 [2/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 517 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 37> <Delay = 7.30>
ST_96 : Operation 518 [1/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 518 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 519 [1/1] (1.58ns)   --->   "%br_ln66 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:66]   --->   Operation 519 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 97 <SV = 38> <Delay = 2.52>
ST_97 : Operation 520 [1/1] (0.00ns)   --->   "%j_3 = phi i31 0, void %.lr.ph330, i31 %add_ln66, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:66]   --->   Operation 520 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 521 [1/1] (2.52ns)   --->   "%add_ln66 = add i31 %j_3, i31 1" [fcc_combined/main.cpp:66]   --->   Operation 521 'add' 'add_ln66' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 522 [1/1] (0.00ns)   --->   "%j_3_cast = zext i31 %j_3" [fcc_combined/main.cpp:66]   --->   Operation 522 'zext' 'j_3_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 523 [1/1] (2.47ns)   --->   "%icmp_ln66 = icmp_eq  i32 %j_3_cast, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 523 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge331.loopexit" [fcc_combined/main.cpp:66]   --->   Operation 524 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %j_3"   --->   Operation 525 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_97 : Operation 526 [1/1] (1.54ns)   --->   "%add_ln1116 = add i12 %mul_ln1116, i12 %trunc_ln1116"   --->   Operation 526 'add' 'add_ln1116' <Predicate = (!icmp_ln66)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 39> <Delay = 7.30>
ST_98 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i12 %add_ln1116"   --->   Operation 527 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_98 : Operation 528 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_1"   --->   Operation 528 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_98 : Operation 529 [2/2] (3.25ns)   --->   "%r_V = load i12 %wbuf_V_addr_2"   --->   Operation 529 'load' 'r_V' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_98 : Operation 530 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_3"   --->   Operation 530 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 40> <Delay = 4.30>
ST_99 : Operation 531 [1/2] (3.25ns)   --->   "%r_V = load i12 %wbuf_V_addr_2"   --->   Operation 531 'load' 'r_V' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_99 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 532 'sext' 'sext_ln727' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_99 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %gmem_addr_3_read"   --->   Operation 533 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_99 : Operation 534 [3/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 534 'mul' 'mul_ln727' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 41> <Delay = 2.10>
ST_100 : Operation 535 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.lr.ph330, i16 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:64]   --->   Operation 535 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 536 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 536 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 537 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 537 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 538 [2/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 538 'mul' 'mul_ln727' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 101 <SV = 42> <Delay = 2.10>
ST_101 : Operation 539 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 539 'mul' 'mul_ln727' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 540 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0"   --->   Operation 540 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 541 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 541 'add' 'ret_V_2' <Predicate = (!icmp_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 43> <Delay = 4.20>
ST_102 : Operation 542 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [fcc_combined/main.cpp:66]   --->   Operation 542 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 543 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 543 'add' 'ret_V_2' <Predicate = (!icmp_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_2, i32 13, i32 28"   --->   Operation 544 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 545 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 103 <SV = 42> <Delay = 2.32>
ST_103 : Operation 546 [1/1] (2.32ns)   --->   "%store_ln727 = store i16 %rhs, i6 %ybuf_V_addr"   --->   Operation 546 'store' 'store_ln727' <Predicate = (icmp_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_103 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln62 = br void %._crit_edge331" [fcc_combined/main.cpp:62]   --->   Operation 547 'br' 'br_ln62' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_103 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph335"   --->   Operation 548 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 104 <SV = 31> <Delay = 7.30>
ST_104 : Operation 549 [1/1] (7.30ns)   --->   "%empty_60 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_4, i32 %ydim_read" [fcc_combined/main.cpp:71]   --->   Operation 549 'writereq' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 550 [1/1] (1.58ns)   --->   "%br_ln71 = br void" [fcc_combined/main.cpp:71]   --->   Operation 550 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>

State 105 <SV = 32> <Delay = 2.52>
ST_105 : Operation 551 [1/1] (0.00ns)   --->   "%i_9 = phi i31 %add_ln71, void %.split13, i31 0, void %.lr.ph325" [fcc_combined/main.cpp:71]   --->   Operation 551 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 552 [1/1] (2.52ns)   --->   "%add_ln71 = add i31 %i_9, i31 1" [fcc_combined/main.cpp:71]   --->   Operation 552 'add' 'add_ln71' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 553 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 553 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 554 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i31 %i_9, i31 %empty_49" [fcc_combined/main.cpp:71]   --->   Operation 554 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 555 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 555 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split13, void %._crit_edge326.loopexit" [fcc_combined/main.cpp:71]   --->   Operation 556 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %i_9" [fcc_combined/main.cpp:72]   --->   Operation 557 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_105 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %trunc_ln72" [fcc_combined/main.cpp:72]   --->   Operation 558 'zext' 'zext_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_105 : Operation 559 [1/1] (0.00ns)   --->   "%ybuf_V_addr_1 = getelementptr i16 %ybuf_V, i32 0, i32 %zext_ln72" [fcc_combined/main.cpp:72]   --->   Operation 559 'getelementptr' 'ybuf_V_addr_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_105 : Operation 560 [2/2] (2.32ns)   --->   "%ybuf_V_load = load i6 %ybuf_V_addr_1" [fcc_combined/main.cpp:72]   --->   Operation 560 'load' 'ybuf_V_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 106 <SV = 33> <Delay = 2.32>
ST_106 : Operation 561 [1/2] (2.32ns)   --->   "%ybuf_V_load = load i6 %ybuf_V_addr_1" [fcc_combined/main.cpp:72]   --->   Operation 561 'load' 'ybuf_V_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 107 <SV = 34> <Delay = 7.30>
ST_107 : Operation 562 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [fcc_combined/main.cpp:71]   --->   Operation 562 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_107 : Operation 563 [1/1] (7.30ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_4, i16 %ybuf_V_load, i2 3" [fcc_combined/main.cpp:72]   --->   Operation 563 'write' 'write_ln72' <Predicate = (!icmp_ln71)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 564 'br' 'br_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 108 <SV = 33> <Delay = 7.30>
ST_108 : Operation 565 [5/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_4" [fcc_combined/main.cpp:106]   --->   Operation 565 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 34> <Delay = 7.30>
ST_109 : Operation 566 [4/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_4" [fcc_combined/main.cpp:106]   --->   Operation 566 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 35> <Delay = 7.30>
ST_110 : Operation 567 [3/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_4" [fcc_combined/main.cpp:106]   --->   Operation 567 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 36> <Delay = 7.30>
ST_111 : Operation 568 [2/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_4" [fcc_combined/main.cpp:106]   --->   Operation 568 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 37> <Delay = 7.30>
ST_112 : Operation 569 [1/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_4" [fcc_combined/main.cpp:106]   --->   Operation 569 'writeresp' 'empty_78' <Predicate = (icmp_ln37 & fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge326" [fcc_combined/main.cpp:106]   --->   Operation 570 'br' 'br_ln106' <Predicate = (icmp_ln37 & fwprop_read)> <Delay = 0.00>
ST_112 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln45, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:106]   --->   Operation 571 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %xdim_read" [fcc_combined/main.cpp:106]   --->   Operation 572 'trunc' 'trunc_ln106' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_112 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [fcc_combined/main.cpp:106]   --->   Operation 573 'partselect' 'trunc_ln9' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_112 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i31 %trunc_ln9" [fcc_combined/main.cpp:106]   --->   Operation 574 'sext' 'sext_ln106' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_112 : Operation 575 [1/1] (0.00ns)   --->   "%gmem2_addr_3 = getelementptr i16 %gmem2, i32 %sext_ln106" [fcc_combined/main.cpp:106]   --->   Operation 575 'getelementptr' 'gmem2_addr_3' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_112 : Operation 576 [1/1] (7.30ns)   --->   "%empty_79 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem2_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:106]   --->   Operation 576 'writereq' 'empty_79' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 577 [1/1] (1.58ns)   --->   "%br_ln106 = br void" [fcc_combined/main.cpp:106]   --->   Operation 577 'br' 'br_ln106' <Predicate = (icmp_ln45)> <Delay = 1.58>

State 113 <SV = 38> <Delay = 2.52>
ST_113 : Operation 578 [1/1] (0.00ns)   --->   "%i_11 = phi i31 %add_ln106, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:106]   --->   Operation 578 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 579 [1/1] (2.52ns)   --->   "%add_ln106 = add i31 %i_11, i31 1" [fcc_combined/main.cpp:106]   --->   Operation 579 'add' 'add_ln106' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 580 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 580 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 581 [1/1] (2.47ns)   --->   "%icmp_ln106 = icmp_eq  i31 %i_11, i31 %trunc_ln106" [fcc_combined/main.cpp:106]   --->   Operation 581 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 582 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 582 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:106]   --->   Operation 583 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i31 %i_11" [fcc_combined/main.cpp:107]   --->   Operation 584 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_113 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i6 %trunc_ln107" [fcc_combined/main.cpp:107]   --->   Operation 585 'zext' 'zext_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_113 : Operation 586 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_2 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln107" [fcc_combined/main.cpp:107]   --->   Operation 586 'getelementptr' 'dxbuf_V_addr_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_113 : Operation 587 [2/2] (2.32ns)   --->   "%dxbuf_V_load = load i6 %dxbuf_V_addr_2" [fcc_combined/main.cpp:107]   --->   Operation 587 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 114 <SV = 39> <Delay = 2.32>
ST_114 : Operation 588 [1/2] (2.32ns)   --->   "%dxbuf_V_load = load i6 %dxbuf_V_addr_2" [fcc_combined/main.cpp:107]   --->   Operation 588 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 115 <SV = 40> <Delay = 7.30>
ST_115 : Operation 589 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fcc_combined/main.cpp:106]   --->   Operation 589 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_115 : Operation 590 [1/1] (7.30ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem2_addr_3, i16 %dxbuf_V_load, i2 3" [fcc_combined/main.cpp:107]   --->   Operation 590 'write' 'write_ln107' <Predicate = (!icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 591 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 116 <SV = 39> <Delay = 7.30>
ST_116 : Operation 592 [5/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem2_addr_3" [fcc_combined/main.cpp:110]   --->   Operation 592 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 40> <Delay = 7.30>
ST_117 : Operation 593 [4/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem2_addr_3" [fcc_combined/main.cpp:110]   --->   Operation 593 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 41> <Delay = 7.30>
ST_118 : Operation 594 [3/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem2_addr_3" [fcc_combined/main.cpp:110]   --->   Operation 594 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 42> <Delay = 7.30>
ST_119 : Operation 595 [2/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem2_addr_3" [fcc_combined/main.cpp:110]   --->   Operation 595 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 43> <Delay = 7.30>
ST_120 : Operation 596 [1/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem2_addr_3" [fcc_combined/main.cpp:110]   --->   Operation 596 'writeresp' 'empty_81' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln110 = br void %._crit_edge" [fcc_combined/main.cpp:110]   --->   Operation 597 'br' 'br_ln110' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_120 : Operation 598 [1/1] (0.00ns)   --->   "%ret_ln110 = ret" [fcc_combined/main.cpp:110]   --->   Operation 598 'ret' 'ret_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dwt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fwprop_read        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000]
ydim_read          (read             ) [ 0011111111111111111111111111111111000000000000000000000000000000000000000111111111111111111111111111111110000000000000000]
xdim_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000]
dy_read            (read             ) [ 0011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_read             (read             ) [ 0011111111111111111111111111111111000000000000000000000000000000000000000111111111111111111111111111111100000000000000000]
b_read             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwt_read           (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
wt_read            (read             ) [ 0011111111111111111111111111111111000000000000000000000000000000000000000111111111111111100000000000000000000000000000000]
dx_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000]
x_read             (read             ) [ 0011111111111111111111111111111111000000000000000000000000000000000000000111111111111111100000000000000000000000000000000]
xbuf_V             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000]
dxbuf_V            (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
wbuf_V             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111110000000000000000111111111111111111111111111111100000000000000000]
bbuf_V             (alloca           ) [ 0011111111111111111111111111111111000000000000000000000000000000000000000111111111111111111111111111111100000000000000000]
dwbuf_V            (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
dbbuf_V            (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
ybuf_V             (alloca           ) [ 0011111111111111111111111111111111000000000000000000000000000000000000000111111111111111111111111111111111110000000000000]
dybuf_V            (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
icmp_ln37          (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000]
br_ln37            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln           (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln37          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr          (getelementptr    ) [ 0011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln37         (trunc            ) [ 0000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty              (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln37            (br               ) [ 0000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                  (phi              ) [ 0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln37           (add              ) [ 0000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln37_1        (icmp             ) [ 0000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_43           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln37            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln38         (trunc            ) [ 0000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read     (read             ) [ 0000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln37  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln38          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln38         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln41          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1        (getelementptr    ) [ 0000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_44           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln41            (br               ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                (phi              ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln41           (add              ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln41          (icmp             ) [ 0000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_45           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln41            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln42         (trunc            ) [ 0000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read   (read             ) [ 0000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln41  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln42          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dybuf_V_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln42         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln45          (icmp             ) [ 0000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln45            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln45          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2        (getelementptr    ) [ 0000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln45         (trunc            ) [ 0000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln45            (br               ) [ 0000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                (phi              ) [ 0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln45           (add              ) [ 0000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln45_1        (icmp             ) [ 0000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_47           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln45            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln46         (trunc            ) [ 0000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2_read   (read             ) [ 0000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln45  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln46          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xbuf_V_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln46         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln49            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln80            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_62           (trunc            ) [ 0000000000000000000000000000000000111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
empty_63           (trunc            ) [ 0000000000000000000000000000000000111111111111111111111111111111111111111000000000000000000000000000000000000000000000000]
br_ln80            (br               ) [ 0000000000000000000000000000000001111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
i_4                (phi              ) [ 0000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln80           (add              ) [ 0000000000000000000000000000000001111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln80          (icmp             ) [ 0000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
empty_64           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln80            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_65           (trunc            ) [ 0000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86          (zext             ) [ 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86_1        (zext             ) [ 0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
empty_66           (mul              ) [ 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln80  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln82           (mul              ) [ 0000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_67           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln81            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln7          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln81          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr         (getelementptr    ) [ 0000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
empty_68           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln81            (br               ) [ 0000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
j                  (phi              ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln81           (add              ) [ 0000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
j_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln81          (icmp             ) [ 0000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
empty_69           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln81            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln82         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln82           (add              ) [ 0000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_read    (read             ) [ 0000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln81  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82_1        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln82         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000001111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln86           (mul              ) [ 0000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000]
br_ln86            (br               ) [ 0000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten     (phi              ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
i_6                (phi              ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
j_1                (phi              ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
add_ln86_1         (add              ) [ 0000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000]
j_1_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln87          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln86          (icmp             ) [ 0000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000]
br_ln86            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln86           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln86        (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln86         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln86_1       (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln86_2      (select           ) [ 0000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118_1      (zext             ) [ 0000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000]
select_ln86_3      (select           ) [ 0000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1118       (trunc            ) [ 0000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000]
add_ln87           (add              ) [ 0000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000]
zext_ln86_2        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dybuf_V_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dxbuf_V_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000101111110000000000000000000000000000000000000000000000000000000000000000]
xbuf_V_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1118         (mul              ) [ 0000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000]
dybuf_V_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln86          (sext             ) [ 0000000000000000000000000000000000000000000000000100111100000000000000000000000000000000000000000000000000000000000000000]
xbuf_V_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1118_1      (sext             ) [ 0000000000000000000000000000000000000000000000000100110000000000000000000000000000000000000000000000000000000000000000000]
add_ln1118         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1118_2      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000100011000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1118        (sext             ) [ 0000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000000000000]
lhs_2              (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_3              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1192_1       (mul              ) [ 0000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000000000000]
ret_V_1            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_1      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs                (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000100000010000000000000000000000000000000000000000000000000000000000000000]
mul_ln1192         (mul              ) [ 0000000000000000000000000000000000000000000000000100000010000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln87  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln708        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000]
i_8                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
add_ln93           (add              ) [ 0000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln93          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000]
empty_70           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln93            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln703        (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln703         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dbbuf_V_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000]
dybuf_V_addr_2     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000]
specloopname_ln93  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dbbuf_V_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dybuf_V_load_1     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln703        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000]
br_ln97            (br               ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000]
i_10               (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000]
add_ln97           (add              ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000]
icmp_ln97          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000]
empty_71           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln97            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_72           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_73           (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
specloopname_ln97  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln99          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln99           (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000]
tmp_2              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_74           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln98            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln98          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_2       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000]
empty_75           (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln98            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000]
j_4                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
add_ln98           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000]
j_4_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln98          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000]
empty_76           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln98            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln99         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln99           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln99_1        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dwbuf_V_addr_2     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000]
dwbuf_V_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000]
specloopname_ln98  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln99         (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000000]
empty_77           (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln97            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000000]
i_3                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
add_ln51           (add              ) [ 0000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
i_3_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln51          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
empty_48           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln51            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln51  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln52         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln52          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dxbuf_V_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln52         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
br_ln55            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_49           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110000000000000]
empty_50           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000]
br_ln55            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000000000000000000]
i_5                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000]
add_ln55           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000000000000000000]
icmp_ln55          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000]
empty_51           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln55            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_52           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000]
trunc_ln8          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln66          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000]
br_ln62            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111100000000000000000]
empty_53           (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
specloopname_ln55  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln57          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln57           (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000]
tmp_1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln56            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln56          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000]
empty_55           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln56            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000]
j_2                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
add_ln56           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000]
j_2_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln56          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000]
empty_56           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln56            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln57         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln57           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000]
gmem2_addr_1_read  (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000]
specloopname_ln56  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln57_1        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln57         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000000000000000000]
i_7                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
add_ln62           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000011111111111111100000000000000000]
icmp_ln62          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000]
empty_57           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln64         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln64          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
ybuf_V_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000]
trunc_ln5          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln71          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000]
specloopname_ln62  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1116         (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000]
bbuf_V_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000000000000000]
store_ln64         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln66            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_58           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln66            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000]
j_3                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
add_ln66           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000]
j_3_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln66          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000]
br_ln66            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1116       (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1116         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000]
zext_ln1116_1      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000]
gmem_addr_3_read   (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000]
r_V                (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln727         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110000000000000000000]
sext_ln727_1       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110000000000000000000]
rhs                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110100000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_59           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln727          (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000000000000000000]
rhs_1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000000000000000000]
specloopname_ln66  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_2            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln708_2      (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000]
store_ln727        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000011111111111111100000000000000000]
empty_60           (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000]
i_9                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
add_ln71           (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln71          (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000]
empty_61           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln71            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln72         (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln72          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ybuf_V_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000]
ybuf_V_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000]
specloopname_ln71  (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln72         (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000]
empty_78           (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln106           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln106           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln106        (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000]
trunc_ln9          (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln106         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr_3       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111]
empty_79           (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln106           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000]
i_11               (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
add_ln106          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln106         (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000]
empty_80           (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln106           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln107        (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln107         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dxbuf_V_addr_2     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
dxbuf_V_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000]
specloopname_ln106 (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln107        (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000]
empty_81           (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln110           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln110          (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dwt">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dwt"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="db">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="y">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dy">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xdim">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ydim">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fwprop">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_86_10_VITIS_LOOP_87_11_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="xbuf_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xbuf_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dxbuf_V_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dxbuf_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="wbuf_V_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="bbuf_V_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bbuf_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="dwbuf_V_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="dbbuf_V_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dbbuf_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="ybuf_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ybuf_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="dybuf_V_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dybuf_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="fwprop_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="ydim_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xdim_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="dy_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dy_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="y_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="b_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="dwt_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dwt_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="wt_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="dx_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dx_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="x_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_readreq_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="1"/>
<pin id="271" dir="0" index="2" bw="32" slack="1"/>
<pin id="272" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="gmem_addr_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="9"/>
<pin id="277" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_readreq_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="9"/>
<pin id="283" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_44/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="gmem_addr_1_read_read_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="8"/>
<pin id="288" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/20 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_readreq_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="18"/>
<pin id="294" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_46/23 "/>
</bind>
</comp>

<comp id="296" class="1004" name="gmem_addr_2_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="8"/>
<pin id="299" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/31 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_readreq_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="1"/>
<pin id="304" dir="0" index="2" bw="32" slack="30"/>
<pin id="305" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_68/37 "/>
</bind>
</comp>

<comp id="307" class="1004" name="gmem2_addr_read_read_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="9"/>
<pin id="310" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/45 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_writeresp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="1"/>
<pin id="315" dir="0" index="2" bw="32" slack="36"/>
<pin id="316" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_75/64 empty_77/68 "/>
</bind>
</comp>

<comp id="318" class="1004" name="write_ln99_write_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="4"/>
<pin id="321" dir="0" index="2" bw="16" slack="1"/>
<pin id="322" dir="0" index="3" bw="1" slack="0"/>
<pin id="323" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/67 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_readreq_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="1"/>
<pin id="330" dir="0" index="2" bw="32" slack="32"/>
<pin id="331" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_55/78 "/>
</bind>
</comp>

<comp id="333" class="1004" name="gmem2_addr_1_read_read_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="9"/>
<pin id="336" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_1_read/86 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_readreq_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="2"/>
<pin id="341" dir="0" index="2" bw="32" slack="31"/>
<pin id="342" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_58/90 "/>
</bind>
</comp>

<comp id="344" class="1004" name="gmem_addr_3_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="10"/>
<pin id="347" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/98 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_writeresp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="1"/>
<pin id="352" dir="0" index="2" bw="32" slack="31"/>
<pin id="353" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_60/104 empty_78/108 "/>
</bind>
</comp>

<comp id="355" class="1004" name="write_ln72_write_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="4"/>
<pin id="358" dir="0" index="2" bw="16" slack="1"/>
<pin id="359" dir="0" index="3" bw="1" slack="0"/>
<pin id="360" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/107 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_writeresp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="0" index="2" bw="32" slack="37"/>
<pin id="368" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_79/112 empty_81/116 "/>
</bind>
</comp>

<comp id="370" class="1004" name="write_ln107_write_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="3"/>
<pin id="373" dir="0" index="2" bw="16" slack="1"/>
<pin id="374" dir="0" index="3" bw="1" slack="0"/>
<pin id="375" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/115 "/>
</bind>
</comp>

<comp id="379" class="1004" name="bbuf_V_addr_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="1"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln38/11 bbuf_V_load/89 "/>
</bind>
</comp>

<comp id="391" class="1004" name="dybuf_V_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dybuf_V_addr/21 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="1"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln42/21 dybuf_V_load/50 dybuf_V_load_1/58 "/>
</bind>
</comp>

<comp id="403" class="1004" name="xbuf_V_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xbuf_V_addr/32 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="1"/>
<pin id="412" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln46/32 xbuf_V_load/50 "/>
</bind>
</comp>

<comp id="415" class="1004" name="dwbuf_V_addr_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="12" slack="0"/>
<pin id="419" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/46 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="0" index="2" bw="0" slack="0"/>
<pin id="465" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="466" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="467" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="468" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln82/46 lhs_2/52 store_ln708/54 dwbuf_V_load/65 "/>
</bind>
</comp>

<comp id="427" class="1004" name="dybuf_V_addr_1_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dybuf_V_addr_1/50 "/>
</bind>
</comp>

<comp id="434" class="1004" name="dxbuf_V_addr_1_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="12" slack="0"/>
<pin id="438" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dxbuf_V_addr_1/50 "/>
</bind>
</comp>

<comp id="440" class="1004" name="xbuf_V_addr_1_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="12" slack="0"/>
<pin id="444" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xbuf_V_addr_1/50 "/>
</bind>
</comp>

<comp id="447" class="1004" name="wbuf_V_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="12" slack="0"/>
<pin id="451" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/52 "/>
</bind>
</comp>

<comp id="453" class="1004" name="dwbuf_V_addr_1_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="12" slack="0"/>
<pin id="457" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_1/52 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_access_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="1"/>
<pin id="462" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="wbuf_V_load/52 store_ln57/87 r_V/98 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_access_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="0" index="2" bw="0" slack="0"/>
<pin id="475" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="476" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="477" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="478" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lhs/54 store_ln708/56 store_ln52/73 dxbuf_V_load/113 "/>
</bind>
</comp>

<comp id="479" class="1004" name="dbbuf_V_addr_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dbbuf_V_addr/58 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_access_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="1"/>
<pin id="487" dir="0" index="1" bw="16" slack="0"/>
<pin id="488" dir="0" index="2" bw="0" slack="0"/>
<pin id="490" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="491" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="492" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="493" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dbbuf_V_load/58 store_ln703/59 "/>
</bind>
</comp>

<comp id="495" class="1004" name="dybuf_V_addr_2_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dybuf_V_addr_2/58 "/>
</bind>
</comp>

<comp id="502" class="1004" name="dwbuf_V_addr_2_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="12" slack="0"/>
<pin id="506" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr_2/65 "/>
</bind>
</comp>

<comp id="509" class="1004" name="dxbuf_V_addr_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dxbuf_V_addr/73 "/>
</bind>
</comp>

<comp id="517" class="1004" name="wbuf_V_addr_1_gep_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="12" slack="0"/>
<pin id="521" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/87 "/>
</bind>
</comp>

<comp id="524" class="1004" name="bbuf_V_addr_1_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr_1/89 "/>
</bind>
</comp>

<comp id="530" class="1004" name="ybuf_V_addr_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ybuf_V_addr/89 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_access_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln64/90 store_ln727/103 ybuf_V_load/105 "/>
</bind>
</comp>

<comp id="543" class="1004" name="wbuf_V_addr_2_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="12" slack="0"/>
<pin id="547" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_2/98 "/>
</bind>
</comp>

<comp id="550" class="1004" name="ybuf_V_addr_1_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="0"/>
<pin id="554" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ybuf_V_addr_1/105 "/>
</bind>
</comp>

<comp id="557" class="1004" name="dxbuf_V_addr_2_gep_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dxbuf_V_addr_2/113 "/>
</bind>
</comp>

<comp id="564" class="1005" name="i_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="31" slack="1"/>
<pin id="566" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="568" class="1004" name="i_phi_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="31" slack="0"/>
<pin id="570" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="1" slack="1"/>
<pin id="572" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="575" class="1005" name="i_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="31" slack="1"/>
<pin id="577" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="579" class="1004" name="i_1_phi_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="31" slack="0"/>
<pin id="581" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="1" slack="1"/>
<pin id="583" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/19 "/>
</bind>
</comp>

<comp id="586" class="1005" name="i_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="31" slack="1"/>
<pin id="588" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="590" class="1004" name="i_2_phi_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="0"/>
<pin id="592" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="593" dir="0" index="2" bw="1" slack="1"/>
<pin id="594" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="595" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/30 "/>
</bind>
</comp>

<comp id="597" class="1005" name="i_4_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="31" slack="1"/>
<pin id="599" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="601" class="1004" name="i_4_phi_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="31" slack="0"/>
<pin id="603" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="1" slack="1"/>
<pin id="605" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/34 "/>
</bind>
</comp>

<comp id="609" class="1005" name="j_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="31" slack="1"/>
<pin id="611" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="j_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="31" slack="0"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="1" slack="1"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/44 "/>
</bind>
</comp>

<comp id="620" class="1005" name="indvar_flatten_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="63" slack="1"/>
<pin id="622" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="624" class="1004" name="indvar_flatten_phi_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="627" dir="0" index="2" bw="63" slack="0"/>
<pin id="628" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/49 "/>
</bind>
</comp>

<comp id="631" class="1005" name="i_6_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="31" slack="1"/>
<pin id="633" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="635" class="1004" name="i_6_phi_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="638" dir="0" index="2" bw="31" slack="0"/>
<pin id="639" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/49 "/>
</bind>
</comp>

<comp id="642" class="1005" name="j_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="31" slack="1"/>
<pin id="644" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="646" class="1004" name="j_1_phi_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="2" bw="31" slack="0"/>
<pin id="650" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="651" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/49 "/>
</bind>
</comp>

<comp id="653" class="1005" name="i_8_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="31" slack="1"/>
<pin id="655" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_8 (phireg) "/>
</bind>
</comp>

<comp id="657" class="1004" name="i_8_phi_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="31" slack="0"/>
<pin id="659" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="660" dir="0" index="2" bw="1" slack="1"/>
<pin id="661" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="662" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_8/58 "/>
</bind>
</comp>

<comp id="664" class="1005" name="i_10_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="31" slack="1"/>
<pin id="666" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_10 (phireg) "/>
</bind>
</comp>

<comp id="668" class="1004" name="i_10_phi_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="31" slack="0"/>
<pin id="670" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="671" dir="0" index="2" bw="1" slack="1"/>
<pin id="672" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="673" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_10/61 "/>
</bind>
</comp>

<comp id="676" class="1005" name="j_4_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="31" slack="1"/>
<pin id="678" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="680" class="1004" name="j_4_phi_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="31" slack="0"/>
<pin id="682" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="683" dir="0" index="2" bw="1" slack="1"/>
<pin id="684" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="685" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/65 "/>
</bind>
</comp>

<comp id="687" class="1005" name="i_3_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="31" slack="1"/>
<pin id="689" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="691" class="1004" name="i_3_phi_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="31" slack="0"/>
<pin id="693" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="694" dir="0" index="2" bw="1" slack="1"/>
<pin id="695" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="696" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/73 "/>
</bind>
</comp>

<comp id="698" class="1005" name="i_5_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="31" slack="1"/>
<pin id="700" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="702" class="1004" name="i_5_phi_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="31" slack="0"/>
<pin id="704" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="705" dir="0" index="2" bw="1" slack="1"/>
<pin id="706" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="707" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/75 "/>
</bind>
</comp>

<comp id="710" class="1005" name="j_2_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="31" slack="1"/>
<pin id="712" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="714" class="1004" name="j_2_phi_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="31" slack="0"/>
<pin id="716" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="717" dir="0" index="2" bw="1" slack="1"/>
<pin id="718" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="719" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/85 "/>
</bind>
</comp>

<comp id="721" class="1005" name="i_7_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="31" slack="1"/>
<pin id="723" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="725" class="1004" name="i_7_phi_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="31" slack="0"/>
<pin id="727" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="728" dir="0" index="2" bw="1" slack="1"/>
<pin id="729" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="730" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/89 "/>
</bind>
</comp>

<comp id="732" class="1005" name="j_3_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="31" slack="1"/>
<pin id="734" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="736" class="1004" name="j_3_phi_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="31" slack="0"/>
<pin id="740" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/97 "/>
</bind>
</comp>

<comp id="743" class="1005" name="rhs_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="1"/>
<pin id="745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="747" class="1004" name="rhs_phi_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="10"/>
<pin id="749" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="750" dir="0" index="2" bw="16" slack="1"/>
<pin id="751" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="752" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/100 "/>
</bind>
</comp>

<comp id="754" class="1005" name="i_9_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="31" slack="1"/>
<pin id="756" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_9 (phireg) "/>
</bind>
</comp>

<comp id="758" class="1004" name="i_9_phi_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="31" slack="0"/>
<pin id="760" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="761" dir="0" index="2" bw="1" slack="1"/>
<pin id="762" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="763" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_9/105 "/>
</bind>
</comp>

<comp id="765" class="1005" name="i_11_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="31" slack="1"/>
<pin id="767" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_11 (phireg) "/>
</bind>
</comp>

<comp id="769" class="1004" name="i_11_phi_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="31" slack="0"/>
<pin id="771" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="772" dir="0" index="2" bw="1" slack="1"/>
<pin id="773" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="774" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_11/113 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="31" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="18"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="0" index="3" bw="6" slack="0"/>
<pin id="781" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/23 trunc_ln8/75 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln37_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="31" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="1" slack="0"/>
<pin id="795" dir="0" index="3" bw="6" slack="0"/>
<pin id="796" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sext_ln37_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="31" slack="0"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/1 "/>
</bind>
</comp>

<comp id="805" class="1004" name="gmem_addr_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="trunc_ln37_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="7"/>
<pin id="813" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln37_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="31" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="icmp_ln37_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="31" slack="0"/>
<pin id="822" dir="0" index="1" bw="31" slack="1"/>
<pin id="823" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37_1/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln38_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="31" slack="0"/>
<pin id="827" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/9 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln38_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="6" slack="2"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/11 "/>
</bind>
</comp>

<comp id="833" class="1004" name="trunc_ln1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="31" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="9"/>
<pin id="836" dir="0" index="2" bw="1" slack="0"/>
<pin id="837" dir="0" index="3" bw="6" slack="0"/>
<pin id="838" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/12 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sext_ln41_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="31" slack="0"/>
<pin id="844" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/12 "/>
</bind>
</comp>

<comp id="846" class="1004" name="gmem_addr_1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/12 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln41_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="31" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/19 "/>
</bind>
</comp>

<comp id="859" class="1004" name="icmp_ln41_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="31" slack="0"/>
<pin id="861" dir="0" index="1" bw="31" slack="9"/>
<pin id="862" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/19 "/>
</bind>
</comp>

<comp id="864" class="1004" name="trunc_ln42_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="31" slack="0"/>
<pin id="866" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/19 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln42_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="6" slack="2"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/21 "/>
</bind>
</comp>

<comp id="872" class="1004" name="icmp_ln45_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="17"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/22 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sext_ln45_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="31" slack="0"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/23 "/>
</bind>
</comp>

<comp id="881" class="1004" name="gmem_addr_2_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/23 "/>
</bind>
</comp>

<comp id="888" class="1004" name="trunc_ln45_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="24"/>
<pin id="890" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/29 "/>
</bind>
</comp>

<comp id="891" class="1004" name="add_ln45_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="31" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/30 "/>
</bind>
</comp>

<comp id="897" class="1004" name="icmp_ln45_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="31" slack="0"/>
<pin id="899" dir="0" index="1" bw="31" slack="1"/>
<pin id="900" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_1/30 "/>
</bind>
</comp>

<comp id="902" class="1004" name="trunc_ln46_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="31" slack="0"/>
<pin id="904" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/30 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln46_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="6" slack="2"/>
<pin id="908" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/32 "/>
</bind>
</comp>

<comp id="910" class="1004" name="empty_62_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="26"/>
<pin id="912" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_62/33 "/>
</bind>
</comp>

<comp id="913" class="1004" name="empty_63_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="26"/>
<pin id="915" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_63/33 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln80_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="31" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/34 "/>
</bind>
</comp>

<comp id="922" class="1004" name="icmp_ln80_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="31" slack="0"/>
<pin id="924" dir="0" index="1" bw="31" slack="1"/>
<pin id="925" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/34 "/>
</bind>
</comp>

<comp id="927" class="1004" name="empty_65_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="31" slack="0"/>
<pin id="929" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_65/34 "/>
</bind>
</comp>

<comp id="931" class="1004" name="grp_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="31" slack="0"/>
<pin id="933" dir="0" index="1" bw="31" slack="1"/>
<pin id="934" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_66/34 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln86_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="31" slack="1"/>
<pin id="938" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/34 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln86_1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="27"/>
<pin id="941" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/34 "/>
</bind>
</comp>

<comp id="942" class="1004" name="grp_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="31" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln86/34 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln82_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="6" slack="2"/>
<pin id="950" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/36 "/>
</bind>
</comp>

<comp id="951" class="1004" name="mul_ln82_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="6" slack="0"/>
<pin id="953" dir="0" index="1" bw="7" slack="0"/>
<pin id="954" dir="1" index="2" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82/36 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="31" slack="1"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/36 "/>
</bind>
</comp>

<comp id="964" class="1004" name="empty_67_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="0"/>
<pin id="966" dir="0" index="1" bw="32" slack="29"/>
<pin id="967" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_67/36 "/>
</bind>
</comp>

<comp id="969" class="1004" name="trunc_ln7_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="31" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="0"/>
<pin id="972" dir="0" index="2" bw="1" slack="0"/>
<pin id="973" dir="0" index="3" bw="6" slack="0"/>
<pin id="974" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/36 "/>
</bind>
</comp>

<comp id="979" class="1004" name="sext_ln81_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="31" slack="0"/>
<pin id="981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/36 "/>
</bind>
</comp>

<comp id="983" class="1004" name="gmem2_addr_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="0"/>
<pin id="985" dir="0" index="1" bw="32" slack="0"/>
<pin id="986" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/36 "/>
</bind>
</comp>

<comp id="989" class="1004" name="add_ln81_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="31" slack="0"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/44 "/>
</bind>
</comp>

<comp id="995" class="1004" name="j_cast_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="31" slack="0"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/44 "/>
</bind>
</comp>

<comp id="999" class="1004" name="icmp_ln81_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="37"/>
<pin id="1002" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/44 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="trunc_ln82_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="31" slack="0"/>
<pin id="1006" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/44 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="add_ln82_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="12" slack="8"/>
<pin id="1010" dir="0" index="1" bw="12" slack="0"/>
<pin id="1011" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/44 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln82_1_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="12" slack="2"/>
<pin id="1015" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/46 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="add_ln86_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="63" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/49 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="j_1_cast_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="31" slack="0"/>
<pin id="1025" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/49 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="icmp_ln87_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="29"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/49 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="icmp_ln86_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="63" slack="0"/>
<pin id="1034" dir="0" index="1" bw="63" slack="1"/>
<pin id="1035" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/49 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="add_ln86_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="31" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/49 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="select_ln86_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="31" slack="0"/>
<pin id="1046" dir="0" index="2" bw="31" slack="0"/>
<pin id="1047" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/49 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="trunc_ln86_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="31" slack="0"/>
<pin id="1053" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/49 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="trunc_ln86_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="31" slack="0"/>
<pin id="1057" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_1/49 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="select_ln86_2_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="6" slack="0"/>
<pin id="1062" dir="0" index="2" bw="6" slack="0"/>
<pin id="1063" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_2/49 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="zext_ln1118_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="6" slack="0"/>
<pin id="1069" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/49 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="select_ln86_3_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="31" slack="0"/>
<pin id="1074" dir="0" index="2" bw="31" slack="0"/>
<pin id="1075" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_3/49 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="trunc_ln1118_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="31" slack="0"/>
<pin id="1081" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/49 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="add_ln87_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="31" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/49 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="zext_ln86_2_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="6" slack="1"/>
<pin id="1091" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_2/50 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="zext_ln1118_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="12" slack="1"/>
<pin id="1095" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/50 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="sext_ln86_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="0"/>
<pin id="1100" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/51 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sext_ln1118_1_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="0"/>
<pin id="1104" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/51 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln1118_2_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="12" slack="0"/>
<pin id="1108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/52 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="sext_ln1118_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="16" slack="0"/>
<pin id="1113" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/53 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="lhs_3_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="29" slack="0"/>
<pin id="1117" dir="0" index="1" bw="16" slack="0"/>
<pin id="1118" dir="0" index="2" bw="1" slack="0"/>
<pin id="1119" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_3/53 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="trunc_ln708_1_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="0"/>
<pin id="1125" dir="0" index="1" bw="29" slack="0"/>
<pin id="1126" dir="0" index="2" bw="5" slack="0"/>
<pin id="1127" dir="0" index="3" bw="6" slack="0"/>
<pin id="1128" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/54 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="lhs_1_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="29" slack="0"/>
<pin id="1135" dir="0" index="1" bw="16" slack="0"/>
<pin id="1136" dir="0" index="2" bw="1" slack="0"/>
<pin id="1137" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/55 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="trunc_ln2_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="0"/>
<pin id="1143" dir="0" index="1" bw="29" slack="0"/>
<pin id="1144" dir="0" index="2" bw="5" slack="0"/>
<pin id="1145" dir="0" index="3" bw="6" slack="0"/>
<pin id="1146" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/56 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="add_ln93_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="31" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/58 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="icmp_ln93_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="31" slack="0"/>
<pin id="1159" dir="0" index="1" bw="31" slack="5"/>
<pin id="1160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/58 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="trunc_ln703_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="31" slack="0"/>
<pin id="1164" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/58 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="zext_ln703_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="6" slack="0"/>
<pin id="1168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/58 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="add_ln703_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="16" slack="0"/>
<pin id="1174" dir="0" index="1" bw="16" slack="0"/>
<pin id="1175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/59 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="add_ln97_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="31" slack="0"/>
<pin id="1181" dir="0" index="1" bw="1" slack="0"/>
<pin id="1182" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/61 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="icmp_ln97_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="31" slack="0"/>
<pin id="1187" dir="0" index="1" bw="31" slack="7"/>
<pin id="1188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/61 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="empty_72_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="31" slack="0"/>
<pin id="1192" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_72/61 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="grp_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="31" slack="0"/>
<pin id="1196" dir="0" index="1" bw="31" slack="7"/>
<pin id="1197" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_73/61 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="zext_ln99_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="6" slack="2"/>
<pin id="1201" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/63 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="mul_ln99_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="6" slack="0"/>
<pin id="1204" dir="0" index="1" bw="7" slack="0"/>
<pin id="1205" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99/63 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp_2_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="0"/>
<pin id="1210" dir="0" index="1" bw="31" slack="1"/>
<pin id="1211" dir="0" index="2" bw="1" slack="0"/>
<pin id="1212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/63 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="empty_74_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="0"/>
<pin id="1217" dir="0" index="1" bw="32" slack="35"/>
<pin id="1218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_74/63 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="trunc_ln6_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="31" slack="0"/>
<pin id="1222" dir="0" index="1" bw="32" slack="0"/>
<pin id="1223" dir="0" index="2" bw="1" slack="0"/>
<pin id="1224" dir="0" index="3" bw="6" slack="0"/>
<pin id="1225" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/63 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="sext_ln98_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="31" slack="0"/>
<pin id="1232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98/63 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="gmem2_addr_2_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="0"/>
<pin id="1236" dir="0" index="1" bw="32" slack="0"/>
<pin id="1237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_2/63 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="add_ln98_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="31" slack="0"/>
<pin id="1242" dir="0" index="1" bw="1" slack="0"/>
<pin id="1243" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/65 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="j_4_cast_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="31" slack="0"/>
<pin id="1248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/65 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="icmp_ln98_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="0"/>
<pin id="1252" dir="0" index="1" bw="32" slack="37"/>
<pin id="1253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/65 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="trunc_ln99_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="31" slack="0"/>
<pin id="1257" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/65 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="add_ln99_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="12" slack="2"/>
<pin id="1261" dir="0" index="1" bw="12" slack="0"/>
<pin id="1262" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/65 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="zext_ln99_1_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="12" slack="0"/>
<pin id="1266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_1/65 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="add_ln51_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="31" slack="0"/>
<pin id="1271" dir="0" index="1" bw="1" slack="0"/>
<pin id="1272" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/73 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="i_3_cast_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="31" slack="0"/>
<pin id="1277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/73 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="icmp_ln51_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="0"/>
<pin id="1281" dir="0" index="1" bw="32" slack="27"/>
<pin id="1282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/73 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="trunc_ln52_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="31" slack="0"/>
<pin id="1286" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/73 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="zext_ln52_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="6" slack="0"/>
<pin id="1290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/73 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="empty_49_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="28"/>
<pin id="1295" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_49/74 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="empty_50_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="28"/>
<pin id="1298" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_50/74 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="add_ln55_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="31" slack="0"/>
<pin id="1301" dir="0" index="1" bw="1" slack="0"/>
<pin id="1302" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/75 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="icmp_ln55_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="31" slack="0"/>
<pin id="1307" dir="0" index="1" bw="31" slack="1"/>
<pin id="1308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/75 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="empty_52_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="31" slack="0"/>
<pin id="1312" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_52/75 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="grp_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="31" slack="0"/>
<pin id="1316" dir="0" index="1" bw="31" slack="1"/>
<pin id="1317" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_53/75 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="sext_ln66_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="31" slack="0"/>
<pin id="1321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/75 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="gmem_addr_3_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="32" slack="0"/>
<pin id="1325" dir="0" index="1" bw="32" slack="0"/>
<pin id="1326" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/75 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="zext_ln57_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="6" slack="2"/>
<pin id="1331" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/77 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="mul_ln57_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="6" slack="0"/>
<pin id="1334" dir="0" index="1" bw="7" slack="0"/>
<pin id="1335" dir="1" index="2" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln57/77 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="tmp_1_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="0"/>
<pin id="1340" dir="0" index="1" bw="31" slack="1"/>
<pin id="1341" dir="0" index="2" bw="1" slack="0"/>
<pin id="1342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/77 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="empty_54_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="0"/>
<pin id="1347" dir="0" index="1" bw="32" slack="31"/>
<pin id="1348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_54/77 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="trunc_ln3_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="31" slack="0"/>
<pin id="1352" dir="0" index="1" bw="32" slack="0"/>
<pin id="1353" dir="0" index="2" bw="1" slack="0"/>
<pin id="1354" dir="0" index="3" bw="6" slack="0"/>
<pin id="1355" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/77 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="sext_ln56_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="31" slack="0"/>
<pin id="1362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/77 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="gmem2_addr_1_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="0"/>
<pin id="1366" dir="0" index="1" bw="32" slack="0"/>
<pin id="1367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_1/77 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="add_ln56_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="31" slack="0"/>
<pin id="1372" dir="0" index="1" bw="1" slack="0"/>
<pin id="1373" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/85 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="j_2_cast_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="31" slack="0"/>
<pin id="1378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast/85 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="icmp_ln56_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="0"/>
<pin id="1382" dir="0" index="1" bw="32" slack="39"/>
<pin id="1383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/85 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="trunc_ln57_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="31" slack="0"/>
<pin id="1387" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/85 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="add_ln57_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="12" slack="8"/>
<pin id="1391" dir="0" index="1" bw="12" slack="0"/>
<pin id="1392" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/85 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="zext_ln57_1_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="12" slack="2"/>
<pin id="1396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/87 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="add_ln62_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="31" slack="0"/>
<pin id="1400" dir="0" index="1" bw="1" slack="0"/>
<pin id="1401" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/89 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="icmp_ln62_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="31" slack="0"/>
<pin id="1406" dir="0" index="1" bw="31" slack="2"/>
<pin id="1407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/89 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="trunc_ln64_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="31" slack="0"/>
<pin id="1411" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/89 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="zext_ln64_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="6" slack="0"/>
<pin id="1415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/89 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="trunc_ln5_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="31" slack="0"/>
<pin id="1421" dir="0" index="1" bw="32" slack="30"/>
<pin id="1422" dir="0" index="2" bw="1" slack="0"/>
<pin id="1423" dir="0" index="3" bw="6" slack="0"/>
<pin id="1424" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/89 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="sext_ln71_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="31" slack="0"/>
<pin id="1430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/89 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="gmem_addr_4_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="32" slack="0"/>
<pin id="1434" dir="0" index="1" bw="32" slack="0"/>
<pin id="1435" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/89 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="zext_ln1116_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="6" slack="1"/>
<pin id="1440" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/90 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="mul_ln1116_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="6" slack="0"/>
<pin id="1443" dir="0" index="1" bw="7" slack="0"/>
<pin id="1444" dir="1" index="2" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1116/90 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="add_ln66_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="31" slack="0"/>
<pin id="1449" dir="0" index="1" bw="1" slack="0"/>
<pin id="1450" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/97 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="j_3_cast_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="31" slack="0"/>
<pin id="1455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_3_cast/97 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="icmp_ln66_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="0"/>
<pin id="1459" dir="0" index="1" bw="32" slack="38"/>
<pin id="1460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/97 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="trunc_ln1116_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="31" slack="0"/>
<pin id="1464" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/97 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="add_ln1116_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="12" slack="7"/>
<pin id="1468" dir="0" index="1" bw="12" slack="0"/>
<pin id="1469" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/97 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="zext_ln1116_1_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="12" slack="1"/>
<pin id="1473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/98 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="sext_ln727_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="16" slack="0"/>
<pin id="1477" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/99 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="sext_ln727_1_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="16" slack="1"/>
<pin id="1481" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727_1/99 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="rhs_1_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="29" slack="0"/>
<pin id="1484" dir="0" index="1" bw="16" slack="1"/>
<pin id="1485" dir="0" index="2" bw="1" slack="0"/>
<pin id="1486" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/101 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="trunc_ln708_2_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="16" slack="0"/>
<pin id="1492" dir="0" index="1" bw="29" slack="0"/>
<pin id="1493" dir="0" index="2" bw="5" slack="0"/>
<pin id="1494" dir="0" index="3" bw="6" slack="0"/>
<pin id="1495" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/102 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="add_ln71_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="31" slack="0"/>
<pin id="1501" dir="0" index="1" bw="1" slack="0"/>
<pin id="1502" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/105 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="icmp_ln71_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="31" slack="0"/>
<pin id="1507" dir="0" index="1" bw="31" slack="4"/>
<pin id="1508" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/105 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="trunc_ln72_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="31" slack="0"/>
<pin id="1512" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/105 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="zext_ln72_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="6" slack="0"/>
<pin id="1516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/105 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="trunc_ln106_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="37"/>
<pin id="1521" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/112 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="trunc_ln9_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="31" slack="0"/>
<pin id="1524" dir="0" index="1" bw="32" slack="37"/>
<pin id="1525" dir="0" index="2" bw="1" slack="0"/>
<pin id="1526" dir="0" index="3" bw="6" slack="0"/>
<pin id="1527" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/112 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="sext_ln106_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="31" slack="0"/>
<pin id="1533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106/112 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="gmem2_addr_3_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="0"/>
<pin id="1537" dir="0" index="1" bw="32" slack="0"/>
<pin id="1538" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_3/112 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="add_ln106_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="31" slack="0"/>
<pin id="1544" dir="0" index="1" bw="1" slack="0"/>
<pin id="1545" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/113 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="icmp_ln106_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="31" slack="0"/>
<pin id="1550" dir="0" index="1" bw="31" slack="1"/>
<pin id="1551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/113 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="trunc_ln107_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="31" slack="0"/>
<pin id="1555" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/113 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="zext_ln107_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="6" slack="0"/>
<pin id="1559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/113 "/>
</bind>
</comp>

<comp id="1562" class="1007" name="grp_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="6" slack="0"/>
<pin id="1564" dir="0" index="1" bw="12" slack="0"/>
<pin id="1565" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1566" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/49 add_ln1118/51 "/>
</bind>
</comp>

<comp id="1570" class="1007" name="grp_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="16" slack="0"/>
<pin id="1572" dir="0" index="1" bw="16" slack="0"/>
<pin id="1573" dir="0" index="2" bw="29" slack="0"/>
<pin id="1574" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/51 ret_V_1/53 "/>
</bind>
</comp>

<comp id="1579" class="1007" name="grp_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="16" slack="0"/>
<pin id="1581" dir="0" index="1" bw="16" slack="2"/>
<pin id="1582" dir="0" index="2" bw="29" slack="0"/>
<pin id="1583" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/53 ret_V/55 "/>
</bind>
</comp>

<comp id="1587" class="1007" name="grp_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="16" slack="0"/>
<pin id="1589" dir="0" index="1" bw="16" slack="0"/>
<pin id="1590" dir="0" index="2" bw="29" slack="0"/>
<pin id="1591" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln727/99 ret_V_2/101 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="fwprop_read_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="26"/>
<pin id="1598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="1600" class="1005" name="ydim_read_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="32" slack="1"/>
<pin id="1602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="1610" class="1005" name="xdim_read_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="17"/>
<pin id="1612" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="1632" class="1005" name="dy_read_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="32" slack="9"/>
<pin id="1634" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="dy_read "/>
</bind>
</comp>

<comp id="1637" class="1005" name="y_read_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="30"/>
<pin id="1639" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="1642" class="1005" name="dwt_read_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="32" slack="29"/>
<pin id="1644" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="dwt_read "/>
</bind>
</comp>

<comp id="1648" class="1005" name="wt_read_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="32" slack="31"/>
<pin id="1650" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="wt_read "/>
</bind>
</comp>

<comp id="1653" class="1005" name="dx_read_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="37"/>
<pin id="1655" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="dx_read "/>
</bind>
</comp>

<comp id="1658" class="1005" name="x_read_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="18"/>
<pin id="1660" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="1663" class="1005" name="icmp_ln37_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="1" slack="17"/>
<pin id="1665" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="gmem_addr_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="16" slack="1"/>
<pin id="1669" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1673" class="1005" name="trunc_ln37_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="31" slack="1"/>
<pin id="1675" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="add_ln37_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="31" slack="0"/>
<pin id="1681" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="icmp_ln37_1_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="1" slack="1"/>
<pin id="1686" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37_1 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="trunc_ln38_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="6" slack="2"/>
<pin id="1690" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="gmem_addr_read_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="16" slack="1"/>
<pin id="1695" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1698" class="1005" name="gmem_addr_1_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="16" slack="1"/>
<pin id="1700" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="add_ln41_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="31" slack="0"/>
<pin id="1706" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="icmp_ln41_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="1" slack="1"/>
<pin id="1711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="trunc_ln42_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="6" slack="2"/>
<pin id="1715" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="gmem_addr_1_read_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="16" slack="1"/>
<pin id="1720" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1723" class="1005" name="icmp_ln45_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="1" slack="9"/>
<pin id="1725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="gmem_addr_2_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="16" slack="1"/>
<pin id="1729" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="trunc_ln45_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="31" slack="1"/>
<pin id="1735" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="add_ln45_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="31" slack="0"/>
<pin id="1740" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="icmp_ln45_1_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="1" slack="1"/>
<pin id="1745" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45_1 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="trunc_ln46_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="6" slack="2"/>
<pin id="1749" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="gmem_addr_2_read_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="16" slack="1"/>
<pin id="1754" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1757" class="1005" name="empty_62_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="31" slack="1"/>
<pin id="1759" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_62 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="empty_63_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="31" slack="1"/>
<pin id="1767" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_63 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="add_ln80_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="31" slack="0"/>
<pin id="1773" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="empty_65_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="6" slack="2"/>
<pin id="1781" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_65 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="zext_ln86_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="63" slack="1"/>
<pin id="1786" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln86 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="zext_ln86_1_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="63" slack="1"/>
<pin id="1791" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln86_1 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="empty_66_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="31" slack="1"/>
<pin id="1796" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_66 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="mul_ln82_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="12" slack="8"/>
<pin id="1801" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="mul_ln82 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="gmem2_addr_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="16" slack="1"/>
<pin id="1806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="1810" class="1005" name="add_ln81_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="31" slack="0"/>
<pin id="1812" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="icmp_ln81_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="1" slack="1"/>
<pin id="1817" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="add_ln82_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="12" slack="2"/>
<pin id="1821" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="gmem2_addr_read_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="16" slack="1"/>
<pin id="1826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_read "/>
</bind>
</comp>

<comp id="1829" class="1005" name="mul_ln86_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="63" slack="1"/>
<pin id="1831" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln86 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="add_ln86_1_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="63" slack="0"/>
<pin id="1836" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln86_1 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="icmp_ln86_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="1" slack="1"/>
<pin id="1841" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="select_ln86_2_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="6" slack="1"/>
<pin id="1845" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86_2 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="zext_ln1118_1_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="12" slack="1"/>
<pin id="1850" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="select_ln86_3_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="31" slack="0"/>
<pin id="1855" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln86_3 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="trunc_ln1118_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="12" slack="1"/>
<pin id="1860" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1118 "/>
</bind>
</comp>

<comp id="1864" class="1005" name="add_ln87_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="31" slack="0"/>
<pin id="1866" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="dybuf_V_addr_1_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="6" slack="1"/>
<pin id="1871" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dybuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="dxbuf_V_addr_1_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="6" slack="4"/>
<pin id="1876" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="dxbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="xbuf_V_addr_1_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="6" slack="1"/>
<pin id="1882" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="sext_ln86_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="29" slack="1"/>
<pin id="1887" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln86 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="sext_ln1118_1_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="29" slack="1"/>
<pin id="1893" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1896" class="1005" name="wbuf_V_addr_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="12" slack="1"/>
<pin id="1898" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr "/>
</bind>
</comp>

<comp id="1901" class="1005" name="dwbuf_V_addr_1_reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="12" slack="1"/>
<pin id="1903" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="sext_ln1118_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="29" slack="1"/>
<pin id="1909" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1912" class="1005" name="lhs_3_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="29" slack="1"/>
<pin id="1914" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="lhs_3 "/>
</bind>
</comp>

<comp id="1917" class="1005" name="lhs_1_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="29" slack="1"/>
<pin id="1919" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="1922" class="1005" name="add_ln93_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="31" slack="0"/>
<pin id="1924" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln93 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="icmp_ln93_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="1" slack="1"/>
<pin id="1929" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="dbbuf_V_addr_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="6" slack="1"/>
<pin id="1933" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_addr "/>
</bind>
</comp>

<comp id="1937" class="1005" name="dybuf_V_addr_2_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="6" slack="1"/>
<pin id="1939" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dybuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1942" class="1005" name="add_ln97_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="31" slack="0"/>
<pin id="1944" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="empty_72_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="6" slack="2"/>
<pin id="1952" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_72 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="empty_73_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="31" slack="1"/>
<pin id="1957" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_73 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="mul_ln99_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="12" slack="2"/>
<pin id="1962" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln99 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="gmem2_addr_2_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="16" slack="1"/>
<pin id="1967" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_2 "/>
</bind>
</comp>

<comp id="1971" class="1005" name="add_ln98_reg_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="31" slack="0"/>
<pin id="1973" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="icmp_ln98_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="1" slack="1"/>
<pin id="1978" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="dwbuf_V_addr_2_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="12" slack="1"/>
<pin id="1982" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="dwbuf_V_load_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="16" slack="1"/>
<pin id="1987" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_load "/>
</bind>
</comp>

<comp id="1990" class="1005" name="add_ln51_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="31" slack="0"/>
<pin id="1992" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="1998" class="1005" name="empty_49_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="31" slack="1"/>
<pin id="2000" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="empty_50_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="31" slack="1"/>
<pin id="2007" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="2010" class="1005" name="add_ln55_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="31" slack="0"/>
<pin id="2012" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="empty_52_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="6" slack="2"/>
<pin id="2020" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_52 "/>
</bind>
</comp>

<comp id="2023" class="1005" name="gmem_addr_3_reg_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="16" slack="2"/>
<pin id="2025" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="2029" class="1005" name="empty_53_reg_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="31" slack="1"/>
<pin id="2031" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="2034" class="1005" name="mul_ln57_reg_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="12" slack="8"/>
<pin id="2036" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="mul_ln57 "/>
</bind>
</comp>

<comp id="2039" class="1005" name="gmem2_addr_1_reg_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="16" slack="1"/>
<pin id="2041" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_1 "/>
</bind>
</comp>

<comp id="2045" class="1005" name="add_ln56_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="31" slack="0"/>
<pin id="2047" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="2050" class="1005" name="icmp_ln56_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="1"/>
<pin id="2052" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="2054" class="1005" name="add_ln57_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="12" slack="2"/>
<pin id="2056" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="gmem2_addr_1_read_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="16" slack="1"/>
<pin id="2061" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_1_read "/>
</bind>
</comp>

<comp id="2064" class="1005" name="add_ln62_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="31" slack="0"/>
<pin id="2066" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="2072" class="1005" name="trunc_ln64_reg_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="6" slack="1"/>
<pin id="2074" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="2077" class="1005" name="bbuf_V_addr_1_reg_2077">
<pin_list>
<pin id="2078" dir="0" index="0" bw="6" slack="1"/>
<pin id="2079" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2082" class="1005" name="ybuf_V_addr_reg_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="6" slack="1"/>
<pin id="2084" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_V_addr "/>
</bind>
</comp>

<comp id="2087" class="1005" name="gmem_addr_4_reg_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="16" slack="1"/>
<pin id="2089" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="2093" class="1005" name="mul_ln1116_reg_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="12" slack="7"/>
<pin id="2095" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln1116 "/>
</bind>
</comp>

<comp id="2098" class="1005" name="bbuf_V_load_reg_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="16" slack="10"/>
<pin id="2100" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="bbuf_V_load "/>
</bind>
</comp>

<comp id="2103" class="1005" name="add_ln66_reg_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="31" slack="0"/>
<pin id="2105" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="2108" class="1005" name="icmp_ln66_reg_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="1" slack="1"/>
<pin id="2110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="2112" class="1005" name="add_ln1116_reg_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="12" slack="1"/>
<pin id="2114" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116 "/>
</bind>
</comp>

<comp id="2117" class="1005" name="wbuf_V_addr_2_reg_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="12" slack="1"/>
<pin id="2119" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="2122" class="1005" name="gmem_addr_3_read_reg_2122">
<pin_list>
<pin id="2123" dir="0" index="0" bw="16" slack="1"/>
<pin id="2124" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="2127" class="1005" name="sext_ln727_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="29" slack="1"/>
<pin id="2129" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="2132" class="1005" name="sext_ln727_1_reg_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="29" slack="1"/>
<pin id="2134" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727_1 "/>
</bind>
</comp>

<comp id="2137" class="1005" name="rhs_1_reg_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="29" slack="1"/>
<pin id="2139" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="2142" class="1005" name="trunc_ln708_2_reg_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="16" slack="1"/>
<pin id="2144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="2147" class="1005" name="add_ln71_reg_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="31" slack="0"/>
<pin id="2149" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="2152" class="1005" name="icmp_ln71_reg_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="1" slack="1"/>
<pin id="2154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="2156" class="1005" name="ybuf_V_addr_1_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="6" slack="1"/>
<pin id="2158" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_V_addr_1 "/>
</bind>
</comp>

<comp id="2161" class="1005" name="ybuf_V_load_reg_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="16" slack="1"/>
<pin id="2163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_V_load "/>
</bind>
</comp>

<comp id="2166" class="1005" name="trunc_ln106_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="31" slack="1"/>
<pin id="2168" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="2171" class="1005" name="gmem2_addr_3_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="16" slack="2"/>
<pin id="2173" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr_3 "/>
</bind>
</comp>

<comp id="2177" class="1005" name="add_ln106_reg_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="31" slack="0"/>
<pin id="2179" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="2182" class="1005" name="icmp_ln106_reg_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="1" slack="1"/>
<pin id="2184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="2186" class="1005" name="dxbuf_V_addr_2_reg_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="6" slack="1"/>
<pin id="2188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dxbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="2191" class="1005" name="dxbuf_V_load_reg_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="16" slack="1"/>
<pin id="2193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dxbuf_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="82" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="82" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="82" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="82" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="82" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="82" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="82" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="82" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="80" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="80" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="80" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="80" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="80" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="80" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="80" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="80" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="80" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="88" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="108" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="88" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="108" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="88" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="108" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="88" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="108" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="150" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="154" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="156" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="326"><net_src comp="158" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="332"><net_src comp="88" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="108" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="88" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="108" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="150" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="361"><net_src comp="154" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="156" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="363"><net_src comp="158" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="369"><net_src comp="150" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="376"><net_src comp="154" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="156" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="378"><net_src comp="158" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="34" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="34" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="34" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="427" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="439"><net_src comp="34" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="440" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="452"><net_src comp="34" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="34" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="447" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="453" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="494"><net_src comp="479" pin="3"/><net_sink comp="485" pin=2"/></net>

<net id="500"><net_src comp="34" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="495" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="507"><net_src comp="34" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="502" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="514"><net_src comp="34" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="162" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="516"><net_src comp="509" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="522"><net_src comp="34" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="517" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="529"><net_src comp="34" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="34" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="542"><net_src comp="385" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="34" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="543" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="555"><net_src comp="34" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="556"><net_src comp="550" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="562"><net_src comp="34" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="557" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="567"><net_src comp="90" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="578"><net_src comp="90" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="575" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="589"><net_src comp="90" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="596"><net_src comp="586" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="600"><net_src comp="90" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="608"><net_src comp="601" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="612"><net_src comp="90" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="623"><net_src comp="128" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="630"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="90" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="645"><net_src comp="90" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="656"><net_src comp="90" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="653" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="667"><net_src comp="90" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="674"><net_src comp="664" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="675"><net_src comp="668" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="679"><net_src comp="90" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="686"><net_src comp="676" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="690"><net_src comp="90" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="697"><net_src comp="687" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="701"><net_src comp="90" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="698" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="709"><net_src comp="702" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="713"><net_src comp="90" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="720"><net_src comp="710" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="724"><net_src comp="90" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="731"><net_src comp="721" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="735"><net_src comp="90" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="746"><net_src comp="743" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="753"><net_src comp="747" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="757"><net_src comp="90" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="764"><net_src comp="754" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="768"><net_src comp="90" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="775"><net_src comp="765" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="782"><net_src comp="84" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="82" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="784"><net_src comp="86" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="789"><net_src comp="214" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="34" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="797"><net_src comp="84" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="238" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="82" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="86" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="804"><net_src comp="791" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="0" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="818"><net_src comp="568" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="92" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="568" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="568" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="829" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="839"><net_src comp="84" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="82" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="841"><net_src comp="86" pin="0"/><net_sink comp="833" pin=3"/></net>

<net id="845"><net_src comp="833" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="0" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="842" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="846" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="857"><net_src comp="579" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="92" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="579" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="579" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="868" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="876"><net_src comp="34" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="880"><net_src comp="776" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="0" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="877" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="881" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="895"><net_src comp="590" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="92" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="590" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="590" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="906" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="920"><net_src comp="601" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="92" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="601" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="601" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="601" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="946"><net_src comp="936" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="939" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="955"><net_src comp="948" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="120" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="122" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="124" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="957" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="975"><net_src comp="84" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="964" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="977"><net_src comp="82" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="978"><net_src comp="86" pin="0"/><net_sink comp="969" pin=3"/></net>

<net id="982"><net_src comp="969" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="2" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="613" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="92" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="998"><net_src comp="613" pin="4"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="995" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="613" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1012"><net_src comp="1004" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1016"><net_src comp="1013" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1021"><net_src comp="624" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="130" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="646" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1031"><net_src comp="1023" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1036"><net_src comp="624" pin="4"/><net_sink comp="1032" pin=0"/></net>

<net id="1041"><net_src comp="635" pin="4"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="92" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1048"><net_src comp="1027" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="90" pin="0"/><net_sink comp="1043" pin=1"/></net>

<net id="1050"><net_src comp="646" pin="4"/><net_sink comp="1043" pin=2"/></net>

<net id="1054"><net_src comp="1037" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="635" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1064"><net_src comp="1027" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1051" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="1055" pin="1"/><net_sink comp="1059" pin=2"/></net>

<net id="1070"><net_src comp="1059" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1076"><net_src comp="1027" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="1037" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="635" pin="4"/><net_sink comp="1071" pin=2"/></net>

<net id="1082"><net_src comp="1043" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1087"><net_src comp="1043" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="92" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="1089" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1096"><net_src comp="1093" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1101"><net_src comp="397" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="409" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="1106" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1114"><net_src comp="459" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1120"><net_src comp="132" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="421" pin="7"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="134" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1129"><net_src comp="136" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1130"><net_src comp="138" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1131"><net_src comp="140" pin="0"/><net_sink comp="1123" pin=3"/></net>

<net id="1132"><net_src comp="1123" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="1138"><net_src comp="132" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="470" pin="7"/><net_sink comp="1133" pin=1"/></net>

<net id="1140"><net_src comp="134" pin="0"/><net_sink comp="1133" pin=2"/></net>

<net id="1147"><net_src comp="136" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1148"><net_src comp="138" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1149"><net_src comp="140" pin="0"/><net_sink comp="1141" pin=3"/></net>

<net id="1150"><net_src comp="1141" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="1155"><net_src comp="657" pin="4"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="92" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1161"><net_src comp="657" pin="4"/><net_sink comp="1157" pin=0"/></net>

<net id="1165"><net_src comp="657" pin="4"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="1162" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1176"><net_src comp="397" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="485" pin="7"/><net_sink comp="1172" pin=1"/></net>

<net id="1178"><net_src comp="1172" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="1183"><net_src comp="668" pin="4"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="92" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1189"><net_src comp="668" pin="4"/><net_sink comp="1185" pin=0"/></net>

<net id="1193"><net_src comp="668" pin="4"/><net_sink comp="1190" pin=0"/></net>

<net id="1198"><net_src comp="668" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1206"><net_src comp="1199" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="120" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1213"><net_src comp="122" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1214"><net_src comp="124" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1219"><net_src comp="1208" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1226"><net_src comp="84" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1227"><net_src comp="1215" pin="2"/><net_sink comp="1220" pin=1"/></net>

<net id="1228"><net_src comp="82" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1229"><net_src comp="86" pin="0"/><net_sink comp="1220" pin=3"/></net>

<net id="1233"><net_src comp="1220" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1238"><net_src comp="2" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="1230" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1244"><net_src comp="680" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="92" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1249"><net_src comp="680" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1254"><net_src comp="1246" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1258"><net_src comp="680" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1263"><net_src comp="1255" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1267"><net_src comp="1259" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1273"><net_src comp="691" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="92" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1278"><net_src comp="691" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1283"><net_src comp="1275" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1287"><net_src comp="691" pin="4"/><net_sink comp="1284" pin=0"/></net>

<net id="1291"><net_src comp="1284" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1303"><net_src comp="702" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1304"><net_src comp="92" pin="0"/><net_sink comp="1299" pin=1"/></net>

<net id="1309"><net_src comp="702" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1313"><net_src comp="702" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1318"><net_src comp="702" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1322"><net_src comp="776" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1327"><net_src comp="0" pin="0"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1319" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1336"><net_src comp="1329" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="120" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1343"><net_src comp="122" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1344"><net_src comp="124" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1349"><net_src comp="1338" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1356"><net_src comp="84" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1357"><net_src comp="1345" pin="2"/><net_sink comp="1350" pin=1"/></net>

<net id="1358"><net_src comp="82" pin="0"/><net_sink comp="1350" pin=2"/></net>

<net id="1359"><net_src comp="86" pin="0"/><net_sink comp="1350" pin=3"/></net>

<net id="1363"><net_src comp="1350" pin="4"/><net_sink comp="1360" pin=0"/></net>

<net id="1368"><net_src comp="2" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="1360" pin="1"/><net_sink comp="1364" pin=1"/></net>

<net id="1374"><net_src comp="714" pin="4"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="92" pin="0"/><net_sink comp="1370" pin=1"/></net>

<net id="1379"><net_src comp="714" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1384"><net_src comp="1376" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1388"><net_src comp="714" pin="4"/><net_sink comp="1385" pin=0"/></net>

<net id="1393"><net_src comp="1385" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1397"><net_src comp="1394" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1402"><net_src comp="725" pin="4"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="92" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="725" pin="4"/><net_sink comp="1404" pin=0"/></net>

<net id="1412"><net_src comp="725" pin="4"/><net_sink comp="1409" pin=0"/></net>

<net id="1416"><net_src comp="1409" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1425"><net_src comp="84" pin="0"/><net_sink comp="1419" pin=0"/></net>

<net id="1426"><net_src comp="82" pin="0"/><net_sink comp="1419" pin=2"/></net>

<net id="1427"><net_src comp="86" pin="0"/><net_sink comp="1419" pin=3"/></net>

<net id="1431"><net_src comp="1419" pin="4"/><net_sink comp="1428" pin=0"/></net>

<net id="1436"><net_src comp="0" pin="0"/><net_sink comp="1432" pin=0"/></net>

<net id="1437"><net_src comp="1428" pin="1"/><net_sink comp="1432" pin=1"/></net>

<net id="1445"><net_src comp="1438" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="120" pin="0"/><net_sink comp="1441" pin=1"/></net>

<net id="1451"><net_src comp="736" pin="4"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="92" pin="0"/><net_sink comp="1447" pin=1"/></net>

<net id="1456"><net_src comp="736" pin="4"/><net_sink comp="1453" pin=0"/></net>

<net id="1461"><net_src comp="1453" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1465"><net_src comp="736" pin="4"/><net_sink comp="1462" pin=0"/></net>

<net id="1470"><net_src comp="1462" pin="1"/><net_sink comp="1466" pin=1"/></net>

<net id="1474"><net_src comp="1471" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1478"><net_src comp="459" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1487"><net_src comp="132" pin="0"/><net_sink comp="1482" pin=0"/></net>

<net id="1488"><net_src comp="743" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="1489"><net_src comp="134" pin="0"/><net_sink comp="1482" pin=2"/></net>

<net id="1496"><net_src comp="136" pin="0"/><net_sink comp="1490" pin=0"/></net>

<net id="1497"><net_src comp="138" pin="0"/><net_sink comp="1490" pin=2"/></net>

<net id="1498"><net_src comp="140" pin="0"/><net_sink comp="1490" pin=3"/></net>

<net id="1503"><net_src comp="758" pin="4"/><net_sink comp="1499" pin=0"/></net>

<net id="1504"><net_src comp="92" pin="0"/><net_sink comp="1499" pin=1"/></net>

<net id="1509"><net_src comp="758" pin="4"/><net_sink comp="1505" pin=0"/></net>

<net id="1513"><net_src comp="758" pin="4"/><net_sink comp="1510" pin=0"/></net>

<net id="1517"><net_src comp="1510" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1528"><net_src comp="84" pin="0"/><net_sink comp="1522" pin=0"/></net>

<net id="1529"><net_src comp="82" pin="0"/><net_sink comp="1522" pin=2"/></net>

<net id="1530"><net_src comp="86" pin="0"/><net_sink comp="1522" pin=3"/></net>

<net id="1534"><net_src comp="1522" pin="4"/><net_sink comp="1531" pin=0"/></net>

<net id="1539"><net_src comp="2" pin="0"/><net_sink comp="1535" pin=0"/></net>

<net id="1540"><net_src comp="1531" pin="1"/><net_sink comp="1535" pin=1"/></net>

<net id="1541"><net_src comp="1535" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="1546"><net_src comp="769" pin="4"/><net_sink comp="1542" pin=0"/></net>

<net id="1547"><net_src comp="92" pin="0"/><net_sink comp="1542" pin=1"/></net>

<net id="1552"><net_src comp="769" pin="4"/><net_sink comp="1548" pin=0"/></net>

<net id="1556"><net_src comp="769" pin="4"/><net_sink comp="1553" pin=0"/></net>

<net id="1560"><net_src comp="1553" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1567"><net_src comp="1067" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1568"><net_src comp="120" pin="0"/><net_sink comp="1562" pin=1"/></net>

<net id="1569"><net_src comp="1562" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1575"><net_src comp="1102" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="1576"><net_src comp="1098" pin="1"/><net_sink comp="1570" pin=1"/></net>

<net id="1577"><net_src comp="1115" pin="3"/><net_sink comp="1570" pin=2"/></net>

<net id="1578"><net_src comp="1570" pin="3"/><net_sink comp="1123" pin=1"/></net>

<net id="1584"><net_src comp="1111" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1585"><net_src comp="1133" pin="3"/><net_sink comp="1579" pin=2"/></net>

<net id="1586"><net_src comp="1579" pin="3"/><net_sink comp="1141" pin=1"/></net>

<net id="1592"><net_src comp="1479" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1593"><net_src comp="1475" pin="1"/><net_sink comp="1587" pin=1"/></net>

<net id="1594"><net_src comp="1482" pin="3"/><net_sink comp="1587" pin=2"/></net>

<net id="1595"><net_src comp="1587" pin="3"/><net_sink comp="1490" pin=1"/></net>

<net id="1599"><net_src comp="208" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1603"><net_src comp="214" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1605"><net_src comp="1600" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1606"><net_src comp="1600" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1607"><net_src comp="1600" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1608"><net_src comp="1600" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1609"><net_src comp="1600" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1613"><net_src comp="220" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1615"><net_src comp="1610" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1616"><net_src comp="1610" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1617"><net_src comp="1610" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1618"><net_src comp="1610" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1619"><net_src comp="1610" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1620"><net_src comp="1610" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1621"><net_src comp="1610" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1622"><net_src comp="1610" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1623"><net_src comp="1610" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1624"><net_src comp="1610" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1625"><net_src comp="1610" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1626"><net_src comp="1610" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1627"><net_src comp="1610" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1628"><net_src comp="1610" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1629"><net_src comp="1610" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1630"><net_src comp="1610" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1631"><net_src comp="1610" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1635"><net_src comp="226" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1640"><net_src comp="232" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1645"><net_src comp="244" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1647"><net_src comp="1642" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1651"><net_src comp="250" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1656"><net_src comp="256" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1522" pin=1"/></net>

<net id="1661"><net_src comp="262" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1666"><net_src comp="785" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1670"><net_src comp="805" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1672"><net_src comp="1667" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="1676"><net_src comp="811" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1678"><net_src comp="1673" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1682"><net_src comp="814" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1687"><net_src comp="820" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1691"><net_src comp="825" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1696"><net_src comp="274" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="1701"><net_src comp="846" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1703"><net_src comp="1698" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1707"><net_src comp="853" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1712"><net_src comp="859" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1716"><net_src comp="864" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1721"><net_src comp="285" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="1726"><net_src comp="872" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1730"><net_src comp="881" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1732"><net_src comp="1727" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1736"><net_src comp="888" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1741"><net_src comp="891" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1746"><net_src comp="897" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1750"><net_src comp="902" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1755"><net_src comp="296" pin="2"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1760"><net_src comp="910" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1762"><net_src comp="1757" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1763"><net_src comp="1757" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1764"><net_src comp="1757" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1768"><net_src comp="913" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1770"><net_src comp="1765" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1774"><net_src comp="916" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1782"><net_src comp="927" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1787"><net_src comp="936" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1792"><net_src comp="939" pin="1"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1797"><net_src comp="931" pin="2"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1802"><net_src comp="951" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1807"><net_src comp="983" pin="2"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1809"><net_src comp="1804" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1813"><net_src comp="989" pin="2"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1818"><net_src comp="999" pin="2"/><net_sink comp="1815" pin=0"/></net>

<net id="1822"><net_src comp="1008" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1827"><net_src comp="307" pin="2"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="1832"><net_src comp="942" pin="2"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1837"><net_src comp="1017" pin="2"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="1842"><net_src comp="1032" pin="2"/><net_sink comp="1839" pin=0"/></net>

<net id="1846"><net_src comp="1059" pin="3"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1851"><net_src comp="1067" pin="1"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1856"><net_src comp="1071" pin="3"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="1861"><net_src comp="1079" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1863"><net_src comp="1858" pin="1"/><net_sink comp="1562" pin=1"/></net>

<net id="1867"><net_src comp="1083" pin="2"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="1872"><net_src comp="427" pin="3"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1877"><net_src comp="434" pin="3"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1879"><net_src comp="1874" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1883"><net_src comp="440" pin="3"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1888"><net_src comp="1098" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="1570" pin=1"/></net>

<net id="1890"><net_src comp="1885" pin="1"/><net_sink comp="1579" pin=1"/></net>

<net id="1894"><net_src comp="1102" pin="1"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="1899"><net_src comp="447" pin="3"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1904"><net_src comp="453" pin="3"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1906"><net_src comp="1901" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1910"><net_src comp="1111" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1915"><net_src comp="1115" pin="3"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="1920"><net_src comp="1133" pin="3"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1925"><net_src comp="1151" pin="2"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1930"><net_src comp="1157" pin="2"/><net_sink comp="1927" pin=0"/></net>

<net id="1934"><net_src comp="479" pin="3"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1936"><net_src comp="1931" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1940"><net_src comp="495" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1945"><net_src comp="1179" pin="2"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1953"><net_src comp="1190" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1958"><net_src comp="1194" pin="2"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1963"><net_src comp="1202" pin="2"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1968"><net_src comp="1234" pin="2"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1970"><net_src comp="1965" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1974"><net_src comp="1240" pin="2"/><net_sink comp="1971" pin=0"/></net>

<net id="1975"><net_src comp="1971" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1979"><net_src comp="1250" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1983"><net_src comp="502" pin="3"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1988"><net_src comp="421" pin="7"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1993"><net_src comp="1269" pin="2"/><net_sink comp="1990" pin=0"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="2001"><net_src comp="1293" pin="1"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="2003"><net_src comp="1998" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="2004"><net_src comp="1998" pin="1"/><net_sink comp="1505" pin=1"/></net>

<net id="2008"><net_src comp="1296" pin="1"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="2013"><net_src comp="1299" pin="2"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="2021"><net_src comp="1310" pin="1"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="2026"><net_src comp="1323" pin="2"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="2028"><net_src comp="2023" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="2032"><net_src comp="1314" pin="2"/><net_sink comp="2029" pin=0"/></net>

<net id="2033"><net_src comp="2029" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="2037"><net_src comp="1332" pin="2"/><net_sink comp="2034" pin=0"/></net>

<net id="2038"><net_src comp="2034" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="2042"><net_src comp="1364" pin="2"/><net_sink comp="2039" pin=0"/></net>

<net id="2043"><net_src comp="2039" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="2044"><net_src comp="2039" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="2048"><net_src comp="1370" pin="2"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="2053"><net_src comp="1380" pin="2"/><net_sink comp="2050" pin=0"/></net>

<net id="2057"><net_src comp="1389" pin="2"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="2062"><net_src comp="333" pin="2"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="2067"><net_src comp="1398" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="2075"><net_src comp="1409" pin="1"/><net_sink comp="2072" pin=0"/></net>

<net id="2076"><net_src comp="2072" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="2080"><net_src comp="524" pin="3"/><net_sink comp="2077" pin=0"/></net>

<net id="2081"><net_src comp="2077" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="2085"><net_src comp="530" pin="3"/><net_sink comp="2082" pin=0"/></net>

<net id="2086"><net_src comp="2082" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="2090"><net_src comp="1432" pin="2"/><net_sink comp="2087" pin=0"/></net>

<net id="2091"><net_src comp="2087" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="2092"><net_src comp="2087" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="2096"><net_src comp="1441" pin="2"/><net_sink comp="2093" pin=0"/></net>

<net id="2097"><net_src comp="2093" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="2101"><net_src comp="385" pin="3"/><net_sink comp="2098" pin=0"/></net>

<net id="2102"><net_src comp="2098" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="2106"><net_src comp="1447" pin="2"/><net_sink comp="2103" pin=0"/></net>

<net id="2107"><net_src comp="2103" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="2111"><net_src comp="1457" pin="2"/><net_sink comp="2108" pin=0"/></net>

<net id="2115"><net_src comp="1466" pin="2"/><net_sink comp="2112" pin=0"/></net>

<net id="2116"><net_src comp="2112" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="2120"><net_src comp="543" pin="3"/><net_sink comp="2117" pin=0"/></net>

<net id="2121"><net_src comp="2117" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="2125"><net_src comp="344" pin="2"/><net_sink comp="2122" pin=0"/></net>

<net id="2126"><net_src comp="2122" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="2130"><net_src comp="1475" pin="1"/><net_sink comp="2127" pin=0"/></net>

<net id="2131"><net_src comp="2127" pin="1"/><net_sink comp="1587" pin=1"/></net>

<net id="2135"><net_src comp="1479" pin="1"/><net_sink comp="2132" pin=0"/></net>

<net id="2136"><net_src comp="2132" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="2140"><net_src comp="1482" pin="3"/><net_sink comp="2137" pin=0"/></net>

<net id="2141"><net_src comp="2137" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="2145"><net_src comp="1490" pin="4"/><net_sink comp="2142" pin=0"/></net>

<net id="2146"><net_src comp="2142" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="2150"><net_src comp="1499" pin="2"/><net_sink comp="2147" pin=0"/></net>

<net id="2151"><net_src comp="2147" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="2155"><net_src comp="1505" pin="2"/><net_sink comp="2152" pin=0"/></net>

<net id="2159"><net_src comp="550" pin="3"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="2164"><net_src comp="537" pin="3"/><net_sink comp="2161" pin=0"/></net>

<net id="2165"><net_src comp="2161" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="2169"><net_src comp="1519" pin="1"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="1548" pin=1"/></net>

<net id="2174"><net_src comp="1535" pin="2"/><net_sink comp="2171" pin=0"/></net>

<net id="2175"><net_src comp="2171" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="2176"><net_src comp="2171" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="2180"><net_src comp="1542" pin="2"/><net_sink comp="2177" pin=0"/></net>

<net id="2181"><net_src comp="2177" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="2185"><net_src comp="1548" pin="2"/><net_sink comp="2182" pin=0"/></net>

<net id="2189"><net_src comp="557" pin="3"/><net_sink comp="2186" pin=0"/></net>

<net id="2190"><net_src comp="2186" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="2194"><net_src comp="470" pin="7"/><net_sink comp="2191" pin=0"/></net>

<net id="2195"><net_src comp="2191" pin="1"/><net_sink comp="370" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {104 107 108 109 110 111 112 }
	Port: gmem2 | {64 67 68 69 70 71 72 112 115 116 117 118 119 120 }
 - Input state : 
	Port: fcc_combined : gmem | {2 3 4 5 6 7 8 10 12 13 14 15 16 17 18 20 23 24 25 26 27 28 29 31 90 91 92 93 94 95 96 98 }
	Port: fcc_combined : gmem2 | {37 38 39 40 41 42 43 45 78 79 80 81 82 83 84 86 }
	Port: fcc_combined : x | {1 }
	Port: fcc_combined : dx | {1 }
	Port: fcc_combined : wt | {1 }
	Port: fcc_combined : dwt | {1 }
	Port: fcc_combined : b | {1 }
	Port: fcc_combined : y | {1 }
	Port: fcc_combined : dy | {1 }
	Port: fcc_combined : xdim | {1 }
	Port: fcc_combined : ydim | {1 }
	Port: fcc_combined : fwprop | {1 }
  - Chain level:
	State 1
		br_ln37 : 1
		sext_ln37 : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln37 : 1
		icmp_ln37_1 : 1
		br_ln37 : 2
		trunc_ln38 : 1
	State 10
	State 11
		bbuf_V_addr : 1
		store_ln38 : 2
	State 12
		sext_ln41 : 1
		gmem_addr_1 : 2
		empty_44 : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		add_ln41 : 1
		icmp_ln41 : 1
		br_ln41 : 2
		trunc_ln42 : 1
	State 20
	State 21
		dybuf_V_addr : 1
		store_ln42 : 2
	State 22
		br_ln45 : 1
	State 23
		sext_ln45 : 1
		gmem_addr_2 : 2
		empty_46 : 3
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		add_ln45 : 1
		icmp_ln45_1 : 1
		br_ln45 : 2
		trunc_ln46 : 1
	State 31
	State 32
		xbuf_V_addr : 1
		store_ln46 : 2
	State 33
	State 34
		add_ln80 : 1
		icmp_ln80 : 1
		br_ln80 : 2
		empty_65 : 1
		empty_66 : 1
		mul_ln86 : 1
	State 35
	State 36
		mul_ln82 : 1
		empty_67 : 1
		trunc_ln7 : 2
		sext_ln81 : 3
		gmem2_addr : 4
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		add_ln81 : 1
		j_cast : 1
		icmp_ln81 : 2
		br_ln81 : 3
		trunc_ln82 : 1
		add_ln82 : 2
	State 45
	State 46
		dwbuf_V_addr : 1
		store_ln82 : 2
	State 47
	State 48
	State 49
		add_ln86_1 : 1
		j_1_cast : 1
		icmp_ln87 : 2
		icmp_ln86 : 1
		br_ln86 : 2
		add_ln86 : 1
		select_ln86 : 3
		trunc_ln86 : 2
		trunc_ln86_1 : 1
		select_ln86_2 : 3
		zext_ln1118_1 : 4
		mul_ln1118 : 5
		select_ln86_3 : 3
		trunc_ln1118 : 4
		add_ln87 : 4
	State 50
		dybuf_V_addr_1 : 1
		dybuf_V_load : 2
		dxbuf_V_addr_1 : 1
		xbuf_V_addr_1 : 1
		xbuf_V_load : 2
	State 51
		sext_ln86 : 1
		add_ln1118 : 1
		sext_ln1118_1 : 1
		mul_ln1192_1 : 2
	State 52
		zext_ln1118_2 : 1
		wbuf_V_addr : 2
		dwbuf_V_addr_1 : 2
		wbuf_V_load : 3
		lhs_2 : 3
	State 53
		sext_ln1118 : 1
		mul_ln1192 : 2
		lhs_3 : 1
		ret_V_1 : 2
	State 54
		trunc_ln708_1 : 1
		store_ln708 : 2
	State 55
		lhs_1 : 1
		ret_V : 2
	State 56
		trunc_ln2 : 1
		store_ln708 : 2
	State 57
	State 58
		add_ln93 : 1
		icmp_ln93 : 1
		br_ln93 : 2
		trunc_ln703 : 1
		zext_ln703 : 2
		dbbuf_V_addr : 3
		dbbuf_V_load : 4
		dybuf_V_addr_2 : 3
		dybuf_V_load_1 : 4
	State 59
		add_ln703 : 1
		store_ln703 : 2
	State 60
	State 61
		add_ln97 : 1
		icmp_ln97 : 1
		br_ln97 : 2
		empty_72 : 1
		empty_73 : 1
	State 62
	State 63
		mul_ln99 : 1
		empty_74 : 1
		trunc_ln6 : 2
		sext_ln98 : 3
		gmem2_addr_2 : 4
	State 64
	State 65
		add_ln98 : 1
		j_4_cast : 1
		icmp_ln98 : 2
		br_ln98 : 3
		trunc_ln99 : 1
		add_ln99 : 2
		zext_ln99_1 : 3
		dwbuf_V_addr_2 : 4
		dwbuf_V_load : 5
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		add_ln51 : 1
		i_3_cast : 1
		icmp_ln51 : 2
		br_ln51 : 3
		trunc_ln52 : 1
		zext_ln52 : 2
		dxbuf_V_addr : 3
		store_ln52 : 4
	State 74
	State 75
		add_ln55 : 1
		icmp_ln55 : 1
		br_ln55 : 2
		empty_52 : 1
		empty_53 : 1
		sext_ln66 : 1
		gmem_addr_3 : 2
	State 76
	State 77
		mul_ln57 : 1
		empty_54 : 1
		trunc_ln3 : 2
		sext_ln56 : 3
		gmem2_addr_1 : 4
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		add_ln56 : 1
		j_2_cast : 1
		icmp_ln56 : 2
		br_ln56 : 3
		trunc_ln57 : 1
		add_ln57 : 2
	State 86
	State 87
		wbuf_V_addr_1 : 1
		store_ln57 : 2
	State 88
	State 89
		add_ln62 : 1
		icmp_ln62 : 1
		br_ln62 : 2
		trunc_ln64 : 1
		zext_ln64 : 2
		bbuf_V_addr_1 : 3
		ybuf_V_addr : 3
		bbuf_V_load : 4
		sext_ln71 : 1
		gmem_addr_4 : 2
	State 90
		mul_ln1116 : 1
		store_ln64 : 1
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
		add_ln66 : 1
		j_3_cast : 1
		icmp_ln66 : 2
		br_ln66 : 3
		trunc_ln1116 : 1
		add_ln1116 : 2
	State 98
		wbuf_V_addr_2 : 1
		r_V : 2
	State 99
		sext_ln727 : 1
		mul_ln727 : 2
	State 100
	State 101
		ret_V_2 : 1
	State 102
		trunc_ln708_2 : 1
	State 103
	State 104
	State 105
		add_ln71 : 1
		icmp_ln71 : 1
		br_ln71 : 2
		trunc_ln72 : 1
		zext_ln72 : 2
		ybuf_V_addr_1 : 3
		ybuf_V_load : 4
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
		sext_ln106 : 1
		gmem2_addr_3 : 2
		empty_79 : 3
	State 113
		add_ln106 : 1
		icmp_ln106 : 1
		br_ln106 : 2
		trunc_ln107 : 1
		zext_ln107 : 2
		dxbuf_V_addr_2 : 3
		dxbuf_V_load : 4
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_931          |    0    |   141   |    48   |
|          |           grp_fu_942          |    0    |   165   |    50   |
|          |        mul_ln82_fu_951        |    0    |    0    |    33   |
|    mul   |          grp_fu_1194          |    0    |   141   |    48   |
|          |        mul_ln99_fu_1202       |    0    |    0    |    33   |
|          |          grp_fu_1314          |    0    |   141   |    48   |
|          |        mul_ln57_fu_1332       |    0    |    0    |    33   |
|          |       mul_ln1116_fu_1441      |    0    |    0    |    33   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln37_fu_814        |    0    |    0    |    38   |
|          |        add_ln41_fu_853        |    0    |    0    |    38   |
|          |        add_ln45_fu_891        |    0    |    0    |    38   |
|          |        add_ln80_fu_916        |    0    |    0    |    38   |
|          |        empty_67_fu_964        |    0    |    0    |    39   |
|          |        add_ln81_fu_989        |    0    |    0    |    38   |
|          |        add_ln82_fu_1008       |    0    |    0    |    12   |
|          |       add_ln86_1_fu_1017      |    0    |    0    |    70   |
|          |        add_ln86_fu_1037       |    0    |    0    |    38   |
|          |        add_ln87_fu_1083       |    0    |    0    |    38   |
|          |        add_ln93_fu_1151       |    0    |    0    |    38   |
|          |       add_ln703_fu_1172       |    0    |    0    |    23   |
|    add   |        add_ln97_fu_1179       |    0    |    0    |    38   |
|          |        empty_74_fu_1215       |    0    |    0    |    39   |
|          |        add_ln98_fu_1240       |    0    |    0    |    38   |
|          |        add_ln99_fu_1259       |    0    |    0    |    12   |
|          |        add_ln51_fu_1269       |    0    |    0    |    38   |
|          |        add_ln55_fu_1299       |    0    |    0    |    38   |
|          |        empty_54_fu_1345       |    0    |    0    |    39   |
|          |        add_ln56_fu_1370       |    0    |    0    |    38   |
|          |        add_ln57_fu_1389       |    0    |    0    |    12   |
|          |        add_ln62_fu_1398       |    0    |    0    |    38   |
|          |        add_ln66_fu_1447       |    0    |    0    |    38   |
|          |       add_ln1116_fu_1466      |    0    |    0    |    12   |
|          |        add_ln71_fu_1499       |    0    |    0    |    38   |
|          |       add_ln106_fu_1542       |    0    |    0    |    38   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln37_fu_785       |    0    |    0    |    18   |
|          |       icmp_ln37_1_fu_820      |    0    |    0    |    17   |
|          |        icmp_ln41_fu_859       |    0    |    0    |    17   |
|          |        icmp_ln45_fu_872       |    0    |    0    |    18   |
|          |       icmp_ln45_1_fu_897      |    0    |    0    |    17   |
|          |        icmp_ln80_fu_922       |    0    |    0    |    17   |
|          |        icmp_ln81_fu_999       |    0    |    0    |    18   |
|          |       icmp_ln87_fu_1027       |    0    |    0    |    18   |
|          |       icmp_ln86_fu_1032       |    0    |    0    |    28   |
|   icmp   |       icmp_ln93_fu_1157       |    0    |    0    |    17   |
|          |       icmp_ln97_fu_1185       |    0    |    0    |    17   |
|          |       icmp_ln98_fu_1250       |    0    |    0    |    18   |
|          |       icmp_ln51_fu_1279       |    0    |    0    |    18   |
|          |       icmp_ln55_fu_1305       |    0    |    0    |    17   |
|          |       icmp_ln56_fu_1380       |    0    |    0    |    18   |
|          |       icmp_ln62_fu_1404       |    0    |    0    |    17   |
|          |       icmp_ln66_fu_1457       |    0    |    0    |    18   |
|          |       icmp_ln71_fu_1505       |    0    |    0    |    17   |
|          |       icmp_ln106_fu_1548      |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln86_fu_1043      |    0    |    0    |    31   |
|  select  |     select_ln86_2_fu_1059     |    0    |    0    |    6    |
|          |     select_ln86_3_fu_1071     |    0    |    0    |    31   |
|----------|-------------------------------|---------|---------|---------|
|          |          grp_fu_1562          |    1    |    0    |    0    |
|  muladd  |          grp_fu_1570          |    1    |    0    |    0    |
|          |          grp_fu_1579          |    1    |    0    |    0    |
|          |          grp_fu_1587          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    fwprop_read_read_fu_208    |    0    |    0    |    0    |
|          |     ydim_read_read_fu_214     |    0    |    0    |    0    |
|          |     xdim_read_read_fu_220     |    0    |    0    |    0    |
|          |      dy_read_read_fu_226      |    0    |    0    |    0    |
|          |       y_read_read_fu_232      |    0    |    0    |    0    |
|          |       b_read_read_fu_238      |    0    |    0    |    0    |
|          |      dwt_read_read_fu_244     |    0    |    0    |    0    |
|   read   |      wt_read_read_fu_250      |    0    |    0    |    0    |
|          |      dx_read_read_fu_256      |    0    |    0    |    0    |
|          |       x_read_read_fu_262      |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_274  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_285 |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_296 |    0    |    0    |    0    |
|          |  gmem2_addr_read_read_fu_307  |    0    |    0    |    0    |
|          | gmem2_addr_1_read_read_fu_333 |    0    |    0    |    0    |
|          |  gmem_addr_3_read_read_fu_344 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_268      |    0    |    0    |    0    |
|          |       grp_readreq_fu_279      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_290      |    0    |    0    |    0    |
|          |       grp_readreq_fu_301      |    0    |    0    |    0    |
|          |       grp_readreq_fu_327      |    0    |    0    |    0    |
|          |       grp_readreq_fu_338      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      grp_writeresp_fu_312     |    0    |    0    |    0    |
| writeresp|      grp_writeresp_fu_349     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_364     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    write_ln99_write_fu_318    |    0    |    0    |    0    |
|   write  |    write_ln72_write_fu_355    |    0    |    0    |    0    |
|          |    write_ln107_write_fu_370   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_776          |    0    |    0    |    0    |
|          |        trunc_ln_fu_791        |    0    |    0    |    0    |
|          |        trunc_ln1_fu_833       |    0    |    0    |    0    |
|          |        trunc_ln7_fu_969       |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_1123     |    0    |    0    |    0    |
|partselect|       trunc_ln2_fu_1141       |    0    |    0    |    0    |
|          |       trunc_ln6_fu_1220       |    0    |    0    |    0    |
|          |       trunc_ln3_fu_1350       |    0    |    0    |    0    |
|          |       trunc_ln5_fu_1419       |    0    |    0    |    0    |
|          |     trunc_ln708_2_fu_1490     |    0    |    0    |    0    |
|          |       trunc_ln9_fu_1522       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln37_fu_801       |    0    |    0    |    0    |
|          |        sext_ln41_fu_842       |    0    |    0    |    0    |
|          |        sext_ln45_fu_877       |    0    |    0    |    0    |
|          |        sext_ln81_fu_979       |    0    |    0    |    0    |
|          |       sext_ln86_fu_1098       |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_1102     |    0    |    0    |    0    |
|   sext   |      sext_ln1118_fu_1111      |    0    |    0    |    0    |
|          |       sext_ln98_fu_1230       |    0    |    0    |    0    |
|          |       sext_ln66_fu_1319       |    0    |    0    |    0    |
|          |       sext_ln56_fu_1360       |    0    |    0    |    0    |
|          |       sext_ln71_fu_1428       |    0    |    0    |    0    |
|          |       sext_ln727_fu_1475      |    0    |    0    |    0    |
|          |      sext_ln727_1_fu_1479     |    0    |    0    |    0    |
|          |       sext_ln106_fu_1531      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln37_fu_811       |    0    |    0    |    0    |
|          |       trunc_ln38_fu_825       |    0    |    0    |    0    |
|          |       trunc_ln42_fu_864       |    0    |    0    |    0    |
|          |       trunc_ln45_fu_888       |    0    |    0    |    0    |
|          |       trunc_ln46_fu_902       |    0    |    0    |    0    |
|          |        empty_62_fu_910        |    0    |    0    |    0    |
|          |        empty_63_fu_913        |    0    |    0    |    0    |
|          |        empty_65_fu_927        |    0    |    0    |    0    |
|          |       trunc_ln82_fu_1004      |    0    |    0    |    0    |
|          |       trunc_ln86_fu_1051      |    0    |    0    |    0    |
|          |      trunc_ln86_1_fu_1055     |    0    |    0    |    0    |
|          |      trunc_ln1118_fu_1079     |    0    |    0    |    0    |
|   trunc  |      trunc_ln703_fu_1162      |    0    |    0    |    0    |
|          |        empty_72_fu_1190       |    0    |    0    |    0    |
|          |       trunc_ln99_fu_1255      |    0    |    0    |    0    |
|          |       trunc_ln52_fu_1284      |    0    |    0    |    0    |
|          |        empty_49_fu_1293       |    0    |    0    |    0    |
|          |        empty_50_fu_1296       |    0    |    0    |    0    |
|          |        empty_52_fu_1310       |    0    |    0    |    0    |
|          |       trunc_ln57_fu_1385      |    0    |    0    |    0    |
|          |       trunc_ln64_fu_1409      |    0    |    0    |    0    |
|          |      trunc_ln1116_fu_1462     |    0    |    0    |    0    |
|          |       trunc_ln72_fu_1510      |    0    |    0    |    0    |
|          |      trunc_ln106_fu_1519      |    0    |    0    |    0    |
|          |      trunc_ln107_fu_1553      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln38_fu_829       |    0    |    0    |    0    |
|          |        zext_ln42_fu_868       |    0    |    0    |    0    |
|          |        zext_ln46_fu_906       |    0    |    0    |    0    |
|          |        zext_ln86_fu_936       |    0    |    0    |    0    |
|          |       zext_ln86_1_fu_939      |    0    |    0    |    0    |
|          |        zext_ln82_fu_948       |    0    |    0    |    0    |
|          |         j_cast_fu_995         |    0    |    0    |    0    |
|          |      zext_ln82_1_fu_1013      |    0    |    0    |    0    |
|          |        j_1_cast_fu_1023       |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_1067     |    0    |    0    |    0    |
|          |      zext_ln86_2_fu_1089      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_1093      |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_1106     |    0    |    0    |    0    |
|   zext   |       zext_ln703_fu_1166      |    0    |    0    |    0    |
|          |       zext_ln99_fu_1199       |    0    |    0    |    0    |
|          |        j_4_cast_fu_1246       |    0    |    0    |    0    |
|          |      zext_ln99_1_fu_1264      |    0    |    0    |    0    |
|          |        i_3_cast_fu_1275       |    0    |    0    |    0    |
|          |       zext_ln52_fu_1288       |    0    |    0    |    0    |
|          |       zext_ln57_fu_1329       |    0    |    0    |    0    |
|          |        j_2_cast_fu_1376       |    0    |    0    |    0    |
|          |      zext_ln57_1_fu_1394      |    0    |    0    |    0    |
|          |       zext_ln64_fu_1413       |    0    |    0    |    0    |
|          |      zext_ln1116_fu_1438      |    0    |    0    |    0    |
|          |        j_3_cast_fu_1453       |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_1471     |    0    |    0    |    0    |
|          |       zext_ln72_fu_1514       |    0    |    0    |    0    |
|          |       zext_ln107_fu_1557      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_957          |    0    |    0    |    0    |
|          |         lhs_3_fu_1115         |    0    |    0    |    0    |
|bitconcatenate|         lhs_1_fu_1133         |    0    |    0    |    0    |
|          |         tmp_2_fu_1208         |    0    |    0    |    0    |
|          |         tmp_1_fu_1338         |    0    |    0    |    0    |
|          |         rhs_1_fu_1482         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |   588   |   1640  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| bbuf_V|    0   |   32   |   13   |
|dbbuf_V|    0   |   32   |   13   |
|dwbuf_V|    4   |    0   |    0   |
|dxbuf_V|    0   |   32   |   13   |
|dybuf_V|    0   |   32   |   13   |
| wbuf_V|    4   |    0   |    0   |
| xbuf_V|    0   |   32   |   13   |
| ybuf_V|    0   |   32   |   13   |
+-------+--------+--------+--------+
| Total |    8   |   192  |   78   |
+-------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln106_reg_2177    |   31   |
|    add_ln1116_reg_2112   |   12   |
|     add_ln37_reg_1679    |   31   |
|     add_ln41_reg_1704    |   31   |
|     add_ln45_reg_1738    |   31   |
|     add_ln51_reg_1990    |   31   |
|     add_ln55_reg_2010    |   31   |
|     add_ln56_reg_2045    |   31   |
|     add_ln57_reg_2054    |   12   |
|     add_ln62_reg_2064    |   31   |
|     add_ln66_reg_2103    |   31   |
|     add_ln71_reg_2147    |   31   |
|     add_ln80_reg_1771    |   31   |
|     add_ln81_reg_1810    |   31   |
|     add_ln82_reg_1819    |   12   |
|    add_ln86_1_reg_1834   |   63   |
|     add_ln87_reg_1864    |   31   |
|     add_ln93_reg_1922    |   31   |
|     add_ln97_reg_1942    |   31   |
|     add_ln98_reg_1971    |   31   |
|  bbuf_V_addr_1_reg_2077  |    6   |
|   bbuf_V_load_reg_2098   |   16   |
|   dbbuf_V_addr_reg_1931  |    6   |
|  dwbuf_V_addr_1_reg_1901 |   12   |
|  dwbuf_V_addr_2_reg_1980 |   12   |
|   dwbuf_V_load_reg_1985  |   16   |
|     dwt_read_reg_1642    |   32   |
|     dx_read_reg_1653     |   32   |
|  dxbuf_V_addr_1_reg_1874 |    6   |
|  dxbuf_V_addr_2_reg_2186 |    6   |
|   dxbuf_V_load_reg_2191  |   16   |
|     dy_read_reg_1632     |   32   |
|  dybuf_V_addr_1_reg_1869 |    6   |
|  dybuf_V_addr_2_reg_1937 |    6   |
|     empty_49_reg_1998    |   31   |
|     empty_50_reg_2005    |   31   |
|     empty_52_reg_2018    |    6   |
|     empty_53_reg_2029    |   31   |
|     empty_62_reg_1757    |   31   |
|     empty_63_reg_1765    |   31   |
|     empty_65_reg_1779    |    6   |
|     empty_66_reg_1794    |   31   |
|     empty_72_reg_1950    |    6   |
|     empty_73_reg_1955    |   31   |
|   fwprop_read_reg_1596   |    1   |
|gmem2_addr_1_read_reg_2059|   16   |
|   gmem2_addr_1_reg_2039  |   16   |
|   gmem2_addr_2_reg_1965  |   16   |
|   gmem2_addr_3_reg_2171  |   16   |
| gmem2_addr_read_reg_1824 |   16   |
|    gmem2_addr_reg_1804   |   16   |
| gmem_addr_1_read_reg_1718|   16   |
|   gmem_addr_1_reg_1698   |   16   |
| gmem_addr_2_read_reg_1752|   16   |
|   gmem_addr_2_reg_1727   |   16   |
| gmem_addr_3_read_reg_2122|   16   |
|   gmem_addr_3_reg_2023   |   16   |
|   gmem_addr_4_reg_2087   |   16   |
|  gmem_addr_read_reg_1693 |   16   |
|    gmem_addr_reg_1667    |   16   |
|       i_10_reg_664       |   31   |
|       i_11_reg_765       |   31   |
|        i_1_reg_575       |   31   |
|        i_2_reg_586       |   31   |
|        i_3_reg_687       |   31   |
|        i_4_reg_597       |   31   |
|        i_5_reg_698       |   31   |
|        i_6_reg_631       |   31   |
|        i_7_reg_721       |   31   |
|        i_8_reg_653       |   31   |
|        i_9_reg_754       |   31   |
|         i_reg_564        |   31   |
|    icmp_ln106_reg_2182   |    1   |
|   icmp_ln37_1_reg_1684   |    1   |
|    icmp_ln37_reg_1663    |    1   |
|    icmp_ln41_reg_1709    |    1   |
|   icmp_ln45_1_reg_1743   |    1   |
|    icmp_ln45_reg_1723    |    1   |
|    icmp_ln56_reg_2050    |    1   |
|    icmp_ln66_reg_2108    |    1   |
|    icmp_ln71_reg_2152    |    1   |
|    icmp_ln81_reg_1815    |    1   |
|    icmp_ln86_reg_1839    |    1   |
|    icmp_ln93_reg_1927    |    1   |
|    icmp_ln98_reg_1976    |    1   |
|  indvar_flatten_reg_620  |   63   |
|        j_1_reg_642       |   31   |
|        j_2_reg_710       |   31   |
|        j_3_reg_732       |   31   |
|        j_4_reg_676       |   31   |
|         j_reg_609        |   31   |
|      lhs_1_reg_1917      |   29   |
|      lhs_3_reg_1912      |   29   |
|    mul_ln1116_reg_2093   |   12   |
|     mul_ln57_reg_2034    |   12   |
|     mul_ln82_reg_1799    |   12   |
|     mul_ln86_reg_1829    |   63   |
|     mul_ln99_reg_1960    |   12   |
|      rhs_1_reg_2137      |   29   |
|        rhs_reg_743       |   16   |
|  select_ln86_2_reg_1843  |    6   |
|  select_ln86_3_reg_1853  |   31   |
|  sext_ln1118_1_reg_1891  |   29   |
|   sext_ln1118_reg_1907   |   29   |
|   sext_ln727_1_reg_2132  |   29   |
|    sext_ln727_reg_2127   |   29   |
|    sext_ln86_reg_1885    |   29   |
|   trunc_ln106_reg_2166   |   31   |
|   trunc_ln1118_reg_1858  |   12   |
|    trunc_ln37_reg_1673   |   31   |
|    trunc_ln38_reg_1688   |    6   |
|    trunc_ln42_reg_1713   |    6   |
|    trunc_ln45_reg_1733   |   31   |
|    trunc_ln46_reg_1747   |    6   |
|    trunc_ln64_reg_2072   |    6   |
|  trunc_ln708_2_reg_2142  |   16   |
|  wbuf_V_addr_2_reg_2117  |   12   |
|   wbuf_V_addr_reg_1896   |   12   |
|     wt_read_reg_1648     |   32   |
|      x_read_reg_1658     |   32   |
|  xbuf_V_addr_1_reg_1880  |    6   |
|    xdim_read_reg_1610    |   32   |
|      y_read_reg_1637     |   32   |
|  ybuf_V_addr_1_reg_2156  |    6   |
|   ybuf_V_addr_reg_2082   |    6   |
|   ybuf_V_load_reg_2161   |   16   |
|    ydim_read_reg_1600    |   32   |
|  zext_ln1118_1_reg_1848  |   12   |
|   zext_ln86_1_reg_1789   |   63   |
|    zext_ln86_reg_1784    |   63   |
+--------------------------+--------+
|           Total          |  2775  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_279  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_290  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_312 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_349 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_364 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_364 |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_385  |  p0  |   3  |   6  |   18   ||    14   |
|   grp_access_fu_397  |  p0  |   5  |   6  |   30   ||    25   |
|   grp_access_fu_409  |  p0  |   3  |   6  |   18   ||    14   |
|   grp_access_fu_421  |  p0  |   2  |  12  |   24   ||    9    |
|   grp_access_fu_421  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_421  |  p2  |   4  |   0  |    0   ||    20   |
|   grp_access_fu_459  |  p0  |   5  |  12  |   60   ||    25   |
|   grp_access_fu_470  |  p0  |   2  |   6  |   12   ||    9    |
|   grp_access_fu_470  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_470  |  p2  |   3  |   0  |    0   ||    14   |
|   grp_access_fu_485  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_537  |  p0  |   3  |   6  |   18   ||    14   |
|   grp_access_fu_537  |  p1  |   2  |  16  |   32   ||    9    |
|      i_4_reg_597     |  p0  |   2  |  31  |   62   ||    9    |
|     i_10_reg_664     |  p0  |   2  |  31  |   62   ||    9    |
|      i_5_reg_698     |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_942      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_942      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_1562     |  p0  |   2  |   6  |   12   ||    9    |
|      grp_fu_1562     |  p1  |   2  |  12  |   24   ||    9    |
|      grp_fu_1570     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1570     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_1579     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1587     |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_1587     |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   934  || 51.0175 ||   330   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   588  |  1640  |
|   Memory  |    8   |    -   |    -   |   192  |   78   |
|Multiplexer|    -   |    -   |   51   |    -   |   330  |
|  Register |    -   |    -   |    -   |  2775  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    4   |   51   |  3555  |  2048  |
+-----------+--------+--------+--------+--------+--------+
