/****************************************************************************************************
 * AArch64 GIC system registers
 ****************************************************************************************************/
#ifndef GIC_SYSTEM__H__
#define GIC_SYSTEM__H__

/****************************************************************************************************
 * ICC_AP0R0_EL1:       RW, 32bit, Active Priorities 0 Register 0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_AP1R0_EL1:       RW, 32bit, Active Priorities 1 Register 0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_ASGI1R_EL1:      RO, 64bit, Alternate SGI Generation Register 1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_BPR0_EL1:        RW, 32bit, Binary Point Register 0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_BPR1_EL1:        RW, 32bit, Binary Point Register 1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_CTLR_EL1:        RW, 32bit, Interrupt Control Register for EL1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_CTLR_EL3:        RW, 32bit, Interrupt Control Register for EL3
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_DIR_EL1:         WO, 32bit, Deactivate Interrupt Register
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_EOIR0_EL1:       WO, 32bit, End Of Interrupt Register 0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_EOIR1_EL1:       WO, 32bit, End Of Interrupt Register 1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_HPPIR0_EL1:      RO, 32bit, Highest Priority Pending Interrupt Register 0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_HPPIR1_EL1:      RO, 32bit, Highest Priority Pending Interrupt Register 1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_IAR0_EL1:        RO, 32bit, Interrupt Acknowledge Register 0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_IAR1_EL1:        RO, 32bit, Interrupt Acknowledge Register 1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_IGRPEN0_EL1:     RW, 32bit, Interrupt Group Enable Register 0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_IGRPEN1_EL1:     RW, 32bit, Interrupt Group Enable Register 1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_IGRPEN1_EL3:     RW, 32bit, Interrupt Group Enable Register 1 for EL3
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_PMR_EL1:         RW, 32bit, Priority Mask Register
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_RPR_EL1:         RO, 32bit, Running Priority Register
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * CC_SGI0R_EL1:        WO, 64bit, SGI Generation Register 0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * CC_SGI1R_EL1:        WO, 64bit, SGI Generation Register 1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_SRE_EL1:         RW, 32bit, System Register Enable Register for EL1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_SRE_EL2:         RW, 32bit, System Register Enable Register for EL2
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICC_SRE_EL3:         RW, 32bit, System Register Enable Register for EL3
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_AP0R0_EL2:       RW, 32bit, Interrupt Controller Hyp Active Priorities Register (0,0)
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_AP1R0_EL2:       RW, 32bit, Interrupt Controller Hyp Active Priorities Register (1,0)
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_EISR_EL2:        RO, 32bit, Interrupt Controller End of Interrupt Status Register
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_ELRSR_EL2:       RO, 32bit, Interrupt Controller Empty List Register Status Register
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_HCR_EL2:         RW, 32bit, Interrupt Controller Hyp Control Register
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_LR0_EL2:         RW, 64bit, Interrupt Controller List Register 0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_LR1_EL2:         RW, 64bit, Interrupt Controller List Register 1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_LR2_EL2:         RW, 64bit, Interrupt Controller List Register 2
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_LR3_EL2:         RW, 64bit, Interrupt Controller List Register 3
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_MISR_EL2:        RO, 32bit, Interrupt Controller Maintenance Interrupt State Register
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_VMCR_EL2:        RW, 32bit, Interrupt Controller Virtual Machine Control Register
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * ICH_VTR_EL2:         RO, 32bit, Interrupt Controller VGIC Type Register
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

#endif  /* !GIC_SYSTEM__H__ */
