// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.h"
#include "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.h"
#include "relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.h"
#include "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.h"
#include "sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.h"
#include "fifo_w18_d2_A.h"
#include "fifo_w17_d2_A.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 10
    sc_in< sc_lv<2160> > layer1_input_V;
    sc_out< sc_lv<18> > layer6_out_0_V;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > layer1_input_V_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > layer6_out_0_V_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s* gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0;
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s* dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0;
    relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s* relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0;
    dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s* dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0;
    sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s* sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0;
    fifo_w18_d2_A* layer2_out_0_V_U;
    fifo_w18_d2_A* layer2_out_1_V_U;
    fifo_w18_d2_A* layer2_out_2_V_U;
    fifo_w18_d2_A* layer2_out_3_V_U;
    fifo_w18_d2_A* layer2_out_4_V_U;
    fifo_w18_d2_A* layer3_out_0_V_U;
    fifo_w18_d2_A* layer3_out_1_V_U;
    fifo_w18_d2_A* layer3_out_2_V_U;
    fifo_w18_d2_A* layer3_out_3_V_U;
    fifo_w18_d2_A* layer3_out_4_V_U;
    fifo_w17_d2_A* layer4_out_0_V_U;
    fifo_w17_d2_A* layer4_out_1_V_U;
    fifo_w17_d2_A* layer4_out_2_V_U;
    fifo_w17_d2_A* layer4_out_3_V_U;
    fifo_w17_d2_A* layer4_out_4_V_U;
    fifo_w18_d2_A* layer5_out_0_V_U;
    sc_signal< sc_logic > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_start;
    sc_signal< sc_logic > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_done;
    sc_signal< sc_logic > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue;
    sc_signal< sc_logic > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_idle;
    sc_signal< sc_logic > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_ready;
    sc_signal< sc_lv<18> > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_0;
    sc_signal< sc_lv<18> > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_1;
    sc_signal< sc_lv<18> > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_2;
    sc_signal< sc_lv<18> > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_3;
    sc_signal< sc_lv<18> > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_layer2_out_4_V;
    sc_signal< sc_logic > layer2_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_3_V;
    sc_signal< sc_logic > layer2_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_2_V;
    sc_signal< sc_logic > layer2_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_1_V;
    sc_signal< sc_logic > layer2_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_0_V;
    sc_signal< sc_logic > layer2_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_0_V;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_start;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_done;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_ready;
    sc_signal< sc_lv<18> > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_0;
    sc_signal< sc_lv<18> > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_1;
    sc_signal< sc_lv<18> > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_2;
    sc_signal< sc_lv<18> > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_3;
    sc_signal< sc_lv<18> > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_layer3_out_4_V;
    sc_signal< sc_logic > layer3_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_3_V;
    sc_signal< sc_logic > layer3_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_2_V;
    sc_signal< sc_logic > layer3_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_1_V;
    sc_signal< sc_logic > layer3_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_0_V;
    sc_signal< sc_logic > layer3_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_0_V;
    sc_signal< sc_logic > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_start;
    sc_signal< sc_logic > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_done;
    sc_signal< sc_logic > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue;
    sc_signal< sc_logic > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_idle;
    sc_signal< sc_logic > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_ready;
    sc_signal< sc_lv<17> > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_0;
    sc_signal< sc_lv<17> > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_1;
    sc_signal< sc_lv<17> > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_2;
    sc_signal< sc_lv<17> > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_3;
    sc_signal< sc_lv<17> > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_return_4;
    sc_signal< sc_logic > ap_channel_done_layer4_out_4_V;
    sc_signal< sc_logic > layer4_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_3_V;
    sc_signal< sc_logic > layer4_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_2_V;
    sc_signal< sc_logic > layer4_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_1_V;
    sc_signal< sc_logic > layer4_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_0_V;
    sc_signal< sc_logic > layer4_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_0_V;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_start;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_done;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_ready;
    sc_signal< sc_lv<18> > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_return;
    sc_signal< sc_logic > ap_channel_done_layer5_out_0_V;
    sc_signal< sc_logic > layer5_out_0_V_full_n;
    sc_signal< sc_logic > sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_start;
    sc_signal< sc_logic > sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_done;
    sc_signal< sc_logic > sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_continue;
    sc_signal< sc_logic > sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_idle;
    sc_signal< sc_logic > sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_ready;
    sc_signal< sc_lv<18> > sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_res_V;
    sc_signal< sc_logic > sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_res_V_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_lv<18> > layer2_out_0_V_dout;
    sc_signal< sc_logic > layer2_out_0_V_empty_n;
    sc_signal< sc_lv<18> > layer2_out_1_V_dout;
    sc_signal< sc_logic > layer2_out_1_V_empty_n;
    sc_signal< sc_lv<18> > layer2_out_2_V_dout;
    sc_signal< sc_logic > layer2_out_2_V_empty_n;
    sc_signal< sc_lv<18> > layer2_out_3_V_dout;
    sc_signal< sc_logic > layer2_out_3_V_empty_n;
    sc_signal< sc_lv<18> > layer2_out_4_V_dout;
    sc_signal< sc_logic > layer2_out_4_V_empty_n;
    sc_signal< sc_lv<18> > layer3_out_0_V_dout;
    sc_signal< sc_logic > layer3_out_0_V_empty_n;
    sc_signal< sc_lv<18> > layer3_out_1_V_dout;
    sc_signal< sc_logic > layer3_out_1_V_empty_n;
    sc_signal< sc_lv<18> > layer3_out_2_V_dout;
    sc_signal< sc_logic > layer3_out_2_V_empty_n;
    sc_signal< sc_lv<18> > layer3_out_3_V_dout;
    sc_signal< sc_logic > layer3_out_3_V_empty_n;
    sc_signal< sc_lv<18> > layer3_out_4_V_dout;
    sc_signal< sc_logic > layer3_out_4_V_empty_n;
    sc_signal< sc_lv<17> > layer4_out_0_V_dout;
    sc_signal< sc_logic > layer4_out_0_V_empty_n;
    sc_signal< sc_lv<17> > layer4_out_1_V_dout;
    sc_signal< sc_logic > layer4_out_1_V_empty_n;
    sc_signal< sc_lv<17> > layer4_out_2_V_dout;
    sc_signal< sc_logic > layer4_out_2_V_empty_n;
    sc_signal< sc_lv<17> > layer4_out_3_V_dout;
    sc_signal< sc_logic > layer4_out_3_V_empty_n;
    sc_signal< sc_lv<17> > layer4_out_4_V_dout;
    sc_signal< sc_logic > layer4_out_4_V_empty_n;
    sc_signal< sc_lv<18> > layer5_out_0_V_dout;
    sc_signal< sc_logic > layer5_out_0_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_start_full_n;
    sc_signal< sc_logic > gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_start_write;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_start_write;
    sc_signal< sc_logic > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_start_full_n;
    sc_signal< sc_logic > relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_start_write;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_start_write;
    sc_signal< sc_logic > sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_start_full_n;
    sc_signal< sc_logic > sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_start_write;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_channel_done_layer2_out_0_V();
    void thread_ap_channel_done_layer2_out_1_V();
    void thread_ap_channel_done_layer2_out_2_V();
    void thread_ap_channel_done_layer2_out_3_V();
    void thread_ap_channel_done_layer2_out_4_V();
    void thread_ap_channel_done_layer3_out_0_V();
    void thread_ap_channel_done_layer3_out_1_V();
    void thread_ap_channel_done_layer3_out_2_V();
    void thread_ap_channel_done_layer3_out_3_V();
    void thread_ap_channel_done_layer3_out_4_V();
    void thread_ap_channel_done_layer4_out_0_V();
    void thread_ap_channel_done_layer4_out_1_V();
    void thread_ap_channel_done_layer4_out_2_V();
    void thread_ap_channel_done_layer4_out_3_V();
    void thread_ap_channel_done_layer4_out_4_V();
    void thread_ap_channel_done_layer5_out_0_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_layer2_out_0_V();
    void thread_ap_sync_channel_write_layer2_out_1_V();
    void thread_ap_sync_channel_write_layer2_out_2_V();
    void thread_ap_sync_channel_write_layer2_out_3_V();
    void thread_ap_sync_channel_write_layer2_out_4_V();
    void thread_ap_sync_channel_write_layer3_out_0_V();
    void thread_ap_sync_channel_write_layer3_out_1_V();
    void thread_ap_sync_channel_write_layer3_out_2_V();
    void thread_ap_sync_channel_write_layer3_out_3_V();
    void thread_ap_sync_channel_write_layer3_out_4_V();
    void thread_ap_sync_channel_write_layer4_out_0_V();
    void thread_ap_sync_channel_write_layer4_out_1_V();
    void thread_ap_sync_channel_write_layer4_out_2_V();
    void thread_ap_sync_channel_write_layer4_out_3_V();
    void thread_ap_sync_channel_write_layer4_out_4_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_continue();
    void thread_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_ap_start();
    void thread_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_start_full_n();
    void thread_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0_start_write();
    void thread_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_continue();
    void thread_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_ap_start();
    void thread_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_start_full_n();
    void thread_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0_start_write();
    void thread_gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_continue();
    void thread_gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_ap_start();
    void thread_gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_start_full_n();
    void thread_gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0_start_write();
    void thread_layer6_out_0_V();
    void thread_layer6_out_0_V_ap_vld();
    void thread_relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_continue();
    void thread_relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_ap_start();
    void thread_relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_start_full_n();
    void thread_relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0_start_write();
    void thread_sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_continue();
    void thread_sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_ap_start();
    void thread_sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_start_full_n();
    void thread_sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
