

================================================================
== Vivado HLS Report for 'gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s'
================================================================
* Date:           Wed Feb 28 00:41:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.273 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      221|      221| 1.105 us | 1.105 us |  221|  221|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159  |gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s  |        8|        8| 40.000 ns | 40.000 ns |    8|    8|   none  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      220|      220|        11|          -|          -|    20|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|    13167|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       30|   1297|    16567|    42074|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      485|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       30|   1297|    17052|    55295|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|     42|        1|       12|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |     10|    ~0   |        3|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-------+-------+-----+
    |grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159  |gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s  |       30|   1297|  16567|  42074|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                    |                                                              |       30|   1297|  16567|  42074|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+------+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+------+------------+------------+
    |add_ln203_1_fu_385_p2   |     +    |      0|  0|     8|           2|           8|
    |add_ln203_2_fu_431_p2   |     +    |      0|  0|     8|           3|           8|
    |add_ln203_3_fu_477_p2   |     +    |      0|  0|     8|           3|           8|
    |add_ln203_4_fu_273_p2   |     +    |      0|  0|    12|          12|          12|
    |add_ln203_5_fu_319_p2   |     +    |      0|  0|    12|          12|          12|
    |add_ln203_6_fu_365_p2   |     +    |      0|  0|    12|          12|          12|
    |add_ln203_7_fu_411_p2   |     +    |      0|  0|    12|          12|          12|
    |add_ln203_8_fu_457_p2   |     +    |      0|  0|    12|          12|          12|
    |add_ln203_9_fu_503_p2   |     +    |      0|  0|    12|          12|          12|
    |add_ln203_fu_339_p2     |     +    |      0|  0|     8|           2|           8|
    |iloop_fu_221_p2         |     +    |      0|  0|     6|           5|           1|
    |sub_ln203_fu_247_p2     |     -    |      0|  0|     8|           8|           8|
    |ap_block_state2         |    and   |      0|  0|     2|           1|           1|
    |icmp_ln487_fu_215_p2    |   icmp   |      0|  0|    11|           5|           5|
    |lshr_ln203_1_fu_329_p2  |   lshr   |      0|  0|  2171|        2160|        2160|
    |lshr_ln203_2_fu_375_p2  |   lshr   |      0|  0|  2171|        2160|        2160|
    |lshr_ln203_3_fu_421_p2  |   lshr   |      0|  0|  2171|        2160|        2160|
    |lshr_ln203_4_fu_467_p2  |   lshr   |      0|  0|  2171|        2160|        2160|
    |lshr_ln203_5_fu_513_p2  |   lshr   |      0|  0|  2171|        2160|        2160|
    |lshr_ln203_fu_283_p2    |   lshr   |      0|  0|  2171|        2160|        2160|
    |ap_block_state1         |    or    |      0|  0|     2|           1|           1|
    |or_ln203_fu_293_p2      |    or    |      0|  0|     8|           8|           1|
    +------------------------+----------+-------+---+------+------------+------------+
    |Total                   |          |      0|  0| 13167|       13070|       13081|
    +------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  27|          5|    1|          5|
    |ap_done          |   9|          2|    1|          2|
    |data_V_blk_n     |   9|          2|    1|          2|
    |iloop_0_reg_148  |   9|          2|    5|         10|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  54|         11|    8|         19|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                             |   4|   0|    4|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |data_in_0_V_reg_931                                                                   |  18|   0|   18|          0|
    |data_in_1_V_reg_936                                                                   |  18|   0|   18|          0|
    |data_in_2_V_reg_941                                                                   |  18|   0|   18|          0|
    |data_in_3_V_reg_946                                                                   |  18|   0|   18|          0|
    |data_in_4_V_reg_951                                                                   |  18|   0|   18|          0|
    |data_in_5_V_reg_956                                                                   |  18|   0|   18|          0|
    |grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |h_state_V114_0                                                                        |  18|   0|   18|          0|
    |h_state_V114_1                                                                        |  18|   0|   18|          0|
    |h_state_V114_10                                                                       |  18|   0|   18|          0|
    |h_state_V114_11                                                                       |  18|   0|   18|          0|
    |h_state_V114_12                                                                       |  18|   0|   18|          0|
    |h_state_V114_13                                                                       |  18|   0|   18|          0|
    |h_state_V114_14                                                                       |  18|   0|   18|          0|
    |h_state_V114_15                                                                       |  18|   0|   18|          0|
    |h_state_V114_16                                                                       |  18|   0|   18|          0|
    |h_state_V114_17                                                                       |  18|   0|   18|          0|
    |h_state_V114_18                                                                       |  18|   0|   18|          0|
    |h_state_V114_19                                                                       |  18|   0|   18|          0|
    |h_state_V114_2                                                                        |  18|   0|   18|          0|
    |h_state_V114_3                                                                        |  18|   0|   18|          0|
    |h_state_V114_4                                                                        |  18|   0|   18|          0|
    |h_state_V114_5                                                                        |  18|   0|   18|          0|
    |h_state_V114_6                                                                        |  18|   0|   18|          0|
    |h_state_V114_7                                                                        |  18|   0|   18|          0|
    |h_state_V114_8                                                                        |  18|   0|   18|          0|
    |h_state_V114_9                                                                        |  18|   0|   18|          0|
    |iloop_0_reg_148                                                                       |   5|   0|    5|          0|
    |iloop_reg_926                                                                         |   5|   0|    5|          0|
    |reset_state_0_reg_134                                                                 |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 485|   0|  485|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+------+------------+------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits |  Protocol  |                              Source Object                             |    C Type    |
+---------------+-----+------+------------+------------------------------------------------------------------------+--------------+
|ap_clk         |  in |     1| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_rst         |  in |     1| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_start       |  in |     1| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_done        | out |     1| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_continue    |  in |     1| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_idle        | out |     1| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_ready       | out |     1| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_0    | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_1    | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_2    | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_3    | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_4    | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_5    | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_6    | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_7    | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_8    | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_9    | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_10   | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_11   | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_12   | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_13   | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_14   | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_15   | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_16   | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_17   | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_18   | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|ap_return_19   | out |    18| ap_ctrl_hs | gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2> | return value |
|data_V         |  in |  2160|   ap_vld   |                                 data_V                                 |    pointer   |
|data_V_ap_vld  |  in |     1|   ap_vld   |                                 data_V                                 |    pointer   |
+---------------+-----+------+------------+------------------------------------------------------------------------+--------------+

