{
  "module_name": "desc.h",
  "hash_id": "f029e281d5cdc3433ad330de77bdb0dc8c320daeb010a7213b785616679e4cae",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath5k/desc.h",
  "human_readable_source": " \n\n \n\n \nstruct ath5k_hw_rx_ctl {\n\tu32\trx_control_0;\n\tu32\trx_control_1;\n} __packed __aligned(4);\n\n \n#define AR5K_DESC_RX_CTL1_BUF_LEN\t\t0x00000fff  \n#define AR5K_DESC_RX_CTL1_INTREQ\t\t0x00002000  \n\n \nstruct ath5k_hw_rx_status {\n\tu32\trx_status_0;\n\tu32\trx_status_1;\n} __packed __aligned(4);\n\n \n \n#define AR5K_5210_RX_DESC_STATUS0_DATA_LEN\t\t0x00000fff  \n#define AR5K_5210_RX_DESC_STATUS0_MORE\t\t\t0x00001000  \n#define AR5K_5210_RX_DESC_STATUS0_RECEIVE_ANT_5210\t0x00004000  \n#define AR5K_5210_RX_DESC_STATUS0_RECEIVE_RATE\t\t0x00078000  \n#define AR5K_5210_RX_DESC_STATUS0_RECEIVE_RATE_S\t15\n#define AR5K_5210_RX_DESC_STATUS0_RECEIVE_SIGNAL\t0x07f80000  \n#define AR5K_5210_RX_DESC_STATUS0_RECEIVE_SIGNAL_S\t19\n#define AR5K_5210_RX_DESC_STATUS0_RECEIVE_ANT_5211\t0x38000000  \n#define AR5K_5210_RX_DESC_STATUS0_RECEIVE_ANT_5211_S\t27\n\n \n#define AR5K_5210_RX_DESC_STATUS1_DONE\t\t\t0x00000001  \n#define AR5K_5210_RX_DESC_STATUS1_FRAME_RECEIVE_OK\t0x00000002  \n#define AR5K_5210_RX_DESC_STATUS1_CRC_ERROR\t\t0x00000004  \n#define AR5K_5210_RX_DESC_STATUS1_FIFO_OVERRUN_5210\t0x00000008  \n#define AR5K_5210_RX_DESC_STATUS1_DECRYPT_CRC_ERROR\t0x00000010  \n#define AR5K_5210_RX_DESC_STATUS1_PHY_ERROR\t\t0x000000e0  \n#define AR5K_5210_RX_DESC_STATUS1_PHY_ERROR_S\t\t5\n#define AR5K_5210_RX_DESC_STATUS1_KEY_INDEX_VALID\t0x00000100  \n#define AR5K_5210_RX_DESC_STATUS1_KEY_INDEX\t\t0x00007e00  \n#define AR5K_5210_RX_DESC_STATUS1_KEY_INDEX_S\t\t9\n#define AR5K_5210_RX_DESC_STATUS1_RECEIVE_TIMESTAMP\t0x0fff8000  \n#define AR5K_5210_RX_DESC_STATUS1_RECEIVE_TIMESTAMP_S\t15\n#define AR5K_5210_RX_DESC_STATUS1_KEY_CACHE_MISS\t0x10000000  \n\n \n \n#define AR5K_5212_RX_DESC_STATUS0_DATA_LEN\t\t0x00000fff  \n#define AR5K_5212_RX_DESC_STATUS0_MORE\t\t\t0x00001000  \n#define AR5K_5212_RX_DESC_STATUS0_DECOMP_CRC_ERROR\t0x00002000  \n#define AR5K_5212_RX_DESC_STATUS0_RECEIVE_RATE\t\t0x000f8000  \n#define AR5K_5212_RX_DESC_STATUS0_RECEIVE_RATE_S\t15\n#define AR5K_5212_RX_DESC_STATUS0_RECEIVE_SIGNAL\t0x0ff00000  \n#define AR5K_5212_RX_DESC_STATUS0_RECEIVE_SIGNAL_S\t20\n#define AR5K_5212_RX_DESC_STATUS0_RECEIVE_ANTENNA\t0xf0000000  \n#define AR5K_5212_RX_DESC_STATUS0_RECEIVE_ANTENNA_S\t28\n\n \n#define AR5K_5212_RX_DESC_STATUS1_DONE\t\t\t0x00000001  \n#define AR5K_5212_RX_DESC_STATUS1_FRAME_RECEIVE_OK\t0x00000002  \n#define AR5K_5212_RX_DESC_STATUS1_CRC_ERROR\t\t0x00000004  \n#define AR5K_5212_RX_DESC_STATUS1_DECRYPT_CRC_ERROR\t0x00000008  \n#define AR5K_5212_RX_DESC_STATUS1_PHY_ERROR\t\t0x00000010  \n#define AR5K_5212_RX_DESC_STATUS1_MIC_ERROR\t\t0x00000020  \n#define AR5K_5212_RX_DESC_STATUS1_KEY_INDEX_VALID\t0x00000100  \n#define AR5K_5212_RX_DESC_STATUS1_KEY_INDEX\t\t0x0000fe00  \n#define AR5K_5212_RX_DESC_STATUS1_KEY_INDEX_S\t\t9\n#define AR5K_5212_RX_DESC_STATUS1_RECEIVE_TIMESTAMP\t0x7fff0000  \n#define AR5K_5212_RX_DESC_STATUS1_RECEIVE_TIMESTAMP_S\t16\n#define AR5K_5212_RX_DESC_STATUS1_KEY_CACHE_MISS\t0x80000000  \n#define AR5K_5212_RX_DESC_STATUS1_PHY_ERROR_CODE\t0x0000ff00  \n#define AR5K_5212_RX_DESC_STATUS1_PHY_ERROR_CODE_S\t8\n\n \nenum ath5k_phy_error_code {\n\tAR5K_RX_PHY_ERROR_UNDERRUN\t\t= 0,\n\tAR5K_RX_PHY_ERROR_TIMING\t\t= 1,\n\tAR5K_RX_PHY_ERROR_PARITY\t\t= 2,\n\tAR5K_RX_PHY_ERROR_RATE\t\t\t= 3,\n\tAR5K_RX_PHY_ERROR_LENGTH\t\t= 4,\n\tAR5K_RX_PHY_ERROR_RADAR\t\t\t= 5,\n\tAR5K_RX_PHY_ERROR_SERVICE\t\t= 6,\n\tAR5K_RX_PHY_ERROR_TOR\t\t\t= 7,\n\tAR5K_RX_PHY_ERROR_OFDM_TIMING\t\t= 17,\n\tAR5K_RX_PHY_ERROR_OFDM_SIGNAL_PARITY\t= 18,\n\tAR5K_RX_PHY_ERROR_OFDM_RATE_ILLEGAL\t= 19,\n\tAR5K_RX_PHY_ERROR_OFDM_LENGTH_ILLEGAL\t= 20,\n\tAR5K_RX_PHY_ERROR_OFDM_POWER_DROP\t= 21,\n\tAR5K_RX_PHY_ERROR_OFDM_SERVICE\t\t= 22,\n\tAR5K_RX_PHY_ERROR_OFDM_RESTART\t\t= 23,\n\tAR5K_RX_PHY_ERROR_CCK_TIMING\t\t= 25,\n\tAR5K_RX_PHY_ERROR_CCK_HEADER_CRC\t= 26,\n\tAR5K_RX_PHY_ERROR_CCK_RATE_ILLEGAL\t= 27,\n\tAR5K_RX_PHY_ERROR_CCK_SERVICE\t\t= 30,\n\tAR5K_RX_PHY_ERROR_CCK_RESTART\t\t= 31,\n};\n\n \nstruct ath5k_hw_2w_tx_ctl {\n\tu32\ttx_control_0;\n\tu32\ttx_control_1;\n} __packed __aligned(4);\n\n \n#define AR5K_2W_TX_DESC_CTL0_FRAME_LEN\t\t0x00000fff  \n#define AR5K_2W_TX_DESC_CTL0_HEADER_LEN_5210\t0x0003f000  \n#define AR5K_2W_TX_DESC_CTL0_HEADER_LEN_5210_S\t12\n#define AR5K_2W_TX_DESC_CTL0_XMIT_RATE\t\t0x003c0000  \n#define AR5K_2W_TX_DESC_CTL0_XMIT_RATE_S\t18\n#define AR5K_2W_TX_DESC_CTL0_RTSENA\t\t0x00400000  \n#define AR5K_2W_TX_DESC_CTL0_LONG_PACKET_5210\t0x00800000  \n#define AR5K_2W_TX_DESC_CTL0_VEOL_5211\t\t0x00800000  \n#define AR5K_2W_TX_DESC_CTL0_CLRDMASK\t\t0x01000000  \n#define AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_5210\t0x02000000  \n#define AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_5211\t0x1e000000  \n#define AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT\t\t\t\\\n\t\t(ah->ah_version == AR5K_AR5210 ?\t\t\\\n\t\tAR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_5210 :\t\\\n\t\tAR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_5211)\n#define AR5K_2W_TX_DESC_CTL0_ANT_MODE_XMIT_S\t25\n#define AR5K_2W_TX_DESC_CTL0_FRAME_TYPE_5210\t0x1c000000  \n#define AR5K_2W_TX_DESC_CTL0_FRAME_TYPE_5210_S\t26\n#define AR5K_2W_TX_DESC_CTL0_INTREQ\t\t0x20000000  \n#define AR5K_2W_TX_DESC_CTL0_ENCRYPT_KEY_VALID\t0x40000000  \n\n \n#define AR5K_2W_TX_DESC_CTL1_BUF_LEN\t\t0x00000fff  \n#define AR5K_2W_TX_DESC_CTL1_MORE\t\t0x00001000  \n#define AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_5210\t0x0007e000  \n#define AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_5211\t0x000fe000  \n#define AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX\t\t\t\t\\\n\t\t\t(ah->ah_version == AR5K_AR5210 ?\t\t\\\n\t\t\tAR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_5210 :\t\t\\\n\t\t\tAR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_5211)\n#define AR5K_2W_TX_DESC_CTL1_ENC_KEY_IDX_S\t13\n#define AR5K_2W_TX_DESC_CTL1_FRAME_TYPE_5211\t0x00700000  \n#define AR5K_2W_TX_DESC_CTL1_FRAME_TYPE_5211_S\t20\n#define AR5K_2W_TX_DESC_CTL1_NOACK_5211\t\t0x00800000  \n#define AR5K_2W_TX_DESC_CTL1_RTS_DURATION_5210\t0xfff80000  \n\n \n#define AR5K_AR5210_TX_DESC_FRAME_TYPE_NORMAL\t0\n#define AR5K_AR5210_TX_DESC_FRAME_TYPE_ATIM\t1\n#define AR5K_AR5210_TX_DESC_FRAME_TYPE_PSPOLL\t2\n#define AR5K_AR5210_TX_DESC_FRAME_TYPE_NO_DELAY\t3\n#define AR5K_AR5211_TX_DESC_FRAME_TYPE_BEACON\t3\n#define AR5K_AR5210_TX_DESC_FRAME_TYPE_PIFS\t4\n#define AR5K_AR5211_TX_DESC_FRAME_TYPE_PRESP\t4\n\n \nstruct ath5k_hw_4w_tx_ctl {\n\tu32\ttx_control_0;\n\tu32\ttx_control_1;\n\tu32\ttx_control_2;\n\tu32\ttx_control_3;\n} __packed __aligned(4);\n\n \n#define AR5K_4W_TX_DESC_CTL0_FRAME_LEN\t\t0x00000fff  \n#define AR5K_4W_TX_DESC_CTL0_XMIT_POWER\t\t0x003f0000  \n#define AR5K_4W_TX_DESC_CTL0_XMIT_POWER_S\t16\n#define AR5K_4W_TX_DESC_CTL0_RTSENA\t\t0x00400000  \n#define AR5K_4W_TX_DESC_CTL0_VEOL\t\t0x00800000  \n#define AR5K_4W_TX_DESC_CTL0_CLRDMASK\t\t0x01000000  \n#define AR5K_4W_TX_DESC_CTL0_ANT_MODE_XMIT\t0x1e000000  \n#define AR5K_4W_TX_DESC_CTL0_ANT_MODE_XMIT_S\t25\n#define AR5K_4W_TX_DESC_CTL0_INTREQ\t\t0x20000000  \n#define AR5K_4W_TX_DESC_CTL0_ENCRYPT_KEY_VALID\t0x40000000  \n#define AR5K_4W_TX_DESC_CTL0_CTSENA\t\t0x80000000  \n\n \n#define AR5K_4W_TX_DESC_CTL1_BUF_LEN\t\t0x00000fff  \n#define AR5K_4W_TX_DESC_CTL1_MORE\t\t0x00001000  \n#define AR5K_4W_TX_DESC_CTL1_ENCRYPT_KEY_IDX\t0x000fe000  \n#define AR5K_4W_TX_DESC_CTL1_ENCRYPT_KEY_IDX_S\t13\n#define AR5K_4W_TX_DESC_CTL1_FRAME_TYPE\t\t0x00f00000  \n#define AR5K_4W_TX_DESC_CTL1_FRAME_TYPE_S\t20\n#define AR5K_4W_TX_DESC_CTL1_NOACK\t\t0x01000000  \n#define AR5K_4W_TX_DESC_CTL1_COMP_PROC\t\t0x06000000  \n#define AR5K_4W_TX_DESC_CTL1_COMP_PROC_S\t25\n#define AR5K_4W_TX_DESC_CTL1_COMP_IV_LEN\t0x18000000  \n#define AR5K_4W_TX_DESC_CTL1_COMP_IV_LEN_S\t27\n#define AR5K_4W_TX_DESC_CTL1_COMP_ICV_LEN\t0x60000000  \n#define AR5K_4W_TX_DESC_CTL1_COMP_ICV_LEN_S\t29\n\n \n#define AR5K_4W_TX_DESC_CTL2_RTS_DURATION\t0x00007fff  \n#define AR5K_4W_TX_DESC_CTL2_DURATION_UPD_EN\t0x00008000  \n#define AR5K_4W_TX_DESC_CTL2_XMIT_TRIES0\t0x000f0000  \n#define AR5K_4W_TX_DESC_CTL2_XMIT_TRIES0_S\t16\n#define AR5K_4W_TX_DESC_CTL2_XMIT_TRIES1\t0x00f00000  \n#define AR5K_4W_TX_DESC_CTL2_XMIT_TRIES1_S\t20\n#define AR5K_4W_TX_DESC_CTL2_XMIT_TRIES2\t0x0f000000  \n#define AR5K_4W_TX_DESC_CTL2_XMIT_TRIES2_S\t24\n#define AR5K_4W_TX_DESC_CTL2_XMIT_TRIES3\t0xf0000000  \n#define AR5K_4W_TX_DESC_CTL2_XMIT_TRIES3_S\t28\n\n \n#define AR5K_4W_TX_DESC_CTL3_XMIT_RATE0\t\t0x0000001f  \n#define AR5K_4W_TX_DESC_CTL3_XMIT_RATE1\t\t0x000003e0  \n#define AR5K_4W_TX_DESC_CTL3_XMIT_RATE1_S\t5\n#define AR5K_4W_TX_DESC_CTL3_XMIT_RATE2\t\t0x00007c00  \n#define AR5K_4W_TX_DESC_CTL3_XMIT_RATE2_S\t10\n#define AR5K_4W_TX_DESC_CTL3_XMIT_RATE3\t\t0x000f8000  \n#define AR5K_4W_TX_DESC_CTL3_XMIT_RATE3_S\t15\n#define AR5K_4W_TX_DESC_CTL3_RTS_CTS_RATE\t0x01f00000  \n#define AR5K_4W_TX_DESC_CTL3_RTS_CTS_RATE_S\t20\n\n \nstruct ath5k_hw_tx_status {\n\tu32\ttx_status_0;\n\tu32\ttx_status_1;\n} __packed __aligned(4);\n\n \n#define AR5K_DESC_TX_STATUS0_FRAME_XMIT_OK\t0x00000001  \n#define AR5K_DESC_TX_STATUS0_EXCESSIVE_RETRIES\t0x00000002  \n#define AR5K_DESC_TX_STATUS0_FIFO_UNDERRUN\t0x00000004  \n#define AR5K_DESC_TX_STATUS0_FILTERED\t\t0x00000008  \n \n#define AR5K_DESC_TX_STATUS0_SHORT_RETRY_COUNT\t0x000000f0  \n#define AR5K_DESC_TX_STATUS0_SHORT_RETRY_COUNT_S\t4\n#define AR5K_DESC_TX_STATUS0_LONG_RETRY_COUNT\t0x00000f00  \n#define AR5K_DESC_TX_STATUS0_LONG_RETRY_COUNT_S\t8\n#define AR5K_DESC_TX_STATUS0_VIRTCOLL_CT_5211\t0x0000f000  \n#define AR5K_DESC_TX_STATUS0_VIRTCOLL_CT_5212_S\t12\n#define AR5K_DESC_TX_STATUS0_SEND_TIMESTAMP\t0xffff0000  \n#define AR5K_DESC_TX_STATUS0_SEND_TIMESTAMP_S\t16\n\n \n#define AR5K_DESC_TX_STATUS1_DONE\t\t0x00000001  \n#define AR5K_DESC_TX_STATUS1_SEQ_NUM\t\t0x00001ffe  \n#define AR5K_DESC_TX_STATUS1_SEQ_NUM_S\t\t1\n#define AR5K_DESC_TX_STATUS1_ACK_SIG_STRENGTH\t0x001fe000  \n#define AR5K_DESC_TX_STATUS1_ACK_SIG_STRENGTH_S\t13\n#define AR5K_DESC_TX_STATUS1_FINAL_TS_IX_5212\t0x00600000  \n#define AR5K_DESC_TX_STATUS1_FINAL_TS_IX_5212_S\t21\n#define AR5K_DESC_TX_STATUS1_COMP_SUCCESS_5212\t0x00800000  \n#define AR5K_DESC_TX_STATUS1_XMIT_ANTENNA_5212\t0x01000000  \n\n \nstruct ath5k_hw_5210_tx_desc {\n\tstruct ath5k_hw_2w_tx_ctl\ttx_ctl;\n\tstruct ath5k_hw_tx_status\ttx_stat;\n} __packed __aligned(4);\n\n \nstruct ath5k_hw_5212_tx_desc {\n\tstruct ath5k_hw_4w_tx_ctl\ttx_ctl;\n\tstruct ath5k_hw_tx_status\ttx_stat;\n} __packed __aligned(4);\n\n \nstruct ath5k_hw_all_rx_desc {\n\tstruct ath5k_hw_rx_ctl\t\trx_ctl;\n\tstruct ath5k_hw_rx_status\trx_stat;\n} __packed __aligned(4);\n\n \nstruct ath5k_desc {\n\tu32\tds_link;\n\tu32\tds_data;\n\n\tunion {\n\t\tstruct ath5k_hw_5210_tx_desc\tds_tx5210;\n\t\tstruct ath5k_hw_5212_tx_desc\tds_tx5212;\n\t\tstruct ath5k_hw_all_rx_desc\tds_rx;\n\t} ud;\n} __packed __aligned(4);\n\n#define AR5K_RXDESC_INTREQ\t0x0020\n\n#define AR5K_TXDESC_CLRDMASK\t0x0001\n#define AR5K_TXDESC_NOACK\t0x0002\t \n#define AR5K_TXDESC_RTSENA\t0x0004\n#define AR5K_TXDESC_CTSENA\t0x0008\n#define AR5K_TXDESC_INTREQ\t0x0010\n#define AR5K_TXDESC_VEOL\t0x0020\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}