 Timing Path to SC_reg[0]/D 
  
 Path Start Point : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : SC_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.1620 36.8902  32.5447  69.4349           38      55.8371  AL   K        | 
| Data Path:                                                                                                                         | 
|    SC_reg[0]/CK        DFF_X1        Rise  0.0960 0.0370 0.2480          0.949653                                    L             | 
|    SC_reg[0]/Q         DFF_X1        Fall  0.2110 0.1150 0.0140 1.66881  7.94458  9.61339           4       56.4146                | 
|    i_64_1_5/A2         NOR2_X1       Fall  0.2110 0.0000 0.0140          1.56385                                                   | 
|    i_64_1_5/ZN         NOR2_X1       Rise  0.2410 0.0300 0.0150 0.559728 1.06234  1.62207           1       56.4146                | 
|    SC_reg[0]/D         DFF_X1        Rise  0.2410 0.0000 0.0150          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to SC_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 3.38458  6.38625  9.77083           4       55.8371  c    K        | 
|    clk_gate_SC_reg/CK  CLKGATETST_X1 Rise  0.0050 0.0050 0.2480          1.8122                                      AL            | 
|    clk_gate_SC_reg/GCK CLKGATETST_X1 Rise  0.0590 0.0540 0.1700 36.8902  36.0868  72.977            38      55.8371  AL   K        | 
|    SC_reg[0]/CK        DFF_X1        Rise  0.0960 0.0370 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0280 0.1240 | 
| data required time                       |  0.1240        | 
|                                          |                | 
| data arrival time                        |  0.2410        | 
| data required time                       | -0.1240        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1170        | 
-------------------------------------------------------------


 Timing Path to i_64_64/D 
  
 Path Start Point : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : i_64_64 (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
| Data Path:                                                                                                              | 
|    i_64_64/CK    DFF_X1   Rise  0.0960 0.0960 0.2480          0.949653                                    L             | 
|    i_64_64/Q     DFF_X1   Rise  0.2130 0.1170 0.0150 2.28295  3.00919  5.29214           2       55.8371                | 
|    i_64_1_384/B1 OAI21_X1 Rise  0.2130 0.0000 0.0150          1.66205                                                   | 
|    i_64_1_384/ZN OAI21_X1 Fall  0.2290 0.0160 0.0090 0.170352 1.54936  1.71971           1       55.8371                | 
|    i_64_1_383/A  INV_X1   Fall  0.2290 0.0000 0.0090          1.54936                                                   | 
|    i_64_1_383/ZN INV_X1   Rise  0.2410 0.0120 0.0060 0.299637 1.06234  1.36198           1       55.8371                | 
|    i_64_64/D     DFF_X1   Rise  0.2410 0.0000 0.0060          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_64_64/CK 


----------------------------------------------------------------------------------------------------------------------
| Pin           Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------|
|    clk               Rise  0.0000 0.0000 0.7070 3.38458  6.38625  9.77083           4       55.8371  c    K        | 
|    i_64_64/CK DFF_X1 Rise  0.0960 0.0960 0.2480          0.949653                                    L             | 
----------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0250 0.1210 | 
| data required time                       |  0.1210        | 
|                                          |                | 
| data arrival time                        |  0.2410        | 
| data required time                       | -0.1210        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1200        | 
-------------------------------------------------------------


 Timing Path to Q_reg[26]/D 
  
 Path Start Point : Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2750 62.9253  56.5251  119.45            66      55.8371  AL   K        | 
| Data Path:                                                                                                                               | 
|    Q_reg[27]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
|    Q_reg[27]/Q               DFF_X1        Rise  0.2060 0.1100 0.0090 0.556116 1.41992  1.97604           1       55.5903                | 
|    i_64_1_228/A1             OAI222_X1     Rise  0.2060 0.0000 0.0090          1.57659                                                   | 
|    i_64_1_228/ZN             OAI222_X1     Fall  0.2240 0.0180 0.0110 0.559728 3.00919  3.56892           2       55.5903                | 
|    i_64_1_227/A              INV_X1        Fall  0.2240 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_227/ZN             INV_X1        Rise  0.2460 0.0220 0.0140 1.06267  4.05853  5.12119           3       55.5903                | 
|    Q_reg[26]/D               DFF_X1        Rise  0.2460 0.0000 0.0140          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  6.38625  9.77083           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2890 62.9253  62.6771  125.602           66      55.8371  AL   K        | 
|    Q_reg[26]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0270 0.1230 | 
| data required time                       |  0.1230        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.1230        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1230        | 
-------------------------------------------------------------


 Timing Path to Q_reg[25]/D 
  
 Path Start Point : Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2750 62.9253  56.5251  119.45            66      55.8371  AL   K        | 
| Data Path:                                                                                                                               | 
|    Q_reg[26]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
|    Q_reg[26]/Q               DFF_X1        Rise  0.2060 0.1100 0.0090 0.556116 1.41992  1.97604           1       55.5903                | 
|    i_64_1_226/A1             OAI222_X1     Rise  0.2060 0.0000 0.0090          1.57659                                                   | 
|    i_64_1_226/ZN             OAI222_X1     Fall  0.2240 0.0180 0.0110 0.462384 3.00919  3.47158           2       55.5903                | 
|    i_64_1_225/A              INV_X1        Fall  0.2240 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_225/ZN             INV_X1        Rise  0.2470 0.0230 0.0150 1.55138  4.05853  5.60991           3       55.5903                | 
|    Q_reg[25]/D               DFF_X1        Rise  0.2470 0.0000 0.0150          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  6.38625  9.77083           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2890 62.9253  62.6771  125.602           66      55.8371  AL   K        | 
|    Q_reg[25]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0280 0.1240 | 
| data required time                       |  0.1240        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.1240        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1230        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[31]/D 
  
 Path Start Point : multiplicand_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplicand_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2750 62.9253  56.5251  119.45            66      55.8371  AL   K        | 
| Data Path:                                                                                                                               | 
|    multiplicand_reg[31]/CK   DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
|    multiplicand_reg[31]/Q    DFF_X1        Rise  0.2070 0.1110 0.0100 0.708933 1.50384  2.21277           1       54.2885                | 
|    i_64_1_376/A1             AOI22_X1      Rise  0.2070 0.0000 0.0100          1.68751                                                   | 
|    i_64_1_376/ZN             AOI22_X1      Fall  0.2210 0.0140 0.0080 0.357435 1.54936  1.9068            1       54.2885                | 
|    i_64_1_375/A              INV_X1        Fall  0.2210 0.0000 0.0080          1.54936                                                   | 
|    i_64_1_375/ZN             INV_X1        Rise  0.2470 0.0260 0.0190 1.68207  5.55174  7.23382           3       51.7718                | 
|    multiplicand_reg[31]/D    DFF_X1        Rise  0.2470 0.0000 0.0190          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  6.38625  9.77083           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2890 62.9253  62.6771  125.602           66      55.8371  AL   K        | 
|    multiplicand_reg[31]/CK   DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0280 0.1240 | 
| data required time                       |  0.1240        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.1240        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1230        | 
-------------------------------------------------------------


 Timing Path to Q_reg[18]/D 
  
 Path Start Point : Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2750 62.9253  56.5251  119.45            66      55.8371  AL   K        | 
| Data Path:                                                                                                                               | 
|    Q_reg[19]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
|    Q_reg[19]/Q               DFF_X1        Rise  0.2060 0.1100 0.0090 0.481585 1.41992  1.90151           1       54.2885                | 
|    i_64_1_212/A1             OAI222_X1     Rise  0.2060 0.0000 0.0090          1.57659                                                   | 
|    i_64_1_212/ZN             OAI222_X1     Fall  0.2240 0.0180 0.0110 0.582427 3.00919  3.59162           2       54.2885                | 
|    i_64_1_211/A              INV_X1        Fall  0.2240 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_211/ZN             INV_X1        Rise  0.2470 0.0230 0.0150 1.22622  4.05853  5.28475           3       54.2885                | 
|    Q_reg[18]/D               DFF_X1        Rise  0.2470 0.0000 0.0150          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  6.38625  9.77083           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2890 62.9253  62.6771  125.602           66      55.8371  AL   K        | 
|    Q_reg[18]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0270 0.1230 | 
| data required time                       |  0.1230        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.1230        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to Q_reg[19]/D 
  
 Path Start Point : Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2750 62.9253  56.5251  119.45            66      55.8371  AL   K        | 
| Data Path:                                                                                                                               | 
|    Q_reg[20]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
|    Q_reg[20]/Q               DFF_X1        Rise  0.2060 0.1100 0.0090 0.481585 1.41992  1.90151           1       54.2885                | 
|    i_64_1_214/A1             OAI222_X1     Rise  0.2060 0.0000 0.0090          1.57659                                                   | 
|    i_64_1_214/ZN             OAI222_X1     Fall  0.2240 0.0180 0.0120 0.772668 3.00919  3.78186           2       54.2885                | 
|    i_64_1_213/A              INV_X1        Fall  0.2240 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_213/ZN             INV_X1        Rise  0.2470 0.0230 0.0150 1.25136  4.05853  5.30989           3       54.2885                | 
|    Q_reg[19]/D               DFF_X1        Rise  0.2470 0.0000 0.0150          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  6.38625  9.77083           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2890 62.9253  62.6771  125.602           66      55.8371  AL   K        | 
|    Q_reg[19]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0270 0.1230 | 
| data required time                       |  0.1230        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.1230        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to Q_reg[21]/D 
  
 Path Start Point : Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2750 62.9253  56.5251  119.45            66      55.8371  AL   K        | 
| Data Path:                                                                                                                               | 
|    Q_reg[22]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
|    Q_reg[22]/Q               DFF_X1        Rise  0.2070 0.1110 0.0090 0.671877 1.41992  2.0918            1       55.5903                | 
|    i_64_1_218/A1             OAI222_X1     Rise  0.2070 0.0000 0.0090          1.57659                                                   | 
|    i_64_1_218/ZN             OAI222_X1     Fall  0.2250 0.0180 0.0110 0.743769 3.00919  3.75296           2       55.5903                | 
|    i_64_1_217/A              INV_X1        Fall  0.2250 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_217/ZN             INV_X1        Rise  0.2470 0.0220 0.0150 1.17092  4.05853  5.22944           3       55.5903                | 
|    Q_reg[21]/D               DFF_X1        Rise  0.2470 0.0000 0.0150          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  6.38625  9.77083           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2890 62.9253  62.6771  125.602           66      55.8371  AL   K        | 
|    Q_reg[21]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0270 0.1230 | 
| data required time                       |  0.1230        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.1230        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to Q_reg[28]/D 
  
 Path Start Point : Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2750 62.9253  56.5251  119.45            66      55.8371  AL   K        | 
| Data Path:                                                                                                                               | 
|    Q_reg[29]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
|    Q_reg[29]/Q               DFF_X1        Rise  0.2060 0.1100 0.0090 0.644624 1.41992  2.06455           1       55.5903                | 
|    i_64_1_232/A1             OAI222_X1     Rise  0.2060 0.0000 0.0090          1.57659                                                   | 
|    i_64_1_232/ZN             OAI222_X1     Fall  0.2240 0.0180 0.0110 0.542636 3.00919  3.55183           2       55.5903                | 
|    i_64_1_231/A              INV_X1        Fall  0.2240 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_231/ZN             INV_X1        Rise  0.2470 0.0230 0.0150 1.21738  4.05853  5.27591           3       55.5903                | 
|    Q_reg[28]/D               DFF_X1        Rise  0.2470 0.0000 0.0150          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  6.38625  9.77083           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2890 62.9253  62.6771  125.602           66      55.8371  AL   K        | 
|    Q_reg[28]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0270 0.1230 | 
| data required time                       |  0.1230        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.1230        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to Q_reg[27]/D 
  
 Path Start Point : Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2750 62.9253  56.5251  119.45            66      55.8371  AL   K        | 
| Data Path:                                                                                                                               | 
|    Q_reg[28]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
|    Q_reg[28]/Q               DFF_X1        Rise  0.2060 0.1100 0.0090 0.50193  1.41992  1.92185           1       55.5903                | 
|    i_64_1_230/A1             OAI222_X1     Rise  0.2060 0.0000 0.0090          1.57659                                                   | 
|    i_64_1_230/ZN             OAI222_X1     Fall  0.2250 0.0190 0.0120 0.868829 3.00919  3.87802           2       55.5903                | 
|    i_64_1_229/A              INV_X1        Fall  0.2250 0.0000 0.0120          1.54936                                                   | 
|    i_64_1_229/ZN             INV_X1        Rise  0.2480 0.0230 0.0150 1.27399  4.05853  5.33251           3       55.5903                | 
|    Q_reg[27]/D               DFF_X1        Rise  0.2480 0.0000 0.0150          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Q_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 3.38458  6.38625  9.77083           4       55.8371  c    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.2480          1.8122                                      AL            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X1 Rise  0.0550 0.0540 0.2890 62.9253  62.6771  125.602           66      55.8371  AL   K        | 
|    Q_reg[27]/CK              DFF_X1        Rise  0.0960 0.0410 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0280 0.1240 | 
| data required time                       |  0.1240        | 
|                                          |                | 
| data arrival time                        |  0.2480        | 
| data required time                       | -0.1240        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1841M, PVMEM - 2637M)
