<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/LiveVariables.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L68'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- LiveVariables.cpp - Live Variable Analysis for Machine Code -------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements the LiveVariable analysis pass.  For each machine</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instruction in the function, this pass calculates the set of registers that</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// are immediately dead after the instruction (i.e., the instruction calculates</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the value, but it is never used) and the set of registers that are used by</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the instruction, but are never used after the instruction (i.e., they are</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// killed).</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This class computes live variables using a sparse implementation based on</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the machine code SSA form.  This class computes live variable information for</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// each virtual and _register allocatable_ physical register in a function.  It</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// uses the dominance properties of SSA form to efficiently compute live</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// variables for virtual registers, and assumes that physical registers are only</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// live within a single basic block (allowing it to do a single local analysis</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// to resolve physical register lifetimes in each basic block).  If a physical</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// register is not register allocatable, it is not tracked.  This is useful for</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// things like the stack pointer and condition codes.</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveVariables.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DepthFirstIterator.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/STLExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallPtrSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/Passes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Config/llvm-config.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;algorithm&gt;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char LiveVariables::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char &amp;llvm::LiveVariablesID = LiveVariables::ID;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(LiveVariables, &quot;livevars&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>                &quot;Live Variable Analysis&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(UnreachableMachineBlockElim)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(LiveVariables, &quot;livevars&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>72.1k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                &quot;Live Variable Analysis&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>void LiveVariables::getAnalysisUsage(AnalysisUsage &amp;AU) const {</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>  AU.addRequiredID(UnreachableMachineBlockElimID);</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>  AU.setPreservesAll();</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>  MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>47.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>827k</pre></td><td class='code'><pre>LiveVariables::VarInfo::findKill(const MachineBasicBlock *MBB) const {</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>827k</pre></td><td class='code'><pre>  for (MachineInstr *MI : Kills)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L61' href='#L61'><span>61:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>860k</span>, <span class='None'>False</span>: <span class='covered-line'>32.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>860k</pre></td><td class='code'><pre>    if (MI-&gt;getParent() == MBB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>795k</span>, <span class='None'>False</span>: <span class='covered-line'>64.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>795k</pre></td><td class='code'><pre>      return MI;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>32.3k</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>827k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>LLVM_DUMP_METHOD void LiveVariables::VarInfo::dump() const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  dbgs() &lt;&lt; &quot;  Alive in blocks: &quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (unsigned AB : AliveBlocks)</span><span class='red'></span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L70' href='#L70'><span>70:20</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>dbgs() &lt;&lt; AB &lt;&lt; &quot;, &quot;</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  dbgs() &lt;&lt; &quot;\n  Killed by:&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>Kills.empty()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>dbgs() &lt;&lt; &quot; No instructions.\n&quot;</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (unsigned i = 0, e = Kills.size(); </span><span class='red'>i != e</span><span class='red'>; </span><span class='red'>++i</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L76' href='#L76'><span>76:44</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>dbgs() &lt;&lt; &quot;\n    #&quot; &lt;&lt; i &lt;&lt; &quot;: &quot; &lt;&lt; *Kills[i]</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    dbgs() &lt;&lt; &quot;\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getVarInfo - Get (possibly creating) a VarInfo object for the given vreg.</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>50.6M</pre></td><td class='code'><pre>LiveVariables::VarInfo &amp;LiveVariables::getVarInfo(Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>50.6M</pre></td><td class='code'><pre>  assert(Reg.isVirtual() &amp;&amp; &quot;getVarInfo: not a virtual register!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>50.6M</pre></td><td class='code'><pre>  VirtRegInfo.grow(Reg);</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>50.6M</pre></td><td class='code'><pre>  return VirtRegInfo[Reg];</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>50.6M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveVariables::MarkVirtRegAliveInBlock(</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    VarInfo &amp;VRInfo, MachineBasicBlock *DefBlock, MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>    SmallVectorImpl&lt;MachineBasicBlock *&gt; &amp;WorkList) {</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>  unsigned BBNum = MBB-&gt;getNumber();</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check to see if this basic block is one of the killing blocks.  If so,</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // remove it.</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>2.83M</pre></td><td class='code'><pre>  for (unsigned i = 0, e = VRInfo.Kills.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>1.16M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.61M</span>, <span class='None'>False</span>: <span class='covered-line'>1.22M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>1.61M</pre></td><td class='code'><pre>    if (VRInfo.Kills[i]-&gt;getParent() == MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L98' href='#L98'><span>98:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>443k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>443k</pre></td><td class='code'><pre>      VRInfo.Kills.erase(VRInfo.Kills.begin()+i);  // Erase entry</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>443k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>443k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>  if (MBB == DefBlock) <div class='tooltip'>return<span class='tooltip-content'>501k</span></div>;  // Terminate recursion</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L103' href='#L103'><span>103:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>501k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>1.16M</pre></td><td class='code'><pre>  if (VRInfo.AliveBlocks.test(BBNum))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>461k</span>, <span class='None'>False</span>: <span class='covered-line'>705k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>461k</pre></td><td class='code'><pre>    return;  // We already know the block is live</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark the variable known alive in this bb</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>705k</pre></td><td class='code'><pre>  VRInfo.AliveBlocks.set(BBNum);</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>705k</pre></td><td class='code'><pre>  assert(MBB != &amp;MF-&gt;front() &amp;&amp; &quot;Can&apos;t find reaching def for virtreg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>705k</pre></td><td class='code'><pre>  WorkList.insert(WorkList.end(), MBB-&gt;pred_rbegin(), MBB-&gt;pred_rend());</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>705k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveVariables::MarkVirtRegAliveInBlock(VarInfo &amp;VRInfo,</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            MachineBasicBlock *DefBlock,</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>653k</pre></td><td class='code'><pre>                                            MachineBasicBlock *MBB) {</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>653k</pre></td><td class='code'><pre>  SmallVector&lt;MachineBasicBlock *, 16&gt; WorkList;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>653k</pre></td><td class='code'><pre>  MarkVirtRegAliveInBlock(VRInfo, DefBlock, MBB, WorkList);</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>  while (!WorkList.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01M</span>, <span class='None'>False</span>: <span class='covered-line'>653k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    MachineBasicBlock *Pred = WorkList.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    MarkVirtRegAliveInBlock(VRInfo, DefBlock, Pred, WorkList);</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>653k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveVariables::HandleVirtRegUse(Register Reg, MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>7.67M</pre></td><td class='code'><pre>                                     MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>7.67M</pre></td><td class='code'><pre>  assert(MRI-&gt;getVRegDef(Reg) &amp;&amp; &quot;Register use before def!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>7.67M</pre></td><td class='code'><pre>  unsigned BBNum = MBB-&gt;getNumber();</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>7.67M</pre></td><td class='code'><pre>  VarInfo &amp;VRInfo = getVarInfo(Reg);</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check to see if this basic block is already a kill block.</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>7.67M</pre></td><td class='code'><pre>  if (!VRInfo.Kills.empty() &amp;&amp; <div class='tooltip'>VRInfo.Kills.back()-&gt;getParent() == MBB<span class='tooltip-content'>7.61M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.61M</span>, <span class='None'>False</span>: <span class='covered-line'>60.0k</span>]
  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.36M</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L136'><span>136:7</span></a></span>) to (<span class='line-number'><a href='#L136'><span>136:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (136:7)
     Condition C2 --> (136:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Yes, this register is killed in this basic block already. Increase the</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // live range by updating the kill instruction.</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>7.36M</pre></td><td class='code'><pre>    VRInfo.Kills.back() = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>7.36M</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>7.36M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>  for (MachineInstr *Kill : VRInfo.Kills)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>321k</span>, <span class='None'>False</span>: <span class='covered-line'>316k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>321k</pre></td><td class='code'><pre>    assert(Kill-&gt;getParent() != MBB &amp;&amp; &quot;entry should be at end!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This situation can occur:</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     ,------.</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     |      |</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     |      v</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     |   t2 = phi ... t1 ...</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     |      |</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     |      v</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     |   t1 = ...</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     |  ... = ... t1 ...</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     |      |</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     `------&apos;</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // where there is a use in a PHI node that&apos;s a predecessor to the defining</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // block. We don&apos;t want to mark all predecessors as having the value &quot;alive&quot;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in this case.</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>  if (MBB == MRI-&gt;getVRegDef(Reg)-&gt;getParent())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>316k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a new kill entry for this basic block. If this virtual register is</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // already marked as alive in this basic block, that means it is alive in at</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // least one of the successor blocks, it&apos;s not a kill.</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>  if (!VRInfo.AliveBlocks.test(BBNum))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>265k</span>, <span class='None'>False</span>: <span class='covered-line'>51.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>    VRInfo.Kills.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Update all dominating blocks to mark them as &quot;known live&quot;.</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>  for (MachineBasicBlock *Pred : MBB-&gt;predecessors())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>468k</span>, <span class='None'>False</span>: <span class='covered-line'>316k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>468k</pre></td><td class='code'><pre>    MarkVirtRegAliveInBlock(VRInfo, MRI-&gt;getVRegDef(Reg)-&gt;getParent(), Pred);</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>316k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>6.03M</pre></td><td class='code'><pre>void LiveVariables::HandleVirtRegDef(Register Reg, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>6.03M</pre></td><td class='code'><pre>  VarInfo &amp;VRInfo = getVarInfo(Reg);</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>6.03M</pre></td><td class='code'><pre>  if (VRInfo.AliveBlocks.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.03M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If vr is not alive in any block, then defaults to dead.</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>6.03M</pre></td><td class='code'><pre>    VRInfo.Kills.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>6.03M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// FindLastPartialDef - Return the last partial def of the specified register.</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Also returns the sub-registers that&apos;re defined by the instruction.</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>LiveVariables::FindLastPartialDef(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>                                  SmallSet&lt;unsigned, 4&gt; &amp;PartDefRegs) {</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>  unsigned LastDefReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>  unsigned LastDefDist = 0;</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>  MachineInstr *LastDef = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  for (MCPhysReg SubReg : TRI-&gt;subregs(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.52M</span>, <span class='None'>False</span>: <span class='covered-line'>1.41M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>    MachineInstr *Def = PhysRegDef[SubReg];</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>    if (!Def)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.52M</span>, <span class='None'>False</span>: <span class='covered-line'>193</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>    unsigned Dist = DistanceMap[Def];</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>    if (Dist &gt; LastDefDist) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>      LastDefReg  = SubReg;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>      LastDef     = Def;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>      LastDefDist = Dist;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>  if (!LastDef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.41M</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  PartDefRegs.insert(LastDefReg);</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  for (MachineOperand &amp;MO : LastDef-&gt;all_defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L210' href='#L210'><span>210:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>    if (MO.getReg() == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L211' href='#L211'><span>211:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>    Register DefReg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>    if (TRI-&gt;isSubRegister(Reg, DefReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>      for (MCPhysReg SubReg : TRI-&gt;subregs_inclusive(DefReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>        PartDefRegs.insert(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  return LastDef;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// HandlePhysRegUse - Turn previous partial def&apos;s into read/mod/writes. Add</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// implicit defs to a machine instruction if there was an earlier def of its</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// super-register.</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>2.53M</pre></td><td class='code'><pre>void LiveVariables::HandlePhysRegUse(Register Reg, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>2.53M</pre></td><td class='code'><pre>  MachineInstr *LastDef = PhysRegDef[Reg];</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there was a previous use or a &quot;full&quot; def all is well.</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>2.53M</pre></td><td class='code'><pre>  if (!LastDef &amp;&amp; <div class='tooltip'>!PhysRegUse[Reg]<span class='tooltip-content'>1.42M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42M</span>, <span class='None'>False</span>: <span class='covered-line'>1.10M</span>]
  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.41M</span>, <span class='None'>False</span>: <span class='covered-line'>9.29k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L228'><span>228:7</span></a></span>) to (<span class='line-number'><a href='#L228'><span>228:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (228:7)
     Condition C2 --> (228:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Otherwise, the last sub-register def implicitly defines this register.</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // e.g.</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // AH =</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // AL = ... implicit-def EAX, implicit killed AH</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    = AH</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // ...</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    = EAX</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All of the sub-registers must have been defined before the use of Reg!</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>    SmallSet&lt;unsigned, 4&gt; PartDefRegs;</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>    MachineInstr *LastPartialDef = FindLastPartialDef(Reg, PartDefRegs);</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If LastPartialDef is NULL, it must be using a livein register.</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>    if (LastPartialDef) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>1.41M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>      LastPartialDef-&gt;addOperand(MachineOperand::CreateReg(Reg, true/*IsDef*/,</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>                                                           true/*IsImp*/));</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>      PhysRegDef[Reg] = LastPartialDef;</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>      SmallSet&lt;unsigned, 8&gt; Processed;</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>      for (MCPhysReg SubReg : TRI-&gt;subregs(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L245' href='#L245'><span>245:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>        if (Processed.count(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>191</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>        if (PartDefRegs.count(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // This part of Reg was defined before the last partial def. It&apos;s killed</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // here.</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>LastPartialDef-&gt;addOperand(MachineOperand::CreateReg(SubReg,</span></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                             false/*IsDef*/,</span></pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                             true/*IsImp*/));</span></pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        PhysRegDef[SubReg] = LastPartialDef;</span></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        for (MCPhysReg SS : TRI-&gt;subregs(SubReg))</span><span class='red'></span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>Processed.insert(SS)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>1.11M</span></div><div class='tooltip'>LastDef<span class='tooltip-content'>1.11M</span></div> &amp;&amp; <div class='tooltip'>!PhysRegUse[Reg]<span class='tooltip-content'>1.10M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L260' href='#L260'><span>260:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.10M</span>, <span class='None'>False</span>: <span class='covered-line'>9.29k</span>]
  Branch (<span class='line-number'><a name='L260' href='#L260'><span>260:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09M</span>, <span class='None'>False</span>: <span class='covered-line'>5.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>             <div class='tooltip'>!LastDef-&gt;findRegisterDefOperand(Reg)<span class='tooltip-content'>1.09M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>284</span>, <span class='None'>False</span>: <span class='covered-line'>1.09M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L260'><span>260:14</span></a></span>) to (<span class='line-number'><a href='#L260'><span>261:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (260:14)
     Condition C2 --> (260:25)
     Condition C3 --> (261:14)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Last def defines the super register, add an implicit def of reg.</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>    LastDef-&gt;addOperand(MachineOperand::CreateReg(Reg, true/*IsDef*/,</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>                                                  true/*IsImp*/));</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remember this use.</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>2.53M</pre></td><td class='code'><pre>  for (MCPhysReg SubReg : TRI-&gt;subregs_inclusive(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.60M</span>, <span class='None'>False</span>: <span class='covered-line'>2.53M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>6.60M</pre></td><td class='code'><pre>    PhysRegUse[SubReg] = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>2.53M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// FindLastRefOrPartRef - Return the last reference or partial reference of</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the specified register.</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>MachineInstr *LiveVariables::FindLastRefOrPartRef(Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>  MachineInstr *LastDef = PhysRegDef[Reg];</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>  MachineInstr *LastUse = PhysRegUse[Reg];</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>  if (!LastDef &amp;&amp; <div class='tooltip'><span class='red'>!LastUse</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>769</span>]
  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:19</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L276'><span>276:7</span></a></span>) to (<span class='line-number'><a href='#L276'><span>276:27</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (276:7)
     Condition C2 --> (276:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>  MachineInstr *LastRefOrPartRef = LastUse ? LastUse : <div class='tooltip'><span class='red'>LastDef</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>769</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>  unsigned LastRefOrPartRefDist = DistanceMap[LastRefOrPartRef];</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>  unsigned LastPartDefDist = 0;</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>  for (MCPhysReg SubReg : TRI-&gt;subregs(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L282' href='#L282'><span>282:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340</span>, <span class='None'>False</span>: <span class='covered-line'>769</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>    MachineInstr *Def = PhysRegDef[SubReg];</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>    if (Def &amp;&amp; Def != LastDef) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>340</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L284'><span>284:9</span></a></span>) to (<span class='line-number'><a href='#L284'><span>284:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (284:9)
     Condition C2 --> (284:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // There was a def of this sub-register in between. This is a partial</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // def, keep track of the last one.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      unsigned Dist = DistanceMap[Def];</span></pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>Dist &gt; LastPartDefDist</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>LastPartDefDist = Dist</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre><span class='red'>    }</span> else if (MachineInstr *Use = PhysRegUse[SubReg]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>      unsigned Dist = DistanceMap[Use];</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>      if (Dist &gt; LastRefOrPartRefDist) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>340</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        LastRefOrPartRefDist = Dist;</span></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        LastRefOrPartRef = Use;</span></pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>  return LastRefOrPartRef;</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>bool LiveVariables::HandlePhysRegKill(Register Reg, MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>  MachineInstr *LastDef = PhysRegDef[Reg];</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>  MachineInstr *LastUse = PhysRegUse[Reg];</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>  if (!LastDef &amp;&amp; <div class='tooltip'>!LastUse<span class='tooltip-content'>9.41M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.41M</span>, <span class='None'>False</span>: <span class='covered-line'>7.05M</span>]
  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.13M</span>, <span class='None'>False</span>: <span class='covered-line'>7.27M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L305'><span>305:7</span></a></span>) to (<span class='line-number'><a href='#L305'><span>305:27</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (305:7)
     Condition C2 --> (305:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>2.13M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>14.3M</pre></td><td class='code'><pre>  MachineInstr *LastRefOrPartRef = LastUse ? <div class='tooltip'>LastUse<span class='tooltip-content'>13.3M</span></div> : <div class='tooltip'>LastDef<span class='tooltip-content'>1.01M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.3M</span>, <span class='None'>False</span>: <span class='covered-line'>1.01M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>14.3M</pre></td><td class='code'><pre>  unsigned LastRefOrPartRefDist = DistanceMap[LastRefOrPartRef];</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The whole register is used.</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AL =</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AH =</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    = AX</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    = AL, implicit killed AX</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AX =</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Or whole register is defined, but not used at all.</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // dead AX =</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ...</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AX =</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Or whole register is defined, but only partly used.</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // dead AX = implicit-def AL</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    = killed AL</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // AX =</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>14.3M</pre></td><td class='code'><pre>  MachineInstr *LastPartDef = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>14.3M</pre></td><td class='code'><pre>  unsigned LastPartDefDist = 0;</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>14.3M</pre></td><td class='code'><pre>  SmallSet&lt;unsigned, 8&gt; PartUses;</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>17.2M</pre></td><td class='code'><pre>  for (MCPhysReg SubReg : TRI-&gt;subregs(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.2M</span>, <span class='None'>False</span>: <span class='covered-line'>14.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>17.2M</pre></td><td class='code'><pre>    MachineInstr *Def = PhysRegDef[SubReg];</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>17.2M</pre></td><td class='code'><pre>    if (Def &amp;&amp; <div class='tooltip'>Def != LastDef<span class='tooltip-content'>10.8M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8M</span>, <span class='None'>False</span>: <span class='covered-line'>6.42M</span>]
  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133k</span>, <span class='None'>False</span>: <span class='covered-line'>10.6M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L332'><span>332:9</span></a></span>) to (<span class='line-number'><a href='#L332'><span>332:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (332:9)
     Condition C2 --> (332:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // There was a def of this sub-register in between. This is a partial</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // def, keep track of the last one.</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>      unsigned Dist = DistanceMap[Def];</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>      if (Dist &gt; LastPartDefDist) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L336' href='#L336'><span>336:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60.3k</span>, <span class='None'>False</span>: <span class='covered-line'>73.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>60.3k</pre></td><td class='code'><pre>        LastPartDefDist = Dist;</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>60.3k</pre></td><td class='code'><pre>        LastPartDef = Def;</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>60.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>133k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>17.1M</pre></td><td class='code'><pre>    if (MachineInstr *Use = PhysRegUse[SubReg]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L342' href='#L342'><span>342:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.4M</span>, <span class='None'>False</span>: <span class='covered-line'>690k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>      for (MCPhysReg SS : TRI-&gt;subregs_inclusive(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L343' href='#L343'><span>343:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.2M</span>, <span class='None'>False</span>: <span class='covered-line'>16.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>52.2M</pre></td><td class='code'><pre>        PartUses.insert(SS);</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>      unsigned Dist = DistanceMap[Use];</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>      if (Dist &gt; LastRefOrPartRefDist) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>797</span>, <span class='None'>False</span>: <span class='covered-line'>16.4M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>797</pre></td><td class='code'><pre>        LastRefOrPartRefDist = Dist;</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>797</pre></td><td class='code'><pre>        LastRefOrPartRef = Use;</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>797</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>16.4M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>17.1M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>14.3M</pre></td><td class='code'><pre>  if (!PhysRegUse[Reg]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L353' href='#L353'><span>353:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01M</span>, <span class='None'>False</span>: <span class='covered-line'>13.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Partial uses. Mark register def dead and add implicit def of</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sub-registers which are used.</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // dead EAX  = op  implicit-def AL</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // That is, EAX def is dead but AL def extends pass it.</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    PhysRegDef[Reg]-&gt;addRegisterDead(Reg, TRI, true);</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>    for (MCPhysReg SubReg : TRI-&gt;subregs(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>696k</span>, <span class='None'>False</span>: <span class='covered-line'>1.01M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>      if (!PartUses.count(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>695k</span>, <span class='None'>False</span>: <span class='covered-line'>769</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>695k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>      bool NeedDef = true;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>      if (PhysRegDef[Reg] == PhysRegDef[SubReg]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>769</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>        MachineOperand *MO = PhysRegDef[Reg]-&gt;findRegisterDefOperand(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>        if (MO) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L365' href='#L365'><span>365:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>769</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>          NeedDef = false;</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>          assert(!MO-&gt;isDead());</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>      if (NeedDef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>769</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>PhysRegDef[Reg]-&gt;addOperand(MachineOperand::CreateReg(SubReg,</span></pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                 true/*IsDef*/, true/*IsImp*/))</span>;</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>      MachineInstr *LastSubRef = FindLastRefOrPartRef(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>      if (LastSubRef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>769</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>        LastSubRef-&gt;addRegisterKilled(SubReg, TRI, true);</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        LastRefOrPartRef-&gt;addRegisterKilled(SubReg, TRI, true);</span></pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        for (MCPhysReg SS : TRI-&gt;subregs_inclusive(SubReg))</span><span class='red'></span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>PhysRegUse[SS] = LastRefOrPartRef</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>      for (MCPhysReg SS : TRI-&gt;subregs(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340</span>, <span class='None'>False</span>: <span class='covered-line'>769</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>        PartUses.erase(SS);</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>13.3M</pre></td><td class='code'><pre>  } else if (LastRefOrPartRef == PhysRegDef[Reg] &amp;&amp; <div class='tooltip'><span class='red'>LastRefOrPartRef != MI</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.3M</span>]
  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:53</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L384'><span>384:14</span></a></span>) to (<span class='line-number'><a href='#L384'><span>384:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (384:14)
     Condition C2 --> (384:53)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>LastPartDef</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The last partial def kills the register.</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>LastPartDef-&gt;addOperand(MachineOperand::CreateReg(Reg, false/*IsDef*/,</span></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                true/*IsImp*/, true/*IsKill*/))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MachineOperand *MO =</span></pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        LastRefOrPartRef-&gt;findRegisterDefOperand(Reg, false, false, TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      bool NeedEC = </span><span class='red'>MO-&gt;isEarlyClobber()</span><span class='red'> &amp;&amp; </span><span class='red'>MO-&gt;getReg() != Reg</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:45</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L392'><span>392:21</span></a></span>) to (<span class='line-number'><a href='#L392'><span>392:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (392:21)
     Condition C2 --> (392:45)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the last reference is the last def, then it&apos;s not used at all.</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // That is, unless we are currently processing the last reference itself.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      LastRefOrPartRef-&gt;addRegisterDead(Reg, TRI, true);</span></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>NeedEC</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L396' href='#L396'><span>396:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If we are adding a subreg def and the superreg def is marked early</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // clobber, add an early clobber marker to the subreg def.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        MO = LastRefOrPartRef-&gt;findRegisterDefOperand(Reg);</span></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        if (</span><span class='red'>MO</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>MO-&gt;setIsEarlyClobber()</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span> else</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>13.3M</pre></td><td class='code'><pre>    LastRefOrPartRef-&gt;addRegisterKilled(Reg, TRI, true);</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>14.3M</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>14.3M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>void LiveVariables::HandleRegMask(const MachineOperand &amp;MO, unsigned NumRegs) {</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Call HandlePhysRegKill() for all live registers clobbered by Mask.</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Clobbered registers are always dead, sp there is no need to use</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // HandlePhysRegDef().</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>63.8M</pre></td><td class='code'><pre>  for (unsigned Reg = 1; Reg != NumRegs; <div class='tooltip'>++Reg<span class='tooltip-content'>63.7M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.7M</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Skip dead regs.</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>63.7M</pre></td><td class='code'><pre>    if (!PhysRegDef[Reg] &amp;&amp; <div class='tooltip'>!PhysRegUse[Reg]<span class='tooltip-content'>62.9M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.9M</span>, <span class='None'>False</span>: <span class='covered-line'>795k</span>]
  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.7M</span>, <span class='None'>False</span>: <span class='covered-line'>146k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L415'><span>415:9</span></a></span>) to (<span class='line-number'><a href='#L415'><span>415:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (415:9)
     Condition C2 --> (415:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>62.7M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Skip mask-preserved regs.</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>942k</pre></td><td class='code'><pre>    if (!MO.clobbersPhysReg(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.9k</span>, <span class='None'>False</span>: <span class='covered-line'>900k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>41.9k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Kill the largest clobbered super-register.</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This avoids needless implicit operands.</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>900k</pre></td><td class='code'><pre>    unsigned Super = Reg;</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>900k</pre></td><td class='code'><pre>    for (MCPhysReg SR : TRI-&gt;superregs(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.38M</span>, <span class='None'>False</span>: <span class='covered-line'>900k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>6.38M</pre></td><td class='code'><pre>      if (SR &lt; NumRegs &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>6.36M</span></div><div class='tooltip'>PhysRegDef[SR]<span class='tooltip-content'>6.36M</span></div> || <div class='tooltip'>PhysRegUse[SR]<span class='tooltip-content'>5.46M</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.36M</span>, <span class='None'>False</span>: <span class='covered-line'>14.5k</span>]
  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>900k</span>, <span class='None'>False</span>: <span class='covered-line'>5.46M</span>]
  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129k</span>, <span class='None'>False</span>: <span class='covered-line'>5.33M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>6.38M</pre></td><td class='code'><pre>          <div class='tooltip'>MO.clobbersPhysReg(SR)<span class='tooltip-content'>1.02M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02M</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L424'><span>424:11</span></a></span>) to (<span class='line-number'><a href='#L424'><span>425:33</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (424:11)
     Condition C2 --> (424:28)
     Condition C3 --> (424:46)
     Condition C4 --> (425:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  F,  -  = F      }
  3 { T,  T,  -,  F  = F      }
  4 { T,  T,  -,  T  = T      }
  5 { T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (2,5)
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>1.02M</pre></td><td class='code'><pre>        Super = SR;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>900k</pre></td><td class='code'><pre>    HandlePhysRegKill(Super, nullptr);</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>900k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveVariables::HandlePhysRegDef(Register Reg, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>8.54M</pre></td><td class='code'><pre>                                     SmallVectorImpl&lt;unsigned&gt; &amp;Defs) {</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // What parts of the register are previously defined?</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>8.54M</pre></td><td class='code'><pre>  SmallSet&lt;unsigned, 32&gt; Live;</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>8.54M</pre></td><td class='code'><pre>  if (PhysRegDef[Reg] || <div class='tooltip'>PhysRegUse[Reg]<span class='tooltip-content'>5.40M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.14M</span>, <span class='None'>False</span>: <span class='covered-line'>5.40M</span>]
  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.27M</span>, <span class='None'>False</span>: <span class='covered-line'>2.13M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L435'><span>435:7</span></a></span>) to (<span class='line-number'><a href='#L435'><span>435:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (435:7)
     Condition C2 --> (435:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>6.41M</pre></td><td class='code'><pre>    for (MCPhysReg SubReg : TRI-&gt;subregs_inclusive(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.3M</span>, <span class='None'>False</span>: <span class='covered-line'>6.41M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>13.3M</pre></td><td class='code'><pre>      Live.insert(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>6.41M</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>3.43M</pre></td><td class='code'><pre>    for (MCPhysReg SubReg : TRI-&gt;subregs(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L439' href='#L439'><span>439:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.43M</span>, <span class='None'>False</span>: <span class='covered-line'>2.13M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If a register isn&apos;t itself defined, but all parts that make up of it</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // are defined, then consider it also defined.</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // e.g.</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // AL =</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // AH =</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //    = AX</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>3.43M</pre></td><td class='code'><pre>      if (Live.count(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.4k</span>, <span class='None'>False</span>: <span class='covered-line'>3.41M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>3.41M</pre></td><td class='code'><pre>      if (PhysRegDef[SubReg] || <div class='tooltip'>PhysRegUse[SubReg]<span class='tooltip-content'>3.41M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>3.41M</span>]
  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.1k</span>, <span class='None'>False</span>: <span class='covered-line'>3.40M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L448'><span>448:11</span></a></span>) to (<span class='line-number'><a href='#L448'><span>448:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (448:11)
     Condition C2 --> (448:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>        for (MCPhysReg SS : TRI-&gt;subregs_inclusive(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.9k</span>, <span class='None'>False</span>: <span class='covered-line'>17.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>39.9k</pre></td><td class='code'><pre>          Live.insert(SS);</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>3.41M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>2.13M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start from the largest piece, find the last time any part of the register</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is referenced.</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>8.54M</pre></td><td class='code'><pre>  HandlePhysRegKill(Reg, MI);</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only some of the sub-registers are used.</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>  for (MCPhysReg SubReg : TRI-&gt;subregs(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L459' href='#L459'><span>459:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.4M</span>, <span class='None'>False</span>: <span class='covered-line'>8.54M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>10.4M</pre></td><td class='code'><pre>    if (!Live.count(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L460' href='#L460'><span>460:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.40M</span>, <span class='None'>False</span>: <span class='covered-line'>7.01M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip if this sub-register isn&apos;t defined.</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>3.40M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>7.01M</pre></td><td class='code'><pre>    HandlePhysRegKill(SubReg, MI);</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>7.01M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>8.54M</pre></td><td class='code'><pre>  if (MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.62M</span>, <span class='None'>False</span>: <span class='covered-line'>6.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>1.62M</pre></td><td class='code'><pre>    Defs.push_back(Reg);  // Remember this def.</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>8.54M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveVariables::UpdatePhysRegDefs(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>                                      SmallVectorImpl&lt;unsigned&gt; &amp;Defs) {</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>10.5M</pre></td><td class='code'><pre>  while (!Defs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L472' href='#L472'><span>472:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.62M</span>, <span class='None'>False</span>: <span class='covered-line'>8.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>1.62M</pre></td><td class='code'><pre>    Register Reg = Defs.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>3.33M</pre></td><td class='code'><pre>    for (MCPhysReg SubReg : TRI-&gt;subregs_inclusive(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.33M</span>, <span class='None'>False</span>: <span class='covered-line'>1.62M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>3.33M</pre></td><td class='code'><pre>      PhysRegDef[SubReg] = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>3.33M</pre></td><td class='code'><pre>      PhysRegUse[SubReg]  = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>3.33M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>1.62M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveVariables::runOnInstr(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               SmallVectorImpl&lt;unsigned&gt; &amp;Defs,</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>                               unsigned NumRegs) {</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  assert(!MI.isDebugOrPseudoInstr());</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Process all of the operands of the instruction...</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  unsigned NumOperandsToProcess = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Unless it is a PHI node.  In this case, ONLY process the DEF, not any</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of the uses.  They will be handled in other basic blocks.</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  if (MI.isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85.5k</span>, <span class='None'>False</span>: <span class='covered-line'>8.86M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>85.5k</pre></td><td class='code'><pre>    NumOperandsToProcess = 1;</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Clear kill and dead markers. LV will recompute them.</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 4&gt; UseRegs;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 4&gt; DefRegs;</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 1&gt; RegMasks;</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>40.4M</pre></td><td class='code'><pre>  for (unsigned i = 0; i != NumOperandsToProcess; <div class='tooltip'>++i<span class='tooltip-content'>31.4M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L497' href='#L497'><span>497:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.4M</span>, <span class='None'>False</span>: <span class='covered-line'>8.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>31.4M</pre></td><td class='code'><pre>    MachineOperand &amp;MO = MI.getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>31.4M</pre></td><td class='code'><pre>    if (MO.isRegMask()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110k</span>, <span class='None'>False</span>: <span class='covered-line'>31.3M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>      RegMasks.push_back(i);</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>31.3M</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>MO.getReg() == 0<span class='tooltip-content'>23.1M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L503' href='#L503'><span>503:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.72M</span>, <span class='None'>False</span>: <span class='covered-line'>21.6M</span>]
  Branch (<span class='line-number'><a name='L503' href='#L503'><span>503:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.26M</span>, <span class='None'>False</span>: <span class='covered-line'>23.1M</span>]
  Branch (<span class='line-number'><a name='L503' href='#L503'><span>503:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.45M</span>, <span class='None'>False</span>: <span class='covered-line'>21.6M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L503'><span>503:9</span></a></span>) to (<span class='line-number'><a href='#L503'><span>503:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (503:9)
     Condition C2 --> (503:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>9.72M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>21.6M</pre></td><td class='code'><pre>    Register MOReg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>21.6M</pre></td><td class='code'><pre>    if (MO.isUse()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L506' href='#L506'><span>506:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.0M</span>, <span class='None'>False</span>: <span class='covered-line'>8.61M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>13.0M</pre></td><td class='code'><pre>      if (!(MOReg.isPhysical() &amp;&amp; <div class='tooltip'>MRI-&gt;isReserved(MOReg)<span class='tooltip-content'>5.06M</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.06M</span>, <span class='None'>False</span>: <span class='covered-line'>7.97M</span>]
  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.52M</span>, <span class='None'>False</span>: <span class='covered-line'>2.53M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L507'><span>507:13</span></a></span>) to (<span class='line-number'><a href='#L507'><span>507:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (507:13)
     Condition C2 --> (507:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>10.5M</pre></td><td class='code'><pre>        MO.setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>13.0M</pre></td><td class='code'><pre>      if (MO.readsReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L509' href='#L509'><span>509:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7M</span>, <span class='None'>False</span>: <span class='covered-line'>302k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>12.7M</pre></td><td class='code'><pre>        UseRegs.push_back(MOReg);</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>13.0M</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>8.61M</pre></td><td class='code'><pre>      assert(MO.isDef());</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: We should not remove any dead flags. However the MIPS RDDSP</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction needs it at the moment: http://llvm.org/PR27116.</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>8.61M</pre></td><td class='code'><pre>      if (MOReg.isPhysical() &amp;&amp; <div class='tooltip'>!MRI-&gt;isReserved(MOReg)<span class='tooltip-content'>2.57M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.57M</span>, <span class='None'>False</span>: <span class='covered-line'>6.03M</span>]
  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.62M</span>, <span class='None'>False</span>: <span class='covered-line'>956k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L515'><span>515:11</span></a></span>) to (<span class='line-number'><a href='#L515'><span>515:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (515:11)
     Condition C2 --> (515:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>1.62M</pre></td><td class='code'><pre>        MO.setIsDead(false);</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>8.61M</pre></td><td class='code'><pre>      DefRegs.push_back(MOReg);</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>8.61M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>21.6M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Process all uses.</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>12.7M</pre></td><td class='code'><pre>  for (unsigned MOReg : UseRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7M</span>, <span class='None'>False</span>: <span class='covered-line'>8.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>12.7M</pre></td><td class='code'><pre>    if (Register::isVirtualRegister(MOReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.67M</span>, <span class='None'>False</span>: <span class='covered-line'>5.05M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>7.67M</pre></td><td class='code'><pre>      HandleVirtRegUse(MOReg, MBB, MI);</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>5.05M</pre></td><td class='code'><pre>    else if (!MRI-&gt;isReserved(MOReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.53M</span>, <span class='None'>False</span>: <span class='covered-line'>2.52M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>2.53M</pre></td><td class='code'><pre>      HandlePhysRegUse(MOReg, MI);</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>12.7M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Process all masked registers. (Call clobbers).</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  for (unsigned Mask : RegMasks)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L531' href='#L531'><span>531:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110k</span>, <span class='None'>False</span>: <span class='covered-line'>8.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>    HandleRegMask(MI.getOperand(Mask), NumRegs);</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Process all defs.</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  for (unsigned MOReg : DefRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.61M</span>, <span class='None'>False</span>: <span class='covered-line'>8.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>8.61M</pre></td><td class='code'><pre>    if (Register::isVirtualRegister(MOReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.03M</span>, <span class='None'>False</span>: <span class='covered-line'>2.57M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>6.03M</pre></td><td class='code'><pre>      HandleVirtRegDef(MOReg, MI);</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>2.57M</pre></td><td class='code'><pre>    else if (!MRI-&gt;isReserved(MOReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.62M</span>, <span class='None'>False</span>: <span class='covered-line'>956k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>1.62M</pre></td><td class='code'><pre>      HandlePhysRegDef(MOReg, &amp;MI, Defs);</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>8.61M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  UpdatePhysRegDefs(MI, Defs);</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>void LiveVariables::runOnBlock(MachineBasicBlock *MBB, unsigned NumRegs) {</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mark live-in registers as live-in.</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 4&gt; Defs;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>  for (const auto &amp;LI : MBB-&gt;liveins()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42M</span>, <span class='None'>False</span>: <span class='covered-line'>922k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>    assert(Register::isPhysicalRegister(LI.PhysReg) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>           &quot;Cannot have a live-in virtual register!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>    HandlePhysRegDef(LI.PhysReg, nullptr, Defs);</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Loop over all of the instructions, processing them.</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>  DistanceMap.clear();</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>  unsigned Dist = 0;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>8.96M</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : *MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L556' href='#L556'><span>556:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.96M</span>, <span class='None'>False</span>: <span class='covered-line'>922k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>8.96M</pre></td><td class='code'><pre>    if (MI.isDebugOrPseudoInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.96k</span>, <span class='None'>False</span>: <span class='covered-line'>8.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>7.96k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>    DistanceMap.insert(std::make_pair(&amp;MI, Dist++));</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>    runOnInstr(MI, Defs, NumRegs);</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>8.95M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle any virtual assignments from PHI nodes which might be at the</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // bottom of this basic block.  We check all of our successor blocks to see</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if they have PHI nodes, and if so, we simulate an assignment at the end</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of the current block.</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>  if (!PHIVarInfo[MBB-&gt;getNumber()].empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L568' href='#L568'><span>568:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106k</span>, <span class='None'>False</span>: <span class='covered-line'>816k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    SmallVectorImpl&lt;unsigned&gt; &amp;VarInfoVec = PHIVarInfo[MBB-&gt;getNumber()];</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    for (unsigned I : VarInfoVec)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L571' href='#L571'><span>571:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184k</span>, <span class='None'>False</span>: <span class='covered-line'>106k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Mark it alive only in the block we are representing.</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>      MarkVirtRegAliveInBlock(getVarInfo(I), MRI-&gt;getVRegDef(I)-&gt;getParent(),</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>                              MBB);</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MachineCSE may CSE instructions which write to non-allocatable physical</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // registers across MBBs. Remember if any reserved register is liveout.</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>  SmallSet&lt;unsigned, 4&gt; LiveOuts;</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>  for (const MachineBasicBlock *SuccMBB : MBB-&gt;successors()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L580' href='#L580'><span>580:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>329k</span>, <span class='None'>False</span>: <span class='covered-line'>922k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>329k</pre></td><td class='code'><pre>    if (SuccMBB-&gt;isEHPad())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L581' href='#L581'><span>581:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.47k</span>, <span class='None'>False</span>: <span class='covered-line'>323k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>6.47k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>    for (const auto &amp;LI : SuccMBB-&gt;liveins()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L583' href='#L583'><span>583:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.92k</span>, <span class='None'>False</span>: <span class='covered-line'>323k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>      if (!TRI-&gt;isInAllocatableClass(LI.PhysReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L584' href='#L584'><span>584:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87k</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Ignore other live-ins, e.g. those that are live into landing pads.</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>        LiveOuts.insert(LI.PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Loop over PhysRegDef / PhysRegUse, killing any registers that are</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // available at the end of the basic block.</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>1.31G</pre></td><td class='code'><pre>  for (unsigned i = 0; i != NumRegs; <div class='tooltip'>++i<span class='tooltip-content'>1.31G</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31G</span>, <span class='None'>False</span>: <span class='covered-line'>922k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>1.31G</pre></td><td class='code'><pre>    if ((PhysRegDef[i] || <div class='tooltip'>PhysRegUse[i]<span class='tooltip-content'>1.31G</span></div>) &amp;&amp; <div class='tooltip'>!LiveOuts.count(i)<span class='tooltip-content'>5.50M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.66M</span>, <span class='None'>False</span>: <span class='covered-line'>1.31G</span>]
  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.83M</span>, <span class='None'>False</span>: <span class='covered-line'>1.30G</span>]
  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.50M</span>, <span class='None'>False</span>: <span class='covered-line'>1.11k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L593'><span>593:9</span></a></span>) to (<span class='line-number'><a href='#L593'><span>593:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (593:10)
     Condition C2 --> (593:27)
     Condition C3 --> (593:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { T,  -,  T  = T      }
  4 { F,  T,  F  = F      }
  5 { F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>5.50M</pre></td><td class='code'><pre>      HandlePhysRegDef(i, nullptr, Defs);</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>bool LiveVariables::runOnMachineFunction(MachineFunction &amp;mf) {</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  MF = &amp;mf;</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  MRI = &amp;mf.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  TRI = MF-&gt;getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  const unsigned NumRegs = TRI-&gt;getNumSupportedRegs(mf);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  PhysRegDef.assign(NumRegs, nullptr);</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  PhysRegUse.assign(NumRegs, nullptr);</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  PHIVarInfo.resize(MF-&gt;getNumBlockIDs());</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: LiveIntervals will be updated to remove its dependence on</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LiveVariables to improve compilation time and eliminate bizarre pass</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // dependencies. Until then, we can&apos;t change much in -O0.</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  if (!MRI-&gt;isSSA())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>696k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;regalloc=... not currently supported with -O0&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  analyzePHINodes(mf);</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Calculate live variable information in depth first order on the CFG of the</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // function.  This guarantees that we will see the definition of a virtual</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register before its uses due to dominance properties of SSA (except for PHI</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // nodes, which are treated as a special case).</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  MachineBasicBlock *Entry = &amp;MF-&gt;front();</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  df_iterator_default_set&lt;MachineBasicBlock*,16&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>  for (MachineBasicBlock *MBB : depth_first_ext(Entry, Visited)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L622' href='#L622'><span>622:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>922k</span>, <span class='None'>False</span>: <span class='covered-line'>696k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>    runOnBlock(MBB, NumRegs);</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>    PhysRegDef.assign(NumRegs, nullptr);</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>    PhysRegUse.assign(NumRegs, nullptr);</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Convert and transfer the dead / killed information we have gathered into</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VirtRegInfo onto MI&apos;s.</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>8.45M</pre></td><td class='code'><pre>  for (unsigned i = 0, e1 = VirtRegInfo.size(); i != e1; <div class='tooltip'>++i<span class='tooltip-content'>7.75M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.75M</span>, <span class='None'>False</span>: <span class='covered-line'>696k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>7.75M</pre></td><td class='code'><pre>    const Register Reg = Register::index2VirtReg(i);</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>13.6M</pre></td><td class='code'><pre>    for (unsigned j = 0, e2 = VirtRegInfo[Reg].Kills.size(); j != e2; <div class='tooltip'>++j<span class='tooltip-content'>5.85M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.85M</span>, <span class='None'>False</span>: <span class='covered-line'>7.75M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>5.85M</pre></td><td class='code'><pre>      if (VirtRegInfo[Reg].Kills[j] == MRI-&gt;getVRegDef(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73.0k</span>, <span class='None'>False</span>: <span class='covered-line'>5.78M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>73.0k</pre></td><td class='code'><pre>        VirtRegInfo[Reg].Kills[j]-&gt;addRegisterDead(Reg, TRI);</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>5.78M</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>5.78M</pre></td><td class='code'><pre>        VirtRegInfo[Reg].Kills[j]-&gt;addRegisterKilled(Reg, TRI);</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>7.75M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check to make sure there are no unreachable blocks in the MC CFG for the</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // function.  If so, it is due to a bug in the instruction selector or some</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // other part of the code generator if this happens.</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  for (const MachineBasicBlock &amp;MBB : *MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>922k</span>, <span class='None'>False</span>: <span class='covered-line'>696k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>922k</pre></td><td class='code'><pre>    assert(Visited.contains(&amp;MBB) &amp;&amp; &quot;unreachable basic block found&quot;);</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  PhysRegDef.clear();</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  PhysRegUse.clear();</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  PHIVarInfo.clear();</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>void LiveVariables::recomputeForSingleDefVirtReg(Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  assert(Reg.isVirtual());</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  VarInfo &amp;VI = getVarInfo(Reg);</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  VI.AliveBlocks.clear();</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  VI.Kills.clear();</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  MachineInstr &amp;DefMI = *MRI-&gt;getUniqueVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  MachineBasicBlock &amp;DefBB = *DefMI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Initialize a worklist of BBs that Reg is live-to-end of. (Here</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // &quot;live-to-end&quot; means Reg is live at the end of a block even if it is only</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // live because of phi uses in a successor. This is different from isLiveOut()</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which does not consider phi uses.)</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  SmallVector&lt;MachineBasicBlock *&gt; LiveToEndBlocks;</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  SparseBitVector&lt;&gt; UseBlocks;</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  unsigned NumRealUses = 0;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>  for (auto &amp;UseMO : MRI-&gt;use_nodbg_operands(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.61k</span>, <span class='None'>False</span>: <span class='covered-line'>5.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>    UseMO.setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>    if (!UseMO.readsReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L674' href='#L674'><span>674:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>    ++NumRealUses;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>    MachineInstr &amp;UseMI = *UseMO.getParent();</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>    MachineBasicBlock &amp;UseBB = *UseMI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>    UseBlocks.set(UseBB.getNumber());</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>    if (UseMI.isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L680' href='#L680'><span>680:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='None'>False</span>: <span class='covered-line'>6.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If Reg is used in a phi then it is live-to-end of the corresponding</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // predecessor.</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>      unsigned Idx = UseMO.getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>      LiveToEndBlocks.push_back(UseMI.getOperand(Idx + 1).getMBB());</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>6.52k</pre></td><td class='code'><pre>    } else if (&amp;UseBB == &amp;DefBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.17k</span>, <span class='None'>False</span>: <span class='covered-line'>344</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // A non-phi use in the same BB as the single def must come after the def.</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>6.17k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Otherwise Reg must be live-to-end of all predecessors.</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>      LiveToEndBlocks.append(UseBB.pred_begin(), UseBB.pred_end());</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>6.61k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle the case where all uses have been removed.</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  if (NumRealUses == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>4.68k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    VI.Kills.push_back(&amp;DefMI);</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    DefMI.addRegisterDead(Reg, nullptr);</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>4.68k</pre></td><td class='code'><pre>  DefMI.clearRegisterDeads(Reg);</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Iterate over the worklist adding blocks to AliveBlocks.</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>4.68k</pre></td><td class='code'><pre>  bool LiveToEndOfDefBB = false;</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>6.17k</pre></td><td class='code'><pre>  while (!LiveToEndBlocks.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49k</span>, <span class='None'>False</span>: <span class='covered-line'>4.68k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>    MachineBasicBlock &amp;BB = *LiveToEndBlocks.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>    if (&amp;BB == &amp;DefBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>365</span>, <span class='None'>False</span>: <span class='covered-line'>1.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>365</pre></td><td class='code'><pre>      LiveToEndOfDefBB = true;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>365</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>365</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>    if (VI.AliveBlocks.test(BB.getNumber()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L709' href='#L709'><span>709:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>490</span>, <span class='None'>False</span>: <span class='covered-line'>637</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>490</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>    VI.AliveBlocks.set(BB.getNumber());</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>    LiveToEndBlocks.append(BB.pred_begin(), BB.pred_end());</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>637</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Recompute kill flags. For each block in which Reg is used but is not</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // live-through, find the last instruction that uses Reg. Ignore phi nodes</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // because they should not be included in Kills.</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>  for (unsigned UseBBNum : UseBlocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L718' href='#L718'><span>718:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.97k</span>, <span class='None'>False</span>: <span class='covered-line'>4.68k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>    if (VI.AliveBlocks.test(UseBBNum))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L719' href='#L719'><span>719:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129</span>, <span class='None'>False</span>: <span class='covered-line'>4.85k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>4.85k</pre></td><td class='code'><pre>    MachineBasicBlock &amp;UseBB = *MF-&gt;getBlockNumbered(UseBBNum);</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>4.85k</pre></td><td class='code'><pre>    if (&amp;UseBB == &amp;DefBB &amp;&amp; <div class='tooltip'>LiveToEndOfDefBB<span class='tooltip-content'>4.61k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L722' href='#L722'><span>722:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.61k</span>, <span class='None'>False</span>: <span class='covered-line'>231</span>]
  Branch (<span class='line-number'><a name='L722' href='#L722'><span>722:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178</span>, <span class='None'>False</span>: <span class='covered-line'>4.44k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L722'><span>722:9</span></a></span>) to (<span class='line-number'><a href='#L722'><span>722:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (722:9)
     Condition C2 --> (722:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>37.5k</pre></td><td class='code'><pre>    <div class='tooltip'>for (auto &amp;MI : reverse(UseBB))<span class='tooltip-content'>4.67k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L724' href='#L724'><span>724:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.5k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>37.5k</pre></td><td class='code'><pre>      if (MI.isDebugOrPseudoInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L725' href='#L725'><span>725:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>37.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>37.5k</pre></td><td class='code'><pre>      if (MI.isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L727' href='#L727'><span>727:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>37.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>37.4k</pre></td><td class='code'><pre>      if (MI.readsVirtualRegister(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.60k</span>, <span class='None'>False</span>: <span class='covered-line'>32.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>        assert(!MI.killsRegister(Reg));</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>        MI.addRegisterKilled(Reg, nullptr);</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>        VI.Kills.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>4.60k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>37.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>4.68k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// replaceKillInstruction - Update register kill info by replacing a kill</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction with a new one.</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveVariables::replaceKillInstruction(Register Reg, MachineInstr &amp;OldMI,</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>356k</pre></td><td class='code'><pre>                                           MachineInstr &amp;NewMI) {</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>356k</pre></td><td class='code'><pre>  VarInfo &amp;VI = getVarInfo(Reg);</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>356k</pre></td><td class='code'><pre>  std::replace(VI.Kills.begin(), VI.Kills.end(), &amp;OldMI, &amp;NewMI);</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>356k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// removeVirtualRegistersKilled - Remove all killed info for the specified</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction.</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>82.4k</pre></td><td class='code'><pre>void LiveVariables::removeVirtualRegistersKilled(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>444k</pre></td><td class='code'><pre>  for (MachineOperand &amp;MO : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>444k</span>, <span class='None'>False</span>: <span class='covered-line'>82.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>444k</pre></td><td class='code'><pre>    if (MO.isReg() &amp;&amp; <div class='tooltip'>MO.isKill()<span class='tooltip-content'>263k</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L751' href='#L751'><span>751:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>263k</span>, <span class='None'>False</span>: <span class='covered-line'>181k</span>]
  Branch (<span class='line-number'><a name='L751' href='#L751'><span>751:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>263k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L751'><span>751:9</span></a></span>) to (<span class='line-number'><a href='#L751'><span>751:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (751:9)
     Condition C2 --> (751:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MO.setIsKill(false);</span></pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Register Reg = MO.getReg();</span></pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>Reg.isVirtual()</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L754' href='#L754'><span>754:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        bool removed = getVarInfo(Reg).removeKill(MI);</span></pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        assert(removed &amp;&amp; &quot;kill not in register&apos;s VarInfo?&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>(void)removed;</span></pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>444k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>82.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// analyzePHINodes - Gather information about the PHI nodes in here. In</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// particular, we want to map the variable information of a virtual register</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// which is used in a PHI node. We map that to the BB the vreg is coming from.</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>void LiveVariables::analyzePHINodes(const MachineFunction&amp; Fn) {</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>  for (const auto &amp;MBB : Fn)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L768' href='#L768'><span>768:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>922k</span>, <span class='None'>False</span>: <span class='covered-line'>696k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>996k</pre></td><td class='code'><pre>    <div class='tooltip'>for (const auto &amp;BBI : MBB)<span class='tooltip-content'>922k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L769' href='#L769'><span>769:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>996k</span>, <span class='None'>False</span>: <span class='covered-line'>11.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>996k</pre></td><td class='code'><pre>      if (!BBI.isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L770' href='#L770'><span>770:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>910k</span>, <span class='None'>False</span>: <span class='covered-line'>85.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>910k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>273k</pre></td><td class='code'><pre>      <div class='tooltip'>for (unsigned i = 1, e = BBI.getNumOperands(); <span class='tooltip-content'>85.5k</span></div>i != e; <div class='tooltip'>i += 2<span class='tooltip-content'>187k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L772' href='#L772'><span>772:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187k</span>, <span class='None'>False</span>: <span class='covered-line'>85.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>187k</pre></td><td class='code'><pre>        if (BBI.getOperand(i).readsReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L773' href='#L773'><span>773:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184k</span>, <span class='None'>False</span>: <span class='covered-line'>3.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>          PHIVarInfo[BBI.getOperand(i + 1).getMBB()-&gt;getNumber()]</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>            .push_back(BBI.getOperand(i).getReg());</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>85.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>696k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LiveVariables::VarInfo::isLiveIn(const MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>17.7k</pre></td><td class='code'><pre>                                      Register Reg, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>17.7k</pre></td><td class='code'><pre>  unsigned Num = MBB.getNumber();</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reg is live-through.</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>17.7k</pre></td><td class='code'><pre>  if (AliveBlocks.test(Num))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L784' href='#L784'><span>784:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.35k</span>, <span class='None'>False</span>: <span class='covered-line'>15.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Registers defined in MBB cannot be live in.</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>  const MachineInstr *Def = MRI.getVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>  if (Def &amp;&amp; Def-&gt;getParent() == &amp;MBB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L789' href='#L789'><span>789:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.3k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L789' href='#L789'><span>789:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>15.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L789'><span>789:7</span></a></span>) to (<span class='line-number'><a href='#L789'><span>789:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (789:7)
     Condition C2 --> (789:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> // Reg was not defined in MBB, was it killed here?</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>  return findKill(&amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>bool LiveVariables::isLiveOut(Register Reg, const MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>  LiveVariables::VarInfo &amp;VI = getVarInfo(Reg);</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>  SmallPtrSet&lt;const MachineBasicBlock *, 8&gt; Kills;</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>  for (MachineInstr *MI : VI.Kills)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L800' href='#L800'><span>800:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90.7k</span>, <span class='None'>False</span>: <span class='covered-line'>209k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>90.7k</pre></td><td class='code'><pre>    Kills.insert(MI-&gt;getParent());</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Loop over all of the successors of the basic block, checking to see if</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the value is either live in the block, or if it is killed in the block.</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>282k</pre></td><td class='code'><pre>  for (const MachineBasicBlock *SuccMBB : MBB.successors()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L805' href='#L805'><span>805:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>282k</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Is it alive in this successor?</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>282k</pre></td><td class='code'><pre>    unsigned SuccIdx = SuccMBB-&gt;getNumber();</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>282k</pre></td><td class='code'><pre>    if (VI.AliveBlocks.test(SuccIdx))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L808' href='#L808'><span>808:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.7k</span>, <span class='None'>False</span>: <span class='covered-line'>264k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>17.7k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Or is it live because there is a use in a successor that kills it?</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>264k</pre></td><td class='code'><pre>    if (Kills.count(SuccMBB))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L811' href='#L811'><span>811:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.7k</span>, <span class='None'>False</span>: <span class='covered-line'>247k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>17.7k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>264k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>209k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// addNewBlock - Add a new basic block BB as an empty succcessor to DomBB. All</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// variables that are live out of DomBB will be marked as passing live through</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB.</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveVariables::addNewBlock(MachineBasicBlock *BB,</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                MachineBasicBlock *DomBB,</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                MachineBasicBlock *SuccBB) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const unsigned NumNew = BB-&gt;getNumber();</span></pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  DenseSet&lt;unsigned&gt; Defs, Kills;</span></pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MachineBasicBlock::iterator BBI = SuccBB-&gt;begin(), BBE = SuccBB-&gt;end();</span></pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (; </span><span class='red'>BBI != BBE</span><span class='red'> &amp;&amp; </span><span class='red'>BBI-&gt;isPHI()</span><span class='red'>; </span><span class='red'>++BBI</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L829' href='#L829'><span>829:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L829' href='#L829'><span>829:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L829'><span>829:10</span></a></span>) to (<span class='line-number'><a href='#L829'><span>829:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (829:10)
     Condition C2 --> (829:24)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Record the def of the PHI node.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Defs.insert(BBI-&gt;getOperand(0).getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All registers used by PHI nodes in SuccBB must be live through BB.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (unsigned i = 1, e = BBI-&gt;getNumOperands(); </span><span class='red'>i != e</span><span class='red'>; </span><span class='red'>i += 2</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L834' href='#L834'><span>834:53</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>if (</span><span class='red'>BBI-&gt;getOperand(i+1).getMBB() == BB</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L835' href='#L835'><span>835:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>getVarInfo(BBI-&gt;getOperand(i).getReg()).AliveBlocks.set(NumNew)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Record all vreg defs and kills of all instructions in SuccBB.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (; </span><span class='red'>BBI != BBE</span><span class='red'>; </span><span class='red'>++BBI</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L840' href='#L840'><span>840:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (const MachineOperand &amp;Op : BBI-&gt;operands())</span><span class='red'> </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L841' href='#L841'><span>841:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>Op.isReg()</span><span class='red'> &amp;&amp; </span><span class='red'>Op.getReg().isVirtual()</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L842'><span>842:11</span></a></span>) to (<span class='line-number'><a href='#L842'><span>842:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (842:11)
     Condition C2 --> (842:25)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        if (</span><span class='red'>Op.isDef()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>Defs.insert(Op.getReg())</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        else </span><span class='red'>if (</span><span class='red'>Op.isKill()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L845' href='#L845'><span>845:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>Kills.insert(Op.getReg())</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Update info for all live variables<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (unsigned i = 0, e = MRI-&gt;getNumVirtRegs(); </span><span class='red'>i != e</span><span class='red'>; </span><span class='red'>++i</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L852' href='#L852'><span>852:51</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Register Reg = Register::index2VirtReg(i);</span></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the Defs is defined in the successor it can&apos;t be live in BB.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>Defs.count(Reg)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L856' href='#L856'><span>856:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the register is either killed in or live through SuccBB it&apos;s also live</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // through BB.</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>VarInfo &amp;VI = getVarInfo(Reg);</span></pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>Kills.count(Reg)</span><span class='red'> || </span><span class='red'>VI.AliveBlocks.test(SuccBB-&gt;getNumber())</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L862' href='#L862'><span>862:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L862' href='#L862'><span>862:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L862' href='#L862'><span>862:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L862'><span>862:9</span></a></span>) to (<span class='line-number'><a href='#L862'><span>862:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (862:9)
     Condition C2 --> (862:29)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>VI.AliveBlocks.set(NumNew)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// addNewBlock - Add a new basic block BB as an empty succcessor to DomBB. All</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// variables that are live out of DomBB will be marked as passing live through</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// BB. LiveInSets[BB] is *not* updated (because it is not needed during</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// PHIElimination).</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void LiveVariables::addNewBlock(MachineBasicBlock *BB,</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                MachineBasicBlock *DomBB,</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                MachineBasicBlock *SuccBB,</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>                                std::vector&lt;SparseBitVector&lt;&gt;&gt; &amp;LiveInSets) {</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>  const unsigned NumNew = BB-&gt;getNumber();</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>  SparseBitVector&lt;&gt; &amp;BV = LiveInSets[SuccBB-&gt;getNumber()];</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>39.0k</pre></td><td class='code'><pre>  for (unsigned R : BV) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L878' href='#L878'><span>878:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.0k</span>, <span class='None'>False</span>: <span class='covered-line'>11.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>39.0k</pre></td><td class='code'><pre>    Register VirtReg = Register::index2VirtReg(R);</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>39.0k</pre></td><td class='code'><pre>    LiveVariables::VarInfo &amp;VI = getVarInfo(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>39.0k</pre></td><td class='code'><pre>    VI.AliveBlocks.set(NumNew);</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>39.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All registers used by PHI nodes in SuccBB must be live through BB.</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>  for (MachineBasicBlock::iterator BBI = SuccBB-&gt;begin(),</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>         BBE = SuccBB-&gt;end();</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>       BBI != BBE &amp;&amp; <div class='tooltip'>BBI-&gt;isPHI()<span class='tooltip-content'>34.3k</span></div>; <div class='tooltip'>++BBI<span class='tooltip-content'>22.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L886' href='#L886'><span>886:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.3k</span>, <span class='None'>False</span>: <span class='covered-line'>125</span>]
  Branch (<span class='line-number'><a name='L886' href='#L886'><span>886:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.5k</span>, <span class='None'>False</span>: <span class='covered-line'>11.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L886'><span>886:8</span></a></span>) to (<span class='line-number'><a href='#L886'><span>886:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (886:8)
     Condition C2 --> (886:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>    for (unsigned i = 1, e = BBI-&gt;getNumOperands(); i != e; <div class='tooltip'>i += 2<span class='tooltip-content'>105k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L887' href='#L887'><span>887:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105k</span>, <span class='None'>False</span>: <span class='covered-line'>22.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>      if (BBI-&gt;getOperand(i + 1).getMBB() == BB &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L888' href='#L888'><span>888:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.6k</span>, <span class='None'>False</span>: <span class='covered-line'>83.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>          <div class='tooltip'>BBI-&gt;getOperand(i).readsReg()<span class='tooltip-content'>22.6k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L889' href='#L889'><span>889:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.5k</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L888'><span>888:11</span></a></span>) to (<span class='line-number'><a href='#L888'><span>889:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (888:11)
     Condition C2 --> (889:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>22.5k</pre></td><td class='code'><pre>        getVarInfo(BBI-&gt;getOperand(i).getReg())</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>22.5k</pre></td><td class='code'><pre>          .AliveBlocks.set(NumNew);</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>22.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>