
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015957                       # Number of seconds simulated
sim_ticks                                 15957259000                       # Number of ticks simulated
final_tick                                15957259000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55697                       # Simulator instruction rate (inst/s)
host_op_rate                                    96604                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19211529                       # Simulator tick rate (ticks/s)
host_mem_usage                                2043212                       # Number of bytes of host memory used
host_seconds                                   830.61                       # Real time elapsed on the host
sim_insts                                    46262077                       # Number of instructions simulated
sim_ops                                      80240037                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10359936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10359936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1243328                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1243328                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       161874                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             161874                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        19427                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             19427                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    649230297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            649230297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     77916138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            77916138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    727146435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           727146435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     161874                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     19427                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   161874                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   19427                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10359552                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1241600                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10359936                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1243328                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10074                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10091                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9643                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9357                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9839                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9677                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9714                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            10015                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10555                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10938                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10859                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9919                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10114                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1318                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1141                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1189                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1243                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1068                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              912                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1061                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1024                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1069                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1134                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1374                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1396                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1542                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1490                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1176                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1263                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15956147500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               161874                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               19427                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  80050                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  42291                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21170                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10425                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4694                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2009                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    815                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    283                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    104                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     23                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   289                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   351                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1108                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1221                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1214                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1200                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1203                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1204                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1204                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1194                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1201                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1192                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1197                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       102419                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   113.269608                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    87.978445                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   119.704371                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        73829     72.09%     72.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        18169     17.74%     89.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4354      4.25%     94.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2720      2.66%     96.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1660      1.62%     98.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1245      1.22%     99.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          214      0.21%     99.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          118      0.12%     99.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          110      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       102419                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1170                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    138.335043                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    49.507763                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1906.357267                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1169     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1170                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1170                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.581197                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.557538                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.901850                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             810     69.23%     69.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              52      4.44%     73.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             297     25.38%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              10      0.85%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1170                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4645718750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7680743750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 809340000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28700.66                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47450.66                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      649.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       77.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   649.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    77.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.68                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.88                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   74673                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   4174                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                46.13                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               21.49                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     88009.15                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   43.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               354136860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               188228205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              565909260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              46750320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1240343520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1487555790                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            36848640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5304830970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      240579840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        88705740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9554247135                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           598.739736                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12597449000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     14451750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    524776000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    338411000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    626518500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2820413250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11632688500                       # Time in different power states
system.mem_ctrls0_1.actEnergy               377149080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               200451900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              589828260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              54517680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1240343520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1538552550                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            35287680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5329990770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      194208000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        75702720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9636032160                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           603.865085                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12490056250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     13187250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    524740000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    297020000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    505656750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2927595250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11689059750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10327872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10327872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1233408                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1233408                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       161373                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             161373                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        19272                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             19272                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    647220929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            647220929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     77294478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            77294478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    724515407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           724515407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     161373                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     19272                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   161373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   19272                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10327296                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    576                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1231616                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10327872                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1233408                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9994                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10116                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10050                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9641                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9319                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9785                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9663                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9686                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9961                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10448                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10557                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10887                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10885                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9918                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10094                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1257                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1108                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1199                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1234                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1074                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              901                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1031                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1024                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1083                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1119                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1357                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1400                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1524                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1503                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1159                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1271                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15956670500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               161373                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               19272                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  80455                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  42103                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  20838                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10317                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4594                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1830                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    790                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    297                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     98                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     34                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   305                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   798                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1084                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1198                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1195                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1183                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1184                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1193                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1179                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       101568                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   113.797732                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    88.173607                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   120.975982                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        73001     71.87%     71.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        18223     17.94%     89.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4186      4.12%     93.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2740      2.70%     96.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1703      1.68%     98.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1254      1.23%     99.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          222      0.22%     99.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          113      0.11%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          126      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       101568                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1159                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    139.214840                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    49.619495                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1892.501770                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1157     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2048-4095            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1159                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1159                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.603969                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.579983                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.907283                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             789     68.08%     68.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              47      4.06%     72.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             317     27.35%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               5      0.43%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1159                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4586602750                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7612177750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 806820000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28423.95                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47173.95                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      647.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       77.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   647.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    77.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.66                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.06                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.10                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   74823                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   4212                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                46.37                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               21.86                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     88331.65                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   43.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               349767180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               185898075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              563545920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              46082160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1242802080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1488702060                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            37458240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5301055860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      258202080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        78053985                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9551682360                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           598.579102                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12594397250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     15309000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    525822000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    297237000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    672402250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2821577250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11624911500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               375464040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               199552485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              588593040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              54371520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1239728880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1538753190                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            35434080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5340070650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      184930080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        75446880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9632344845                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           603.634010                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12489702250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     13120000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    524468000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    298253500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    481469000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2928391250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11711557250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10341632                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10341632                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1236352                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1236352                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       161588                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             161588                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        19318                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             19318                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    648083233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            648083233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     77478971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            77478971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    725562203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           725562203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     161588                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     19318                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   161588                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   19318                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10341056                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    576                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1234944                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10341632                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1236352                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10341                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9989                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10111                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            10060                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9620                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9310                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9810                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9701                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9730                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9942                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10494                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10548                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10905                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10970                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9959                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10089                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1255                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1104                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1212                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1213                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1049                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              890                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1037                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1019                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1089                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1114                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1393                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1404                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1577                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1503                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1168                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1269                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15956317000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               161588                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               19318                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  80202                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  42284                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21067                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10209                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4658                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1986                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    765                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    264                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     88                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   307                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   374                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   790                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1102                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1194                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1211                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1194                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1197                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1194                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1204                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1196                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1192                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1180                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1184                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1193                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1185                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1190                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1178                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    34                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       101895                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   113.599607                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    88.079186                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   120.823456                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        73373     72.01%     72.01% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        18201     17.86%     89.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4279      4.20%     94.07% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2641      2.59%     96.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1700      1.67%     98.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1238      1.21%     99.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          212      0.21%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          113      0.11%     99.86% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          138      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       101895                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1161                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    139.165375                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    49.954660                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1907.946504                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1159     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1161                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1161                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.620155                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.594995                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.930095                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             789     67.96%     67.96% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              41      3.53%     71.49% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             314     27.05%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              17      1.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1161                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4685893750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7715500000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 807895000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29000.64                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47750.64                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      648.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       77.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   648.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    77.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.67                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.06                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.07                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   74681                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   4292                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                46.22                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               22.22                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     88202.25                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   43.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               349931400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               185985360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              563645880                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              45826380                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1243416720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1496674080                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            37441440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5292051570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      256197600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        80994270                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9552363360                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           598.621778                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12577375250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     15701000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    526076000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    304581250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    667334500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2838066750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11605499500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               377648880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               200706165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              590028180                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              54898740                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1239728880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1536845400                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            35467680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5320962540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      203273280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        75022380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9634582125                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           603.774215                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12493437750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     13746250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    524480000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    296487750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    529175750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2923840250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11669529000                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10353280                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10353280                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1238976                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1238976                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       161770                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             161770                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        19359                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             19359                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    648813183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            648813183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     77643410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            77643410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    726456593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           726456593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     161770                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     19359                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   161770                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   19359                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10352896                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1237760                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10353280                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1238976                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10391                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10040                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            10096                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            10070                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9624                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9283                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9795                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9668                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9763                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            10014                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10484                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10553                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10920                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10927                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10008                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10128                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1286                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1133                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1185                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1222                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1058                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              877                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1049                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1038                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1111                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1140                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1373                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1392                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1562                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1473                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1196                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1245                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15956931500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               161770                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               19359                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  80463                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  42560                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  20946                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10135                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4674                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1913                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    687                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    272                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     82                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     24                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   272                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   318                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   764                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1117                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1192                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1220                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1221                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1208                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1211                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1205                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1203                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1202                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1197                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1201                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1206                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1194                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1191                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1186                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    31                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       102313                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   113.282496                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    87.878303                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   120.430075                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        73933     72.26%     72.26% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        18011     17.60%     89.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4325      4.23%     94.09% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2646      2.59%     96.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1692      1.65%     98.33% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1247      1.22%     99.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          214      0.21%     99.76% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          115      0.11%     99.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          130      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       102313                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1170                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    138.255556                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    49.640326                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1884.428724                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1169     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1170                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1170                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.529915                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.507348                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.881059                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             847     72.39%     72.39% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              37      3.16%     75.56% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             275     23.50%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              11      0.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1170                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4663971750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7697046750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 808820000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28831.95                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47581.95                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      648.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       77.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   648.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    77.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.67                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.22                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   74551                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   4234                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                46.09                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               21.87                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     88097.06                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   43.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               351730680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               186945495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              563824380                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              46186560                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1240958160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1488071070                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            37442880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5314914840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      237308160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        84189690                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9551811045                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           598.587119                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12595721750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     14419500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    525030000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    322408750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    617968250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2821332250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11656100250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               378826980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               201332340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              591170580                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              54768240                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1240958160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1548881520                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            36129120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5318446560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      191274240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        78754500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9640542240                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           604.147720                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12466725250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     13774000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    525006000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    305135250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    497930750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2951479500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11663933500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                121                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       31697583                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3751321                       # Number of instructions committed
system.cpu00.committedOps                     6439358                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6367301                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu00.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       509857                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6367301                       # number of integer instructions
system.cpu00.num_fp_insts                       72618                       # number of float instructions
system.cpu00.num_int_register_reads          12699658                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5467474                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3449806                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2758215                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1541691                       # number of memory refs
system.cpu00.num_load_insts                   1136415                       # Number of load instructions
system.cpu00.num_store_insts                   405276                       # Number of store instructions
system.cpu00.num_idle_cycles             215460.413066                       # Number of idle cycles
system.cpu00.num_busy_cycles             31482122.586934                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.993203                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.006797                       # Percentage of idle cycles
system.cpu00.Branches                          580803                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22467      0.35%      0.35% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4769448     74.07%     74.42% # Class of executed instruction
system.cpu00.op_class::IntMult                  16832      0.26%     74.68% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36992      0.57%     75.25% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51928      0.81%     76.06% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.06% # Class of executed instruction
system.cpu00.op_class::MemRead                1121372     17.41%     93.47% # Class of executed instruction
system.cpu00.op_class::MemWrite                403447      6.27%     99.74% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6439358                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                121                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       29443566                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3684895                       # Number of instructions committed
system.cpu01.committedOps                     6319360                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             6247303                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu01.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       499142                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    6247303                       # number of integer instructions
system.cpu01.num_fp_insts                       72618                       # number of float instructions
system.cpu01.num_int_register_reads          12473192                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          5368904                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3390882                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2704627                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1504528                       # number of memory refs
system.cpu01.num_load_insts                   1109982                       # Number of load instructions
system.cpu01.num_store_insts                   394546                       # Number of store instructions
system.cpu01.num_idle_cycles             2279640.831460                       # Number of idle cycles
system.cpu01.num_busy_cycles             27163925.168540                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.922576                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.077424                       # Percentage of idle cycles
system.cpu01.Branches                          570105                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4686613     74.16%     74.52% # Class of executed instruction
system.cpu01.op_class::IntMult                  16832      0.27%     74.78% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36992      0.59%     75.37% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51928      0.82%     76.19% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     76.19% # Class of executed instruction
system.cpu01.op_class::MemRead                1094939     17.33%     93.52% # Class of executed instruction
system.cpu01.op_class::MemWrite                392717      6.21%     99.73% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  6319360                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                127                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       31914518                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   4105949                       # Number of instructions committed
system.cpu02.committedOps                     6988473                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             6916373                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu02.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       548728                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    6916373                       # number of integer instructions
system.cpu02.num_fp_insts                       72664                       # number of float instructions
system.cpu02.num_int_register_reads          13786575                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5938768                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3663852                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2952314                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1752030                       # number of memory refs
system.cpu02.num_load_insts                   1307905                       # Number of load instructions
system.cpu02.num_store_insts                   444125                       # Number of store instructions
system.cpu02.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu02.num_busy_cycles             31914517.998000                       # Number of busy cycles
system.cpu02.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu02.Branches                          619743                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22474      0.32%      0.32% # Class of executed instruction
system.cpu02.op_class::IntAlu                 5108168     73.09%     73.42% # Class of executed instruction
system.cpu02.op_class::IntMult                  16838      0.24%     73.66% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36999      0.53%     74.19% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51964      0.74%     74.93% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     74.93% # Class of executed instruction
system.cpu02.op_class::MemRead                1292858     18.50%     93.43% # Class of executed instruction
system.cpu02.op_class::MemWrite                442296      6.33%     99.76% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6988473                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                103                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       24555709                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3156421                       # Number of instructions committed
system.cpu03.committedOps                     5495667                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5423739                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu03.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       440175                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5423739                       # number of integer instructions
system.cpu03.num_fp_insts                       72480                       # number of float instructions
system.cpu03.num_int_register_reads          10846063                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4663374                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3065796                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2410570                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1192023                       # number of memory refs
system.cpu03.num_load_insts                    856370                       # Number of load instructions
system.cpu03.num_store_insts                   335653                       # Number of store instructions
system.cpu03.num_idle_cycles             5662024.174339                       # Number of idle cycles
system.cpu03.num_busy_cycles             18893684.825661                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.769421                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.230579                       # Percentage of idle cycles
system.cpu03.Branches                          510931                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4175593     75.98%     76.39% # Class of executed instruction
system.cpu03.op_class::IntMult                  16814      0.31%     76.69% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.67%     77.37% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51820      0.94%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::MemRead                 841339     15.31%     93.62% # Class of executed instruction
system.cpu03.op_class::MemWrite                333824      6.07%     99.69% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5495667                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                109                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       31698017                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3607628                       # Number of instructions committed
system.cpu04.committedOps                     6247272                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             6175301                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu04.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       500230                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    6175301                       # number of integer instructions
system.cpu04.num_fp_insts                       72526                       # number of float instructions
system.cpu04.num_int_register_reads          12299509                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5294796                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3396360                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2710569                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1452609                       # number of memory refs
system.cpu04.num_load_insts                   1056940                       # Number of load instructions
system.cpu04.num_store_insts                   395669                       # Number of store instructions
system.cpu04.num_idle_cycles             215032.307287                       # Number of idle cycles
system.cpu04.num_busy_cycles             31482984.692713                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.993216                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.006784                       # Percentage of idle cycles
system.cpu04.Branches                          571066                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22453      0.36%      0.36% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4666556     74.70%     75.06% # Class of executed instruction
system.cpu04.op_class::IntMult                  16820      0.27%     75.33% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36978      0.59%     75.92% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51856      0.83%     76.75% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     76.75% # Class of executed instruction
system.cpu04.op_class::MemRead                1041905     16.68%     93.43% # Class of executed instruction
system.cpu04.op_class::MemWrite                393840      6.30%     99.73% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15035      0.24%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  6247272                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                109                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       26904009                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3328977                       # Number of instructions committed
system.cpu05.committedOps                     5770209                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5698238                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu05.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       460547                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5698238                       # number of integer instructions
system.cpu05.num_fp_insts                       72526                       # number of float instructions
system.cpu05.num_int_register_reads          11384774                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4897097                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3178104                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2512157                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1293296                       # number of memory refs
system.cpu05.num_load_insts                    937309                       # Number of load instructions
system.cpu05.num_store_insts                   355987                       # Number of store instructions
system.cpu05.num_idle_cycles             4223870.129448                       # Number of idle cycles
system.cpu05.num_busy_cycles             22680138.870552                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.843002                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.156998                       # Percentage of idle cycles
system.cpu05.Branches                          531384                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4348806     75.37%     75.76% # Class of executed instruction
system.cpu05.op_class::IntMult                  16820      0.29%     76.05% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36978      0.64%     76.69% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51856      0.90%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::MemRead                 922274     15.98%     93.57% # Class of executed instruction
system.cpu05.op_class::MemWrite                354158      6.14%     99.71% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5770209                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                109                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31701554                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3635222                       # Number of instructions committed
system.cpu06.committedOps                     6271659                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6199688                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu06.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       499588                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6199688                       # number of integer instructions
system.cpu06.num_fp_insts                       72526                       # number of float instructions
system.cpu06.num_int_register_reads          12359645                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5320465                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3392824                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2707369                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1471446                       # number of memory refs
system.cpu06.num_load_insts                   1076408                       # Number of load instructions
system.cpu06.num_store_insts                   395038                       # Number of store instructions
system.cpu06.num_idle_cycles             211542.903735                       # Number of idle cycles
system.cpu06.num_busy_cycles             31490011.096265                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.993327                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.006673                       # Percentage of idle cycles
system.cpu06.Branches                          570415                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22453      0.36%      0.36% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4672106     74.50%     74.85% # Class of executed instruction
system.cpu06.op_class::IntMult                  16820      0.27%     75.12% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36978      0.59%     75.71% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51856      0.83%     76.54% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     76.54% # Class of executed instruction
system.cpu06.op_class::MemRead                1061373     16.92%     93.46% # Class of executed instruction
system.cpu06.op_class::MemWrite                393209      6.27%     99.73% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15035      0.24%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6271659                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12104942                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664791                       # Number of instructions committed
system.cpu07.committedOps                     4697640                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625755                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378919                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625755                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290099                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987916                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728651                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104479                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905229                       # number of memory refs
system.cpu07.num_load_insts                    630856                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7513626.511100                       # Number of idle cycles
system.cpu07.num_busy_cycles             4591315.488900                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379293                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620707                       # Percentage of idle cycles
system.cpu07.Branches                          449668                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664422     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615829     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697640                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                103                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       24610118                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3164920                       # Number of instructions committed
system.cpu08.committedOps                     5509246                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5437318                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu08.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       441191                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5437318                       # number of integer instructions
system.cpu08.num_fp_insts                       72480                       # number of float instructions
system.cpu08.num_int_register_reads          10872694                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4674921                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3071379                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2415660                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1197025                       # number of memory refs
system.cpu08.num_load_insts                    860346                       # Number of load instructions
system.cpu08.num_store_insts                   336679                       # Number of store instructions
system.cpu08.num_idle_cycles             5632613.532097                       # Number of idle cycles
system.cpu08.num_busy_cycles             18977504.467903                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.771126                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.228874                       # Percentage of idle cycles
system.cpu08.Branches                          511937                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4184170     75.95%     76.36% # Class of executed instruction
system.cpu08.op_class::IntMult                  16814      0.31%     76.66% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36971      0.67%     77.33% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51820      0.94%     78.27% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     78.27% # Class of executed instruction
system.cpu08.op_class::MemRead                 845315     15.34%     93.62% # Class of executed instruction
system.cpu08.op_class::MemWrite                334850      6.08%     99.69% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5509246                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19384508                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2818394                       # Number of instructions committed
system.cpu09.committedOps                     4960920                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4889035                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400855                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4889035                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9794894                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4207326                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2849270                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2214213                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      993084                       # number of memory refs
system.cpu09.num_load_insts                    696719                       # Number of load instructions
system.cpu09.num_store_insts                   296365                       # Number of store instructions
system.cpu09.num_idle_cycles             7610582.716889                       # Number of idle cycles
system.cpu09.num_busy_cycles             11773925.283111                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.607388                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.392612                       # Percentage of idle cycles
system.cpu09.Branches                          471546                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3839847     77.40%     77.85% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::MemRead                 681692     13.74%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294536      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4960920                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       19451280                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2819260                       # Number of instructions committed
system.cpu10.committedOps                     4962391                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4890506                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       400976                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4890506                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads           9797772                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4208555                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2849926                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2214837                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      993606                       # number of memory refs
system.cpu10.num_load_insts                    697101                       # Number of load instructions
system.cpu10.num_store_insts                   296505                       # Number of store instructions
system.cpu10.num_idle_cycles             7596101.939197                       # Number of idle cycles
system.cpu10.num_busy_cycles             11855178.060803                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.609481                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.390519                       # Percentage of idle cycles
system.cpu10.Branches                          471648                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3840796     77.40%     77.85% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.74%     78.93% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu10.op_class::MemRead                 682074     13.74%     93.72% # Class of executed instruction
system.cpu10.op_class::MemWrite                294676      5.94%     99.66% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4962391                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                115                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29243654                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3526091                       # Number of instructions committed
system.cpu11.committedOps                     6083667                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             6011653                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu11.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       483790                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    6011653                       # number of integer instructions
system.cpu11.num_fp_insts                       72572                       # number of float instructions
system.cpu11.num_int_register_reads          11999933                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5163992                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3306202                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2628100                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1409028                       # number of memory refs
system.cpu11.num_load_insts                   1029834                       # Number of load instructions
system.cpu11.num_store_insts                   379194                       # Number of store instructions
system.cpu11.num_idle_cycles             2447344.583135                       # Number of idle cycles
system.cpu11.num_busy_cycles             26796309.416865                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.916312                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.083688                       # Percentage of idle cycles
system.cpu11.Branches                          554708                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4546476     74.73%     75.10% # Class of executed instruction
system.cpu11.op_class::IntMult                  16826      0.28%     75.38% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36985      0.61%     75.99% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51892      0.85%     76.84% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.84% # Class of executed instruction
system.cpu11.op_class::MemRead                1014795     16.68%     93.52% # Class of executed instruction
system.cpu11.op_class::MemWrite                377365      6.20%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6083667                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                 97                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       22095873                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   2996448                       # Number of instructions committed
system.cpu12.committedOps                     5242754                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5170869                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu12.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       421611                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5170869                       # number of integer instructions
system.cpu12.num_fp_insts                       72434                       # number of float instructions
system.cpu12.num_int_register_reads          10348716                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4447648                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            2963430                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2317989                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1097944                       # number of memory refs
system.cpu12.num_load_insts                    780827                       # Number of load instructions
system.cpu12.num_store_insts                   317117                       # Number of store instructions
system.cpu12.num_idle_cycles             6797894.706813                       # Number of idle cycles
system.cpu12.num_busy_cycles             15297978.293187                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.692346                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.307654                       # Percentage of idle cycles
system.cpu12.Branches                          492306                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4016821     76.62%     77.04% # Class of executed instruction
system.cpu12.op_class::IntMult                  16802      0.32%     77.37% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36964      0.71%     78.07% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51784      0.99%     79.06% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     79.06% # Class of executed instruction
system.cpu12.op_class::MemRead                 765800     14.61%     93.66% # Class of executed instruction
system.cpu12.op_class::MemWrite                315288      6.01%     99.68% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5242754                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       22046275                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3001760                       # Number of instructions committed
system.cpu13.committedOps                     5251421                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5179536                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       422282                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5179536                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads          10365592                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4454973                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2967119                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2321347                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1101042                       # number of memory refs
system.cpu13.num_load_insts                    783251                       # Number of load instructions
system.cpu13.num_store_insts                   317791                       # Number of store instructions
system.cpu13.num_idle_cycles             6816897.531565                       # Number of idle cycles
system.cpu13.num_busy_cycles             15229377.468435                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.690791                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.309209                       # Percentage of idle cycles
system.cpu13.Branches                          492974                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4022390     76.60%     77.02% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.32%     77.34% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.70%     78.05% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      0.99%     79.03% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     79.03% # Class of executed instruction
system.cpu13.op_class::MemRead                 768224     14.63%     93.66% # Class of executed instruction
system.cpu13.op_class::MemWrite                315962      6.02%     99.68% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5251421                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4657887                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15957259000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4292467                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              574891                       # Transaction distribution
system.piobus.trans_dist::ReadResp             574891                       # Transaction distribution
system.piobus.trans_dist::WriteReq                468                       # Transaction distribution
system.piobus.trans_dist::WriteResp               468                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       133976                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       133976                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       123278                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       123278                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       172698                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       172698                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        64756                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        64756                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       124674                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       124674                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        84992                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        84992                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       124022                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       124022                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3732                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3732                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        65762                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        65762                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25610                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25610                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        25712                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        25712                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       108098                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       108098                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        46370                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        46370                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        47038                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        47038                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1150718                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       535904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       535904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       493112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       493112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       690792                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       690792                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       259024                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       259024                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       498696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       498696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       339968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       339968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       496088                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       496088                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14928                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14928                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       263048                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       263048                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       102440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       102440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       102848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       102848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       432392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       432392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       185480                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       185480                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       188152                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       188152                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4602872                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           486744000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           316188500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          146210500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          134193500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          184275000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              1.2                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           71486500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.4                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         140626000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          94704000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         137900000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3709500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          72635000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28399000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          28441500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         121319500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          51369500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          52352000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.3                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4915694                       # delay histogram for all message
system.ruby.delayHist::mean                 13.260934                       # delay histogram for all message
system.ruby.delayHist::gmean                11.766886                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.087476                       # delay histogram for all message
system.ruby.delayHist                    |      679779     13.83%     13.83% |     3273262     66.59%     80.42% |      320734      6.52%     86.94% |      457320      9.30%     96.24% |      184498      3.75%    100.00% |          99      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4915694                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78818100                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011253                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78808118     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78818100                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78818100                      
system.ruby.latency_hist_seqr::mean          3.403300                      
system.ruby.latency_hist_seqr::gmean         1.492008                      
system.ruby.latency_hist_seqr::stdev        18.627676                      
system.ruby.latency_hist_seqr            |    78786329     99.96%     99.96% |       20272      0.03%     99.99% |       10580      0.01%    100.00% |         718      0.00%    100.00% |         173      0.00%    100.00% |          21      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78818100                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77974381                      
system.ruby.hit_latency_hist_seqr::mean      1.762741                      
system.ruby.hit_latency_hist_seqr::gmean     1.422564                      
system.ruby.hit_latency_hist_seqr::stdev     1.306311                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    58149629     74.58%     74.58% |           0      0.00%     74.58% |           0      0.00%     74.58% |    19824752     25.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77974381                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       843719                      
system.ruby.miss_latency_hist_seqr::mean   155.019630                      
system.ruby.miss_latency_hist_seqr::gmean   122.106233                      
system.ruby.miss_latency_hist_seqr::stdev    94.979040                      
system.ruby.miss_latency_hist_seqr       |      811948     96.23%     96.23% |       20272      2.40%     98.64% |       10580      1.25%     99.89% |         718      0.09%     99.98% |         173      0.02%    100.00% |          21      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       843719                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1391289                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        84127                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1475416                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4938075                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1738                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4939813                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1364284                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        79318                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1443602                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4842002                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1708                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4843710                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits       951634                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        29829                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       981463                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3791174                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1672                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3792846                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1284680                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        71012                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1355692                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4661966                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1756                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4663722                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1035270                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        40202                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1075472                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4008151                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2492                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4010643                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1037742                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        40494                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1078236                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4015730                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1710                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4017440                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1561207                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses       105187                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1666394                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      5362223                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1740                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      5363963                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1110747                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        49611                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1160358                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4205161                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1697                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4206858                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1311606                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        79379                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1390985                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4796006                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1722                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4797728                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1191937                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        59576                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1251513                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4418436                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1732                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4420168                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1331067                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        79081                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1410148                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4811321                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1728                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4813049                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884766                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19310                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904076                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581402                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583067                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1114746                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        50111                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1164857                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4215766                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1687                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4217453                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       951045                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29947                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       980992                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3789926                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1710                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3791636                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        12050                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        40593                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        52643                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12156                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        40376                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        52532                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12104                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        40466                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        52570                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12603                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        40529                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        53132                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        13586                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        40671                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        54257                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12547                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        40683                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        53230                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        13154                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        40711                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        53865                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11494                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        40545                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        52039                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12189                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        40317                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        52506                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12037                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        40525                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        52562                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        12108                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        40290                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        52398                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11580                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        40530                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        52110                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11779                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        40541                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        52320                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12014                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        40617                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        52631                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        12030                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        40740                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        52770                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11908                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        40246                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        52154                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2375960                      
system.ruby.network.routers00.buffer_writes      2375960                      
system.ruby.network.routers00.sw_input_arbiter_activity      2392363                      
system.ruby.network.routers00.sw_output_arbiter_activity      2375960                      
system.ruby.network.routers00.crossbar_activity      2375960                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3076134                      
system.ruby.network.routers01.buffer_writes      3076134                      
system.ruby.network.routers01.sw_input_arbiter_activity      3106706                      
system.ruby.network.routers01.sw_output_arbiter_activity      3076134                      
system.ruby.network.routers01.crossbar_activity      3076134                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3306090                      
system.ruby.network.routers02.buffer_writes      3306090                      
system.ruby.network.routers02.sw_input_arbiter_activity      3335850                      
system.ruby.network.routers02.sw_output_arbiter_activity      3306090                      
system.ruby.network.routers02.crossbar_activity      3306090                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2060597                      
system.ruby.network.routers03.buffer_writes      2060597                      
system.ruby.network.routers03.sw_input_arbiter_activity      2071990                      
system.ruby.network.routers03.sw_output_arbiter_activity      2060597                      
system.ruby.network.routers03.crossbar_activity      2060597                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3699061                      
system.ruby.network.routers04.buffer_writes      3699061                      
system.ruby.network.routers04.sw_input_arbiter_activity      3754574                      
system.ruby.network.routers04.sw_output_arbiter_activity      3699061                      
system.ruby.network.routers04.crossbar_activity      3699061                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3417557                      
system.ruby.network.routers05.buffer_writes      3417557                      
system.ruby.network.routers05.sw_input_arbiter_activity      3469815                      
system.ruby.network.routers05.sw_output_arbiter_activity      3417557                      
system.ruby.network.routers05.crossbar_activity      3417557                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      4355732                      
system.ruby.network.routers06.buffer_writes      4355732                      
system.ruby.network.routers06.sw_input_arbiter_activity      4430383                      
system.ruby.network.routers06.sw_output_arbiter_activity      4355732                      
system.ruby.network.routers06.crossbar_activity      4355732                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3966416                      
system.ruby.network.routers07.buffer_writes      3966416                      
system.ruby.network.routers07.sw_input_arbiter_activity      4031243                      
system.ruby.network.routers07.sw_output_arbiter_activity      3966416                      
system.ruby.network.routers07.crossbar_activity      3966416                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      2854314                      
system.ruby.network.routers08.buffer_writes      2854314                      
system.ruby.network.routers08.sw_input_arbiter_activity      2882775                      
system.ruby.network.routers08.sw_output_arbiter_activity      2854314                      
system.ruby.network.routers08.crossbar_activity      2854314                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3056619                      
system.ruby.network.routers09.buffer_writes      3056619                      
system.ruby.network.routers09.sw_input_arbiter_activity      3085079                      
system.ruby.network.routers09.sw_output_arbiter_activity      3056619                      
system.ruby.network.routers09.crossbar_activity      3056619                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3285190                      
system.ruby.network.routers10.buffer_writes      3285190                      
system.ruby.network.routers10.sw_input_arbiter_activity      3316442                      
system.ruby.network.routers10.sw_output_arbiter_activity      3285190                      
system.ruby.network.routers10.crossbar_activity      3285190                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3055557                      
system.ruby.network.routers11.buffer_writes      3055557                      
system.ruby.network.routers11.sw_input_arbiter_activity      3079519                      
system.ruby.network.routers11.sw_output_arbiter_activity      3055557                      
system.ruby.network.routers11.crossbar_activity      3055557                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      1835438                      
system.ruby.network.routers12.buffer_writes      1835438                      
system.ruby.network.routers12.sw_input_arbiter_activity      1846633                      
system.ruby.network.routers12.sw_output_arbiter_activity      1835438                      
system.ruby.network.routers12.crossbar_activity      1835438                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2403973                      
system.ruby.network.routers13.buffer_writes      2403973                      
system.ruby.network.routers13.sw_input_arbiter_activity      2423087                      
system.ruby.network.routers13.sw_output_arbiter_activity      2403973                      
system.ruby.network.routers13.crossbar_activity      2403973                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2710974                      
system.ruby.network.routers14.buffer_writes      2710974                      
system.ruby.network.routers14.sw_input_arbiter_activity      2732963                      
system.ruby.network.routers14.sw_output_arbiter_activity      2710974                      
system.ruby.network.routers14.crossbar_activity      2710974                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2218662                      
system.ruby.network.routers15.buffer_writes      2218662                      
system.ruby.network.routers15.sw_input_arbiter_activity      2230795                      
system.ruby.network.routers15.sw_output_arbiter_activity      2218662                      
system.ruby.network.routers15.crossbar_activity      2218662                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2291372     40.22%     40.22% |     2574514     45.19%     85.40% |      831625     14.60%    100.00%
system.ruby.network.packets_received::total      5697511                      
system.ruby.network.packets_injected     |     2291372     40.22%     40.22% |     2574514     45.19%     85.40% |      831625     14.60%    100.00%
system.ruby.network.packets_injected::total      5697511                      
system.ruby.network.packet_network_latency |    32824860                       |    29905632                       |     7719111                      
system.ruby.network.packet_queueing_latency |     5383816                       |     2928035                       |      831625                      
system.ruby.network.memory_received      |      646605     82.71%     82.71% |      135212     17.29%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       781817                      
system.ruby.network.memory_network_latency |     4638812                       |     1434346                       |           0                      
system.ruby.network.memory_queueing_latency |     1293225                       |      270424                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.325417                       |   11.616030                       |    9.281961                      
system.ruby.network.average_packet_vqueue_latency |    2.349604                       |    1.137316                       |           1                      
system.ruby.network.average_packet_network_latency    12.364979                      
system.ruby.network.average_packet_queueing_latency     1.604819                      
system.ruby.network.average_packet_latency    13.969798                      
system.ruby.network.average_memory_network_latency     7.768005                      
system.ruby.network.average_memory_queueing_latency     2.000019                      
system.ruby.network.average_memory_latency     9.768024                      
system.ruby.network.flits_received       |     4855900     33.40%     33.40% |     8851458     60.88%     94.28% |      831625      5.72%    100.00%
system.ruby.network.flits_received::total     14538983                      
system.ruby.network.flits_injected       |     4855900     33.40%     33.40% |     8851458     60.88%     94.28% |      831625      5.72%    100.00%
system.ruby.network.flits_injected::total     14538983                      
system.ruby.network.flit_network_latency |    76041751                       |    91669238                       |     7719111                      
system.ruby.network.flit_queueing_latency |    10512892                       |    10319723                       |      831625                      
system.ruby.network.average_flit_vnet_latency |   15.659662                       |   10.356400                       |    9.281961                      
system.ruby.network.average_flit_vqueue_latency |    2.164973                       |    1.165878                       |           1                      
system.ruby.network.average_flit_network_latency    12.066188                      
system.ruby.network.average_flit_queueing_latency     1.490079                      
system.ruby.network.average_flit_latency    13.556267                      
system.ruby.network.ext_in_link_utilization     14538983                      
system.ruby.network.ext_out_link_utilization     14538983                      
system.ruby.network.int_link_utilization     33139291                      
system.ruby.network.avg_link_utilization     1.949497                      
system.ruby.network.avg_vc_load          |    0.455161     23.35%     23.35% |    0.142726      7.32%     30.67% |    0.046298      2.37%     33.04% |    0.037323      1.91%     34.96% |    0.892907     45.80%     80.76% |    0.115534      5.93%     86.69% |    0.068989      3.54%     90.23% |    0.070204      3.60%     93.83% |    0.100183      5.14%     98.97% |    0.007142      0.37%     99.33% |    0.006515      0.33%     99.67% |    0.006514      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.949497                      
system.ruby.network.average_hops             2.279340                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15957259000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2463671                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.852397                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.500049                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.102804                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      422154     17.14%     17.14% |     1356836     55.07%     72.21% |       43504      1.77%     73.97% |      456584     18.53%     92.51% |      184492      7.49%    100.00% |          99      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2463671                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2439302                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.675667                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.088314                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.512112                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      254380     10.43%     10.43% |      968935     39.72%     50.15% |      938205     38.46%     88.61% |      252029     10.33%     98.94% |       25011      1.03%     99.97% |         686      0.03%    100.00% |          50      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2439302                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12721                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.024133                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.576342                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.767733                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |           0      0.00%      0.00% |         837      6.58%      6.58% |        2408     18.93%     25.51% |        3365     26.45%     51.96% |        3146     24.73%     76.69% |        2015     15.84%     92.53% |         760      5.97%     98.51% |         181      1.42%     99.93% |           9      0.07%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12721                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     11648166                      
system.ruby.LD.latency_hist_seqr::mean       9.914729                      
system.ruby.LD.latency_hist_seqr::gmean      1.797317                      
system.ruby.LD.latency_hist_seqr::stdev     40.341331                      
system.ruby.LD.latency_hist_seqr         |    11183178     96.01%     96.01% |      443807      3.81%     99.82% |       10763      0.09%     99.91% |        3201      0.03%     99.94% |        3503      0.03%     99.97% |        3357      0.03%    100.00% |         306      0.00%    100.00% |          27      0.00%    100.00% |           6      0.00%    100.00% |          18      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11648166                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     11010477                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.746164                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.411709                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.296816                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8271937     75.13%     75.13% |           0      0.00%     75.13% |           0      0.00%     75.13% |     2738540     24.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     11010477                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       637689                      
system.ruby.LD.miss_latency_hist_seqr::mean   150.954951                      
system.ruby.LD.miss_latency_hist_seqr::gmean   116.277532                      
system.ruby.LD.miss_latency_hist_seqr::stdev    93.023626                      
system.ruby.LD.miss_latency_hist_seqr    |      172701     27.08%     27.08% |      443807     69.60%     96.68% |       10763      1.69%     98.37% |        3201      0.50%     98.87% |        3503      0.55%     99.42% |        3357      0.53%     99.94% |         306      0.05%     99.99% |          27      0.00%    100.00% |           6      0.00%    100.00% |          18      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       637689                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4953482                      
system.ruby.ST.latency_hist_seqr::mean       7.663156                      
system.ruby.ST.latency_hist_seqr::gmean      1.620119                      
system.ruby.ST.latency_hist_seqr::stdev     36.417697                      
system.ruby.ST.latency_hist_seqr         |     4943915     99.81%     99.81% |        5643      0.11%     99.92% |        3391      0.07%     99.99% |         368      0.01%    100.00% |         137      0.00%    100.00% |          21      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4953482                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4774101                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.680637                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.369603                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.256441                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3690958     77.31%     77.31% |           0      0.00%     77.31% |           0      0.00%     77.31% |     1083143     22.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4774101                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       179381                      
system.ruby.ST.miss_latency_hist_seqr::mean   166.883750                      
system.ruby.ST.miss_latency_hist_seqr::gmean   141.619173                      
system.ruby.ST.miss_latency_hist_seqr::stdev   101.379160                      
system.ruby.ST.miss_latency_hist_seqr    |      169814     94.67%     94.67% |        5643      3.15%     97.81% |        3391      1.89%     99.70% |         368      0.21%     99.91% |         137      0.08%     99.98% |          21      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       179381                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61462096                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.849026                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.436734                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.074704                      
system.ruby.IFETCH.latency_hist_seqr     |    61440978     99.97%     99.97% |       20183      0.03%    100.00% |         502      0.00%    100.00% |         100      0.00%    100.00% |         150      0.00%    100.00% |         155      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |          12      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61462096                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61437339                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.780163                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.434063                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.315992                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45460294     73.99%     73.99% |           0      0.00%     73.99% |           0      0.00%     73.99% |    15977045     26.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61437339                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        24757                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   172.740760                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   145.437030                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    87.784904                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3639     14.70%     14.70% |       20183     81.52%     96.22% |         502      2.03%     98.25% |         100      0.40%     98.65% |         150      0.61%     99.26% |         155      0.63%     99.89% |          14      0.06%     99.94% |           2      0.01%     99.95% |           0      0.00%     99.95% |          12      0.05%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        24757                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       754356                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.523040                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.062083                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.474194                      
system.ruby.RMW_Read.latency_hist_seqr   |      752769     99.79%     99.79% |        1499      0.20%     99.99% |          49      0.01%     99.99% |          14      0.00%    100.00% |           8      0.00%    100.00% |          16      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       754356                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       752464                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.103755                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.049113                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.548179                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      726440     96.54%     96.54% |           0      0.00%     96.54% |           0      0.00%     96.54% |       26024      3.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       752464                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1892                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   168.275899                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   140.710393                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    88.296769                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         305     16.12%     16.12% |        1499     79.23%     95.35% |          49      2.59%     97.94% |          14      0.74%     98.68% |           8      0.42%     99.10% |          16      0.85%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1892                      
system.ruby.Directory_Controller.Fetch   |      161874     25.03%     25.03% |      161373     24.96%     49.99% |      161588     24.99%     74.98% |      161770     25.02%    100.00%
system.ruby.Directory_Controller.Fetch::total       646605                      
system.ruby.Directory_Controller.Data    |       19427     25.11%     25.11% |       19272     24.91%     50.01% |       19318     24.97%     74.98% |       19359     25.02%    100.00%
system.ruby.Directory_Controller.Data::total        77376                      
system.ruby.Directory_Controller.Memory_Data |      161874     25.03%     25.03% |      161373     24.96%     49.99% |      161588     24.99%     74.98% |      161770     25.02%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       646605                      
system.ruby.Directory_Controller.Memory_Ack |       19427     25.11%     25.11% |       19272     24.91%     50.01% |       19318     24.97%     74.98% |       19359     25.02%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        77376                      
system.ruby.Directory_Controller.CleanReplacement |       14588     25.22%     25.22% |       14309     24.74%     49.96% |       14382     24.87%     74.83% |       14557     25.17%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        57836                      
system.ruby.Directory_Controller.I.Fetch |      161874     25.03%     25.03% |      161373     24.96%     49.99% |      161588     24.99%     74.98% |      161770     25.02%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       646605                      
system.ruby.Directory_Controller.M.Data  |       19427     25.11%     25.11% |       19272     24.91%     50.01% |       19318     24.97%     74.98% |       19359     25.02%    100.00%
system.ruby.Directory_Controller.M.Data::total        77376                      
system.ruby.Directory_Controller.M.CleanReplacement |       14588     25.22%     25.22% |       14309     24.74%     49.96% |       14382     24.87%     74.83% |       14557     25.17%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        57836                      
system.ruby.Directory_Controller.IM.Memory_Data |      161874     25.03%     25.03% |      161373     24.96%     49.99% |      161588     24.99%     74.98% |      161770     25.02%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       646605                      
system.ruby.Directory_Controller.MI.Memory_Ack |       19427     25.11%     25.11% |       19272     24.91%     50.01% |       19318     24.97%     74.98% |       19359     25.02%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        77376                      
system.ruby.L1Cache_Controller.Load      |      990312      8.50%      8.50% |      974593      8.37%     16.87% |     1123088      9.64%     26.51% |      779475      6.69%     33.20% |      920149      7.90%     41.10% |        4200      0.04%     41.14% |        4200      0.04%     41.17% |      840200      7.21%     48.39% |      940259      8.07%     56.46% |      615037      5.28%     61.74% |      782436      6.72%     68.46% |      658965      5.66%     74.11% |      659226      5.66%     79.77% |      909640      7.81%     87.58% |      722317      6.20%     93.78% |      724070      6.22%    100.00%
system.ruby.L1Cache_Controller.Load::total     11648167                      
system.ruby.L1Cache_Controller.Ifetch    |     4939814      8.04%      8.04% |     4843711      7.88%     15.92% |     5363964      8.73%     24.65% |     4206859      6.84%     31.49% |     4797729      7.81%     39.30% |           0      0.00%     39.30% |           0      0.00%     39.30% |     4420169      7.19%     46.49% |     4813050      7.83%     54.32% |     3583068      5.83%     60.15% |     4217454      6.86%     67.01% |     3791637      6.17%     73.18% |     3792847      6.17%     79.35% |     4663723      7.59%     86.94% |     4010644      6.53%     93.46% |     4017441      6.54%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61462110                      
system.ruby.L1Cache_Controller.Store     |      485104      8.50%      8.50% |      469009      8.22%     16.72% |      543306      9.52%     26.23% |      380883      6.67%     32.91% |      470836      8.25%     41.16% |        4200      0.07%     41.23% |        4200      0.07%     41.30% |      411313      7.21%     48.51% |      469889      8.23%     56.74% |      289039      5.06%     61.81% |      382422      6.70%     68.51% |      322027      5.64%     74.15% |      322237      5.65%     79.79% |      446052      7.81%     87.61% |      353155      6.19%     93.80% |      354166      6.20%    100.00%
system.ruby.L1Cache_Controller.Store::total      5707838                      
system.ruby.L1Cache_Controller.Inv       |         517      4.72%      4.72% |         623      5.69%     10.41% |         790      7.22%     17.63% |         559      5.11%     22.74% |         756      6.91%     29.65% |         202      1.85%     31.49% |         211      1.93%     33.42% |         577      5.27%     38.69% |         504      4.60%     43.29% |        1330     12.15%     55.44% |         787      7.19%     62.63% |         807      7.37%     70.01% |         879      8.03%     78.04% |        1023      9.35%     87.38% |         646      5.90%     93.29% |         735      6.71%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10946                      
system.ruby.L1Cache_Controller.L1_Replacement |       84298     10.28%     10.28% |       79461      9.69%     19.97% |      105316     12.84%     32.81% |       49757      6.07%     38.88% |       79515      9.70%     48.57% |           0      0.00%     48.57% |           0      0.00%     48.57% |       59754      7.29%     55.86% |       79247      9.66%     65.52% |       19439      2.37%     67.89% |       50242      6.13%     74.02% |       30120      3.67%     77.69% |       29956      3.65%     81.35% |       71185      8.68%     90.03% |       41139      5.02%     95.04% |       40659      4.96%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       820088                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          50      2.82%      2.82% |          52      2.93%      5.76% |          50      2.82%      8.58% |          50      2.82%     11.40% |          52      2.93%     14.33% |         525     29.63%     43.96% |         525     29.63%     73.59% |          52      2.93%     76.52% |          52      2.93%     79.46% |          52      2.93%     82.39% |          52      2.93%     85.33% |          52      2.93%     88.26% |          52      2.93%     91.20% |          52      2.93%     94.13% |          52      2.93%     97.07% |          52      2.93%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1772                      
system.ruby.L1Cache_Controller.Data      |          23      6.55%      6.55% |          26      7.41%     13.96% |          25      7.12%     21.08% |          25      7.12%     28.21% |          23      6.55%     34.76% |           0      0.00%     34.76% |           0      0.00%     34.76% |          26      7.41%     42.17% |          26      7.41%     49.57% |          26      7.41%     56.98% |          26      7.41%     64.39% |          24      6.84%     71.23% |          26      7.41%     78.63% |          25      7.12%     85.75% |          25      7.12%     92.88% |          25      7.12%    100.00%
system.ruby.L1Cache_Controller.Data::total          351                      
system.ruby.L1Cache_Controller.Data_Exclusive |       72822     11.45%     11.45% |       75738     11.91%     23.36% |      101017     15.89%     39.25% |       37046      5.83%     45.08% |       47226      7.43%     52.50% |           4      0.00%     52.50% |           2      0.00%     52.50% |       46975      7.39%     59.89% |       57963      9.12%     69.01% |       15880      2.50%     71.51% |       37410      5.88%     77.39% |       15971      2.51%     79.90% |       15804      2.49%     82.39% |       58370      9.18%     91.57% |       26724      4.20%     95.77% |       26907      4.23%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       635859                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.23%      4.23% |          75      4.23%      8.47% |          75      4.23%     12.70% |          75      4.23%     16.93% |          75      4.23%     21.16% |         360     20.32%     41.48% |         362     20.43%     61.91% |          75      4.23%     66.14% |          75      4.23%     70.37% |          75      4.23%     74.60% |          75      4.23%     78.84% |          75      4.23%     83.07% |          75      4.23%     87.30% |          75      4.23%     91.53% |          75      4.23%     95.77% |          75      4.23%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1772                      
system.ruby.L1Cache_Controller.Data_all_Acks |       12944      6.31%      6.31% |        5186      2.53%      8.84% |        5809      2.83%     11.68% |       14161      6.91%     18.58% |       33776     16.47%     35.06% |         175      0.09%     35.14% |         175      0.09%     35.23% |       14231      6.94%     42.17% |       22744     11.09%     53.26% |        4993      2.44%     55.70% |       14286      6.97%     62.67% |       15586      7.60%     70.27% |       15595      7.61%     77.87% |       14297      6.97%     84.85% |       15869      7.74%     92.59% |       15196      7.41%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       205023                      
system.ruby.L1Cache_Controller.Ack       |           3      0.41%      0.41% |           1      0.14%      0.55% |           1      0.14%      0.69% |           1      0.14%      0.83% |           4      0.55%      1.38% |         350     48.34%     49.72% |         350     48.34%     98.07% |           1      0.14%     98.20% |           1      0.14%     98.34% |           1      0.14%     98.48% |           1      0.14%     98.62% |           3      0.41%     99.03% |           1      0.14%     99.17% |           2      0.28%     99.45% |           2      0.28%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          724                      
system.ruby.L1Cache_Controller.Ack_all   |          24      2.25%      2.25% |          27      2.54%      4.79% |          26      2.44%      7.23% |          26      2.44%      9.67% |          24      2.25%     11.92% |         350     32.86%     44.79% |         350     32.86%     77.65% |          27      2.54%     80.19% |          27      2.54%     82.72% |          27      2.54%     85.26% |          27      2.54%     87.79% |          25      2.35%     90.14% |          27      2.54%     92.68% |          26      2.44%     95.12% |          26      2.44%     97.56% |          26      2.44%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1065                      
system.ruby.L1Cache_Controller.WB_Ack    |       82959     10.36%     10.36% |       78170      9.76%     20.11% |      104041     12.99%     33.10% |       48460      6.05%     39.15% |       78226      9.77%     48.92% |           0      0.00%     48.92% |           0      0.00%     48.92% |       58423      7.29%     56.21% |       77928      9.73%     65.94% |       18164      2.27%     68.21% |       48958      6.11%     74.32% |       28794      3.59%     77.91% |       28676      3.58%     81.49% |       69859      8.72%     90.21% |       39049      4.87%     95.09% |       39341      4.91%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       801048                      
system.ruby.L1Cache_Controller.NP.Load   |       72916     11.44%     11.44% |       75816     11.90%     23.34% |      101095     15.86%     39.20% |       37124      5.82%     45.02% |       47304      7.42%     52.45% |         182      0.03%     52.48% |         182      0.03%     52.50% |       47053      7.38%     59.89% |       58041      9.11%     68.99% |       15958      2.50%     71.50% |       37488      5.88%     77.38% |       16049      2.52%     79.90% |       15882      2.49%     82.39% |       58448      9.17%     91.56% |       26802      4.21%     95.77% |       26985      4.23%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       637325                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1706      6.99%      6.99% |        1677      6.87%     13.86% |        1666      6.83%     20.69% |        1682      6.89%     27.58% |        1670      6.84%     34.43% |           0      0.00%     34.43% |           0      0.00%     34.43% |        1712      7.02%     41.45% |        1702      6.98%     48.42% |        1665      6.82%     55.24% |        1665      6.82%     62.07% |        1707      7.00%     69.06% |        1664      6.82%     75.88% |        1710      7.01%     82.89% |        2474     10.14%     93.03% |        1701      6.97%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        24401                      
system.ruby.L1Cache_Controller.NP.Store  |       11210      6.21%      6.21% |        3501      1.94%      8.15% |        4091      2.27%     10.41% |       12486      6.92%     17.33% |       32074     17.76%     35.09% |         175      0.10%     35.19% |         175      0.10%     35.29% |       12522      6.94%     42.22% |       21039     11.65%     53.87% |        3351      1.86%     55.73% |       12622      6.99%     62.72% |       13897      7.70%     70.42% |       13946      7.72%     78.14% |       12563      6.96%     85.10% |       13399      7.42%     92.52% |       13508      7.48%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       180559                      
system.ruby.L1Cache_Controller.NP.Inv    |         349      4.70%      4.70% |         459      6.18%     10.88% |         556      7.49%     18.37% |         390      5.25%     23.62% |         542      7.30%     30.91% |           0      0.00%     30.91% |           0      0.00%     30.91% |         477      6.42%     37.34% |         352      4.74%     42.08% |         732      9.86%     51.93% |         600      8.08%     60.01% |         546      7.35%     67.36% |         572      7.70%     75.06% |         740      9.96%     85.03% |         518      6.97%     92.00% |         594      8.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7427                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          32      8.99%      8.99% |          31      8.71%     17.70% |          74     20.79%     38.48% |          15      4.21%     42.70% |          52     14.61%     57.30% |           0      0.00%     57.30% |           0      0.00%     57.30% |          20      5.62%     62.92% |          26      7.30%     70.22% |           0      0.00%     70.22% |          22      6.18%     76.40% |           3      0.84%     77.25% |           8      2.25%     79.49% |          46     12.92%     92.42% |          18      5.06%     97.47% |           9      2.53%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          356                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          31      7.89%      7.89% |          44     11.20%     19.08% |          47     11.96%     31.04% |          21      5.34%     36.39% |          50     12.72%     49.11% |           0      0.00%     49.11% |           0      0.00%     49.11% |          11      2.80%     51.91% |          45     11.45%     63.36% |           0      0.00%     63.36% |          41     10.43%     73.79% |          13      3.31%     77.10% |           3      0.76%     77.86% |          68     17.30%     95.17% |           9      2.29%     97.46% |          10      2.54%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          393                      
system.ruby.L1Cache_Controller.S.Load    |         504      3.38%      3.38% |         522      3.50%      6.88% |         522      3.50%     10.38% |         522      3.50%     13.87% |         522      3.50%     17.37% |        3816     25.58%     42.95% |        3814     25.56%     68.51% |         522      3.50%     72.01% |         522      3.50%     75.51% |         522      3.50%     79.01% |         522      3.50%     82.51% |         522      3.50%     86.01% |         522      3.50%     89.50% |         522      3.50%     93.00% |         522      3.50%     96.50% |         522      3.50%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14920                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4938075      8.04%      8.04% |     4842002      7.88%     15.92% |     5362223      8.73%     24.65% |     4205161      6.84%     31.49% |     4796006      7.81%     39.30% |           0      0.00%     39.30% |           0      0.00%     39.30% |     4418436      7.19%     46.49% |     4811321      7.83%     54.32% |     3581402      5.83%     60.15% |     4215766      6.86%     67.01% |     3789926      6.17%     73.18% |     3791174      6.17%     79.35% |     4661966      7.59%     86.94% |     4008151      6.52%     93.46% |     4015730      6.54%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61437339                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         168      5.67%      5.67% |         164      5.54%     11.21% |         234      7.90%     19.11% |         163      5.50%     24.61% |         214      7.22%     31.84% |         202      6.82%     38.66% |         211      7.12%     45.78% |         100      3.38%     49.16% |         152      5.13%     54.29% |         288      9.72%     64.01% |         183      6.18%     70.19% |         190      6.41%     76.60% |         155      5.23%     81.84% |         283      9.55%     91.39% |         124      4.19%     95.58% |         131      4.42%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2962                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1308      7.01%      7.01% |        1247      6.69%     13.70% |        1228      6.59%     20.29% |        1276      6.84%     27.13% |        1239      6.64%     33.77% |           0      0.00%     33.77% |           0      0.00%     33.77% |        1320      7.08%     40.85% |        1274      6.83%     47.69% |        1275      6.84%     54.52% |        1243      6.67%     61.19% |        1313      7.04%     68.23% |        1277      6.85%     75.08% |        1258      6.75%     81.83% |        2081     11.16%     92.99% |        1308      7.01%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        18647                      
system.ruby.L1Cache_Controller.E.Load    |      268412      6.86%      6.86% |      283453      7.25%     14.11% |      274636      7.02%     21.13% |      269216      6.88%     28.01% |      272311      6.96%     34.98% |          20      0.00%     34.98% |          22      0.00%     34.98% |      289084      7.39%     42.37% |      275639      7.05%     49.42% |      283659      7.25%     56.67% |      289892      7.41%     64.08% |      289414      7.40%     71.48% |      285293      7.29%     78.77% |      274047      7.01%     85.78% |      293185      7.50%     93.28% |      263006      6.72%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3911289                      
system.ruby.L1Cache_Controller.E.Store   |       61271     12.95%     12.95% |       64119     13.55%     26.49% |       88758     18.75%     45.24% |       25385      5.36%     50.61% |       35693      7.54%     58.15% |           0      0.00%     58.15% |           0      0.00%     58.15% |       35409      7.48%     65.63% |       46292      9.78%     75.41% |        4376      0.92%     76.34% |       25811      5.45%     81.79% |        4334      0.92%     82.70% |        4334      0.92%     83.62% |       46844      9.90%     93.52% |       15231      3.22%     96.74% |       15453      3.26%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       473310                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          62     78.48%     78.48% |           2      2.53%     81.01% |           4      5.06%     86.08% |           9     11.39%     97.47% |           0      0.00%     97.47% |           0      0.00%     97.47% |           2      2.53%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           79                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11363      7.11%      7.11% |       11429      7.15%     14.25% |       12069      7.55%     21.80% |       11475      7.18%     28.98% |       11342      7.09%     36.07% |           0      0.00%     36.07% |           0      0.00%     36.07% |       11378      7.11%     43.18% |       11485      7.18%     50.36% |       11315      7.08%     57.44% |       11411      7.14%     64.58% |       11454      7.16%     71.74% |       11282      7.05%     78.79% |       11343      7.09%     85.89% |       11305      7.07%     92.96% |       11265      7.04%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       159916                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.M.Load    |      648480      9.15%      9.15% |      614802      8.68%     17.83% |      746835     10.54%     28.37% |      472613      6.67%     35.05% |      600012      8.47%     43.52% |           0      0.00%     43.52% |           0      0.00%     43.52% |      503541      7.11%     50.62% |      606057      8.55%     59.18% |      314898      4.45%     63.62% |      454533      6.42%     70.04% |      352980      4.98%     75.02% |      357529      5.05%     80.07% |      576623      8.14%     88.21% |      401808      5.67%     93.88% |      433557      6.12%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7084268                      
system.ruby.L1Cache_Controller.M.Store   |      412622      8.17%      8.17% |      401388      7.94%     16.11% |      450456      8.91%     25.02% |      343011      6.79%     31.81% |      403068      7.98%     39.79% |        3675      0.07%     39.86% |        3675      0.07%     39.93% |      363381      7.19%     47.12% |      402557      7.97%     55.09% |      281311      5.57%     60.66% |      343988      6.81%     67.46% |      303795      6.01%     73.48% |      303956      6.02%     79.49% |      386644      7.65%     87.14% |      324524      6.42%     93.56% |      325204      6.44%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5053255                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6      1.26%      1.26% |           0      0.00%      1.26% |           0      0.00%      1.26% |           0      0.00%      1.26% |           0      0.00%      1.26% |           0      0.00%      1.26% |         248     51.88%     53.14% |           2      0.42%     53.56% |          67     14.02%     67.57% |         143     29.92%     97.49% |           0      0.00%     97.49% |           4      0.84%     98.33% |           8      1.67%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          478                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       71596     11.17%     11.17% |       66741     10.41%     21.58% |       91972     14.35%     35.92% |       36985      5.77%     41.69% |       66884     10.43%     52.12% |           0      0.00%     52.12% |           0      0.00%     52.12% |       47045      7.34%     59.46% |       66443     10.36%     69.82% |        6849      1.07%     70.89% |       37547      5.86%     76.75% |       17340      2.70%     79.45% |       17394      2.71%     82.17% |       58516      9.13%     91.29% |       27744      4.33%     95.62% |       28076      4.38%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       641132                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          50      2.82%      2.82% |          52      2.93%      5.76% |          50      2.82%      8.58% |          50      2.82%     11.40% |          52      2.93%     14.33% |         525     29.63%     43.96% |         525     29.63%     73.59% |          52      2.93%     76.52% |          52      2.93%     79.46% |          52      2.93%     82.39% |          52      2.93%     85.33% |          52      2.93%     88.26% |          52      2.93%     91.20% |          52      2.93%     94.13% |          52      2.93%     97.07% |          52      2.93%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1772                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       72822     11.45%     11.45% |       75738     11.91%     23.36% |      101017     15.89%     39.25% |       37046      5.83%     45.08% |       47226      7.43%     52.50% |           4      0.00%     52.50% |           2      0.00%     52.50% |       46975      7.39%     59.89% |       57963      9.12%     69.01% |       15880      2.50%     71.51% |       37410      5.88%     77.39% |       15971      2.51%     79.90% |       15804      2.49%     82.39% |       58370      9.18%     91.57% |       26724      4.20%     95.77% |       26907      4.23%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       635859                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.23%      4.23% |          75      4.23%      8.47% |          75      4.23%     12.70% |          75      4.23%     16.93% |          75      4.23%     21.16% |         360     20.32%     41.48% |         362     20.43%     61.91% |          75      4.23%     66.14% |          75      4.23%     70.37% |          75      4.23%     74.60% |          75      4.23%     78.84% |          75      4.23%     83.07% |          75      4.23%     87.30% |          75      4.23%     91.53% |          75      4.23%     95.77% |          75      4.23%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1772                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1757      7.08%      7.08% |        1711      6.90%     13.98% |        1743      7.02%     21.00% |        1700      6.85%     27.85% |        1725      6.95%     34.80% |           0      0.00%     34.80% |           0      0.00%     34.80% |        1735      6.99%     41.79% |        1731      6.98%     48.77% |        1668      6.72%     55.49% |        1690      6.81%     62.30% |        1713      6.90%     69.20% |        1675      6.75%     75.95% |        1759      7.09%     83.04% |        2495     10.05%     93.10% |        1713      6.90%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        24815                      
system.ruby.L1Cache_Controller.IM.Data   |          23      6.55%      6.55% |          26      7.41%     13.96% |          25      7.12%     21.08% |          25      7.12%     28.21% |          23      6.55%     34.76% |           0      0.00%     34.76% |           0      0.00%     34.76% |          26      7.41%     42.17% |          26      7.41%     49.57% |          26      7.41%     56.98% |          26      7.41%     64.39% |          24      6.84%     71.23% |          26      7.41%     78.63% |          25      7.12%     85.75% |          25      7.12%     92.88% |          25      7.12%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          351                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       11187      6.21%      6.21% |        3475      1.93%      8.14% |        4066      2.26%     10.39% |       12461      6.91%     17.31% |       32051     17.79%     35.09% |         175      0.10%     35.19% |         175      0.10%     35.29% |       12496      6.93%     42.22% |       21013     11.66%     53.88% |        3325      1.85%     55.73% |       12596      6.99%     62.72% |       13873      7.70%     70.41% |       13920      7.72%     78.14% |       12538      6.96%     85.10% |       13374      7.42%     92.52% |       13483      7.48%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       180208                      
system.ruby.L1Cache_Controller.IM.Ack    |           2     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           3     30.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     20.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total           10                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          24      2.25%      2.25% |          27      2.54%      4.79% |          26      2.44%      7.23% |          26      2.44%      9.67% |          24      2.25%     11.92% |         350     32.86%     44.79% |         350     32.86%     77.65% |          27      2.54%     80.19% |          27      2.54%     82.72% |          27      2.54%     85.26% |          27      2.54%     87.79% |          25      2.35%     90.14% |          27      2.54%     92.68% |          26      2.44%     95.12% |          26      2.44%     97.56% |          26      2.44%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1065                      
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            1                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       82959     10.36%     10.36% |       78170      9.76%     20.11% |      104041     12.99%     33.10% |       48460      6.05%     39.15% |       78226      9.77%     48.92% |           0      0.00%     48.92% |           0      0.00%     48.92% |       58423      7.29%     56.21% |       77928      9.73%     65.94% |       18164      2.27%     68.21% |       48958      6.11%     74.32% |       28794      3.59%     77.91% |       28676      3.58%     81.49% |       69859      8.72%     90.21% |       39049      4.87%     95.09% |       39341      4.91%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       801048                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1615      6.52%      6.52% |        1503      6.07%     12.59% |        1750      7.07%     19.66% |        1352      5.46%     25.12% |        1711      6.91%     32.04% |        1422      5.74%     37.78% |        1495      6.04%     43.82% |        1407      5.68%     49.50% |        1512      6.11%     55.61% |        1297      5.24%     60.85% |        1434      5.79%     66.64% |        1436      5.80%     72.44% |        1386      5.60%     78.04% |        1455      5.88%     83.92% |        2543     10.27%     94.19% |        1439      5.81%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        24757                      
system.ruby.L2Cache_Controller.L1_GETS   |       39790      6.24%      6.24% |       39626      6.21%     12.45% |       39323      6.17%     18.62% |       39920      6.26%     24.88% |       39342      6.17%     31.05% |       39409      6.18%     37.23% |       39582      6.21%     43.44% |       39811      6.24%     49.68% |       39998      6.27%     55.95% |       39565      6.20%     62.16% |       39834      6.25%     68.40% |       40474      6.35%     74.75% |       41054      6.44%     81.19% |       40594      6.37%     87.55% |       40077      6.28%     93.84% |       39290      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       637689                      
system.ruby.L2Cache_Controller.L1_GETX   |       11210      6.21%      6.21% |       11375      6.30%     12.51% |       11391      6.31%     18.82% |       11262      6.24%     25.05% |       11317      6.27%     31.32% |       11223      6.22%     37.54% |       11187      6.20%     43.73% |       11357      6.29%     50.02% |       11204      6.21%     56.23% |       11236      6.22%     62.45% |       11246      6.23%     68.68% |       11166      6.18%     74.86% |       11761      6.51%     81.38% |       11125      6.16%     87.54% |       11217      6.21%     93.75% |       11282      6.25%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       180559                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       49992      6.24%      6.24% |       49993      6.24%     12.48% |       49652      6.20%     18.68% |       50118      6.26%     24.94% |       49597      6.19%     31.13% |       49512      6.18%     37.31% |       49649      6.20%     43.51% |       50051      6.25%     49.76% |       50084      6.25%     56.01% |       49669      6.20%     62.21% |       49964      6.24%     68.45% |       50524      6.31%     74.75% |       51751      6.46%     81.21% |       50639      6.32%     87.53% |       50286      6.28%     93.81% |       49567      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       801048                      
system.ruby.L2Cache_Controller.L2_Replacement |        4905      6.38%      6.38% |        4763      6.19%     12.57% |        4777      6.21%     18.78% |        4858      6.31%     25.09% |        4735      6.15%     31.25% |        4807      6.25%     37.49% |        4751      6.18%     43.67% |        4807      6.25%     49.92% |        4834      6.28%     56.20% |        4726      6.14%     62.34% |        4768      6.20%     68.54% |        4766      6.20%     74.74% |        4838      6.29%     81.03% |        4860      6.32%     87.34% |        4917      6.39%     93.73% |        4821      6.27%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        76933                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3656      6.27%      6.27% |        3610      6.19%     12.47% |        3532      6.06%     18.53% |        3594      6.17%     24.70% |        3564      6.12%     30.81% |        3645      6.25%     37.06% |        3673      6.30%     43.37% |        3699      6.35%     49.71% |        3771      6.47%     56.18% |        3472      5.96%     62.14% |        3568      6.12%     68.26% |        3686      6.32%     74.59% |        3712      6.37%     80.96% |        3698      6.35%     87.30% |        3714      6.37%     93.68% |        3685      6.32%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        58279                      
system.ruby.L2Cache_Controller.Mem_Data  |       40523      6.27%      6.27% |       40306      6.23%     12.50% |       40219      6.22%     18.72% |       40427      6.25%     24.97% |       40192      6.22%     31.19% |       40390      6.25%     37.44% |       40401      6.25%     43.68% |       40477      6.26%     49.94% |       40600      6.28%     56.22% |       40106      6.20%     62.42% |       40327      6.24%     68.66% |       40391      6.25%     74.91% |       40559      6.27%     81.18% |       40571      6.27%     87.46% |       40641      6.29%     93.74% |       40475      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       646605                      
system.ruby.L2Cache_Controller.Mem_Ack   |        8561      6.33%      6.33% |        8373      6.19%     12.52% |        8309      6.15%     18.67% |        8452      6.25%     24.92% |        8299      6.14%     31.06% |        8452      6.25%     37.31% |        8424      6.23%     43.54% |        8506      6.29%     49.83% |        8605      6.36%     56.19% |        8198      6.06%     62.26% |        8336      6.17%     68.42% |        8452      6.25%     74.67% |        8550      6.32%     81.00% |        8558      6.33%     87.33% |        8631      6.38%     93.71% |        8506      6.29%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       135212                      
system.ruby.L2Cache_Controller.WB_Data   |         102      4.53%      4.53% |         100      4.44%      8.98% |         120      5.33%     14.31% |         125      5.56%     19.87% |         127      5.64%     25.51% |         169      7.51%     33.02% |         176      7.82%     40.84% |         169      7.51%     48.36% |         173      7.69%     56.04% |         173      7.69%     63.73% |         162      7.20%     70.93% |         164      7.29%     78.22% |         142      6.31%     84.53% |         146      6.49%     91.02% |         101      4.49%     95.51% |         101      4.49%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2250                      
system.ruby.L2Cache_Controller.Ack       |           2      5.26%      5.26% |           2      5.26%     10.53% |           0      0.00%     10.53% |           4     10.53%     21.05% |           1      2.63%     23.68% |           5     13.16%     36.84% |           3      7.89%     44.74% |           3      7.89%     52.63% |           4     10.53%     63.16% |           3      7.89%     71.05% |           4     10.53%     81.58% |           1      2.63%     84.21% |           3      7.89%     92.11% |           2      5.26%     97.37% |           0      0.00%     97.37% |           1      2.63%    100.00%
system.ruby.L2Cache_Controller.Ack::total           38                      
system.ruby.L2Cache_Controller.Ack_all   |         570      6.09%      6.09% |         601      6.42%     12.52% |         623      6.66%     19.18% |         571      6.10%     25.28% |         615      6.57%     31.85% |         642      6.86%     38.72% |         594      6.35%     45.07% |         586      6.26%     51.33% |         639      6.83%     58.16% |         478      5.11%     63.27% |         524      5.60%     68.87% |         583      6.23%     75.10% |         572      6.11%     81.22% |         571      6.10%     87.32% |         641      6.85%     94.17% |         545      5.83%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9355                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.95%      3.95% |          70      3.95%      7.90% |          98      5.53%     13.43% |          98      5.53%     18.96% |          98      5.53%     24.49% |         140      7.90%     32.39% |         140      7.90%     40.29% |         140      7.90%     48.19% |         140      7.90%     56.09% |         140      7.90%     64.00% |         138      7.79%     71.78% |         136      7.67%     79.46% |         112      6.32%     85.78% |         112      6.32%     92.10% |          70      3.95%     96.05% |          70      3.95%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1772                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       50958      6.24%      6.24% |       50959      6.24%     12.47% |       50644      6.20%     18.67% |       51112      6.26%     24.93% |       50589      6.19%     31.12% |       50548      6.19%     37.30% |       50685      6.20%     43.51% |       51084      6.25%     49.76% |       51105      6.25%     56.01% |       50703      6.20%     62.22% |       50998      6.24%     68.46% |       51560      6.31%     74.77% |       52759      6.46%     81.22% |       51646      6.32%     87.54% |       51252      6.27%     93.82% |       50530      6.18%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       817132                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1360      6.43%      6.43% |        1355      6.41%     12.84% |        1496      7.07%     19.91% |        1285      6.07%     25.98% |        1348      6.37%     32.35% |        1337      6.32%     38.68% |        1276      6.03%     44.71% |        1290      6.10%     50.81% |        1356      6.41%     57.22% |        1160      5.48%     62.70% |        1242      5.87%     68.57% |        1270      6.00%     74.58% |        1226      5.80%     80.37% |        1304      6.16%     86.54% |        1509      7.13%     93.67% |        1339      6.33%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21153                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29286      6.28%      6.28% |       28981      6.21%     12.49% |       28728      6.16%     18.64% |       29180      6.25%     24.89% |       28885      6.19%     31.08% |       29113      6.24%     37.32% |       29176      6.25%     43.57% |       29237      6.26%     49.84% |       29346      6.29%     56.13% |       29077      6.23%     62.36% |       29180      6.25%     68.61% |       29243      6.27%     74.88% |       29449      6.31%     81.19% |       29355      6.29%     87.48% |       29215      6.26%     93.74% |       29223      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       466674                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        9877      6.22%      6.22% |        9970      6.28%     12.50% |        9995      6.29%     18.79% |        9962      6.27%     25.07% |        9959      6.27%     31.34% |        9940      6.26%     37.60% |        9949      6.27%     43.87% |        9950      6.27%     50.13% |        9898      6.23%     56.37% |        9869      6.22%     62.58% |        9905      6.24%     68.82% |        9878      6.22%     75.04% |        9884      6.23%     81.27% |        9912      6.24%     87.51% |        9917      6.25%     93.76% |        9913      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       158778                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         241      6.79%      6.79% |         148      4.17%     10.96% |         254      7.16%     18.12% |          67      1.89%     20.01% |         363     10.23%     30.24% |          85      2.40%     32.64% |         219      6.17%     38.81% |         117      3.30%     42.11% |         142      4.00%     46.11% |         123      3.47%     49.58% |         192      5.41%     54.99% |         166      4.68%     59.67% |         160      4.51%     64.18% |         151      4.26%     68.43% |        1020     28.75%     97.18% |         100      2.82%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3548                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     24.14%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |           0      0.00%     24.14% |          13     22.41%     46.55% |          14     24.14%     70.69% |           0      0.00%     70.69% |           0      0.00%     70.69% |           0      0.00%     70.69% |          17     29.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           58                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.88%      3.88% |          14      3.88%      7.76% |          28      7.76%     15.51% |          28      7.76%     23.27% |          28      7.76%     31.02% |          28      7.76%     38.78% |          28      7.76%     46.54% |          28      7.76%     54.29% |          28      7.76%     62.05% |          28      7.76%     69.81% |          27      7.48%     77.29% |          26      7.20%     84.49% |          14      3.88%     88.37% |          14      3.88%     92.24% |          14      3.88%     96.12% |          14      3.88%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          361                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2      5.26%      5.26% |           2      5.26%     10.53% |           0      0.00%     10.53% |           4     10.53%     21.05% |           1      2.63%     23.68% |           5     13.16%     36.84% |           3      7.89%     44.74% |           3      7.89%     52.63% |           4     10.53%     63.16% |           3      7.89%     71.05% |           4     10.53%     81.58% |           1      2.63%     84.21% |           3      7.89%     92.11% |           2      5.26%     97.37% |           0      0.00%     97.37% |           1      2.63%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           38                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         565      6.12%      6.12% |         597      6.46%     12.58% |         617      6.68%     19.26% |         558      6.04%     25.30% |         603      6.53%     31.83% |         631      6.83%     38.66% |         584      6.32%     44.98% |         574      6.21%     51.19% |         631      6.83%     58.02% |         473      5.12%     63.14% |         516      5.59%     68.73% |         577      6.25%     74.97% |         564      6.11%     81.08% |         568      6.15%     87.23% |         637      6.90%     94.12% |         543      5.88%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9238                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10434      6.17%      6.17% |       10575      6.25%     12.42% |       10483      6.20%     18.61% |       10642      6.29%     24.90% |       10359      6.12%     31.03% |       10156      6.00%     37.03% |       10266      6.07%     43.10% |       10434      6.17%     49.27% |       10499      6.21%     55.47% |       10334      6.11%     61.58% |       10516      6.22%     67.79% |       11095      6.56%     74.35% |       11493      6.79%     81.15% |       11110      6.57%     87.71% |       10792      6.38%     94.09% |        9997      5.91%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       169185                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1319      6.16%      6.16% |        1391      6.49%     12.65% |        1368      6.39%     19.04% |        1272      5.94%     24.98% |        1330      6.21%     31.19% |        1255      5.86%     37.05% |        1210      5.65%     42.70% |        1379      6.44%     49.14% |        1278      5.97%     55.11% |        1339      6.25%     61.36% |        1313      6.13%     67.49% |        1260      5.88%     73.37% |        1863      8.70%     82.07% |        1199      5.60%     87.67% |        1286      6.00%     93.67% |        1355      6.33%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        21417                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4899      6.38%      6.38% |        4755      6.19%     12.57% |        4767      6.21%     18.77% |        4843      6.31%     25.08% |        4725      6.15%     31.23% |        4796      6.24%     37.47% |        4742      6.17%     43.65% |        4797      6.25%     49.89% |        4824      6.28%     56.17% |        4719      6.14%     62.32% |        4761      6.20%     68.52% |        4761      6.20%     74.71% |        4831      6.29%     81.00% |        4858      6.32%     87.33% |        4914      6.40%     93.72% |        4820      6.28%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        76812                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3060      6.30%      6.30% |        2987      6.15%     12.45% |        2897      5.96%     18.42% |        3011      6.20%     24.62% |        2930      6.03%     30.65% |        2985      6.15%     36.79% |        3052      6.28%     43.08% |        3094      6.37%     49.45% |        3109      6.40%     55.85% |        2968      6.11%     61.96% |        3027      6.23%     68.19% |        3080      6.34%     74.54% |        3117      6.42%     80.95% |        3095      6.37%     87.33% |        3045      6.27%     93.60% |        3110      6.40%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        48567                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.95%      3.95% |          70      3.95%      7.90% |          98      5.53%     13.43% |          98      5.53%     18.96% |          98      5.53%     24.49% |         140      7.90%     32.39% |         140      7.90%     40.29% |         140      7.90%     48.19% |         140      7.90%     56.09% |         140      7.90%     64.00% |         138      7.79%     71.78% |         136      7.67%     79.46% |         112      6.32%     85.78% |         112      6.32%     92.10% |          70      3.95%     96.05% |          70      3.95%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1772                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            3                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       49992      6.24%      6.24% |       49993      6.24%     12.48% |       49652      6.20%     18.68% |       50118      6.26%     24.94% |       49597      6.19%     31.13% |       49512      6.18%     37.31% |       49649      6.20%     43.51% |       50051      6.25%     49.76% |       50084      6.25%     56.01% |       49669      6.20%     62.21% |       49964      6.24%     68.45% |       50524      6.31%     74.75% |       51751      6.46%     81.21% |       50639      6.32%     87.53% |       50286      6.28%     93.81% |       49567      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       801048                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           4      4.82%      4.82% |           6      7.23%     12.05% |          10     12.05%     24.10% |          11     13.25%     37.35% |           9     10.84%     48.19% |           6      7.23%     55.42% |           6      7.23%     62.65% |           7      8.43%     71.08% |           6      7.23%     78.31% |           4      4.82%     83.13% |           3      3.61%     86.75% |           4      4.82%     91.57% |           4      4.82%     96.39% |           0      0.00%     96.39% |           3      3.61%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           83                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          31      6.54%      6.54% |          26      5.49%     12.03% |          18      3.80%     15.82% |          25      5.27%     21.10% |          31      6.54%     27.64% |          29      6.12%     33.76% |          37      7.81%     41.56% |          31      6.54%     48.10% |          31      6.54%     54.64% |          31      6.54%     61.18% |          25      5.27%     66.46% |          29      6.12%     72.57% |          31      6.54%     79.11% |          35      7.38%     86.50% |          32      6.75%     93.25% |          32      6.75%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          474                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        8561      6.33%      6.33% |        8373      6.19%     12.52% |        8309      6.15%     18.67% |        8452      6.25%     24.92% |        8299      6.14%     31.06% |        8452      6.25%     37.31% |        8424      6.23%     43.54% |        8506      6.29%     49.83% |        8605      6.36%     56.19% |        8198      6.06%     62.26% |        8336      6.17%     68.42% |        8452      6.25%     74.67% |        8550      6.32%     81.00% |        8558      6.33%     87.33% |        8631      6.38%     93.71% |        8506      6.29%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       135212                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      5.71%      5.71% |           5     14.29%     20.00% |           4     11.43%     31.43% |           4     11.43%     42.86% |           3      8.57%     51.43% |           2      5.71%     57.14% |           3      8.57%     65.71% |           2      5.71%     71.43% |           3      8.57%     80.00% |           3      8.57%     88.57% |           0      0.00%     88.57% |           2      5.71%     94.29% |           1      2.86%     97.14% |           0      0.00%     97.14% |           1      2.86%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           35                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           2      4.17%      4.17% |           1      2.08%      6.25% |           6     12.50%     18.75% |           7     14.58%     33.33% |           6     12.50%     45.83% |           4      8.33%     54.17% |           3      6.25%     60.42% |           5     10.42%     70.83% |           3      6.25%     77.08% |           1      2.08%     79.17% |           3      6.25%     85.42% |           2      4.17%     89.58% |           3      6.25%     95.83% |           0      0.00%     95.83% |           2      4.17%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           48                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          30      6.77%      6.77% |          25      5.64%     12.42% |          18      4.06%     16.48% |          23      5.19%     21.67% |          26      5.87%     27.54% |          27      6.09%     33.63% |          33      7.45%     41.08% |          27      6.09%     47.18% |          30      6.77%     53.95% |          30      6.77%     60.72% |          24      5.42%     66.14% |          26      5.87%     72.01% |          29      6.55%     78.56% |          34      7.67%     86.23% |          30      6.77%     93.00% |          31      7.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          443                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      3.23%      3.23% |           1      3.23%      6.45% |           0      0.00%      6.45% |           2      6.45%     12.90% |           5     16.13%     29.03% |           2      6.45%     35.48% |           4     12.90%     48.39% |           4     12.90%     61.29% |           1      3.23%     64.52% |           1      3.23%     67.74% |           1      3.23%     70.97% |           3      9.68%     80.65% |           2      6.45%     87.10% |           1      3.23%     90.32% |           2      6.45%     96.77% |           1      3.23%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           31                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         565      6.12%      6.12% |         597      6.46%     12.58% |         617      6.68%     19.26% |         558      6.04%     25.30% |         603      6.53%     31.83% |         631      6.83%     38.66% |         584      6.32%     44.98% |         574      6.21%     51.19% |         631      6.83%     58.02% |         473      5.12%     63.14% |         516      5.59%     68.73% |         577      6.25%     74.97% |         564      6.11%     81.08% |         568      6.15%     87.23% |         637      6.90%     94.12% |         543      5.88%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9238                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2      5.26%      5.26% |           2      5.26%     10.53% |           0      0.00%     10.53% |           4     10.53%     21.05% |           1      2.63%     23.68% |           5     13.16%     36.84% |           3      7.89%     44.74% |           3      7.89%     52.63% |           4     10.53%     63.16% |           3      7.89%     71.05% |           4     10.53%     81.58% |           1      2.63%     84.21% |           3      7.89%     92.11% |           2      5.26%     97.37% |           0      0.00%     97.37% |           1      2.63%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           38                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2      5.26%      5.26% |           2      5.26%     10.53% |           0      0.00%     10.53% |           4     10.53%     21.05% |           1      2.63%     23.68% |           5     13.16%     36.84% |           3      7.89%     44.74% |           3      7.89%     52.63% |           4     10.53%     63.16% |           3      7.89%     71.05% |           4     10.53%     81.58% |           1      2.63%     84.21% |           3      7.89%     92.11% |           2      5.26%     97.37% |           0      0.00%     97.37% |           1      2.63%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           38                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29286      6.28%      6.28% |       28981      6.21%     12.49% |       28728      6.16%     18.64% |       29180      6.25%     24.89% |       28885      6.19%     31.08% |       29113      6.24%     37.32% |       29176      6.25%     43.57% |       29237      6.26%     49.84% |       29346      6.29%     56.13% |       29077      6.23%     62.36% |       29180      6.25%     68.61% |       29243      6.27%     74.88% |       29449      6.31%     81.19% |       29355      6.29%     87.48% |       29215      6.26%     93.74% |       29223      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       466674                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1360      6.43%      6.43% |        1355      6.41%     12.84% |        1496      7.07%     19.91% |        1285      6.07%     25.98% |        1348      6.37%     32.35% |        1337      6.32%     38.68% |        1276      6.03%     44.71% |        1290      6.10%     50.81% |        1356      6.41%     57.22% |        1160      5.48%     62.70% |        1242      5.87%     68.57% |        1270      6.00%     74.58% |        1226      5.80%     80.37% |        1304      6.16%     86.54% |        1509      7.13%     93.67% |        1339      6.33%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21153                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        9877      6.22%      6.22% |        9970      6.28%     12.50% |        9995      6.29%     18.79% |        9962      6.27%     25.07% |        9959      6.27%     31.34% |        9940      6.26%     37.60% |        9949      6.27%     43.87% |        9950      6.27%     50.13% |        9898      6.23%     56.37% |        9869      6.22%     62.58% |        9905      6.24%     68.82% |        9878      6.22%     75.04% |        9884      6.23%     81.27% |        9912      6.24%     87.51% |        9917      6.25%     93.76% |        9913      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       158778                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.91%      3.91% |          42      3.91%      7.81% |          70      6.51%     14.33% |          56      5.21%     19.53% |          56      5.21%     24.74% |          84      7.81%     32.56% |          84      7.81%     40.37% |          84      7.81%     48.19% |          84      7.81%     56.00% |          84      7.81%     63.81% |          83      7.72%     71.53% |          82      7.63%     79.16% |          70      6.51%     85.67% |          70      6.51%     92.19% |          42      3.91%     96.09% |          42      3.91%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1075                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       50916      6.24%      6.24% |       50917      6.24%     12.48% |       50574      6.20%     18.68% |       51056      6.26%     24.93% |       50533      6.19%     31.12% |       50464      6.18%     37.31% |       50601      6.20%     43.51% |       51000      6.25%     49.76% |       51021      6.25%     56.01% |       50619      6.20%     62.21% |       50915      6.24%     68.45% |       51478      6.31%     74.76% |       52689      6.46%     81.22% |       51576      6.32%     87.54% |       51210      6.28%     93.81% |       50488      6.19%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       816057                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.00%      4.00% |          70      4.00%      8.00% |          98      5.60%     13.60% |          96      5.49%     19.09% |          96      5.49%     24.57% |         136      7.77%     32.34% |         138      7.89%     40.23% |         136      7.77%     48.00% |         139      7.94%     55.94% |         140      8.00%     63.94% |         136      7.77%     71.71% |         135      7.71%     79.43% |         110      6.29%     85.71% |         111      6.34%     92.06% |          69      3.94%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1750                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      9.09%      9.09% |           2      9.09%     18.18% |           4     18.18%     36.36% |           2      9.09%     45.45% |           4     18.18%     63.64% |           1      4.55%     68.18% |           0      0.00%     68.18% |           2      9.09%     77.27% |           1      4.55%     81.82% |           2      9.09%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           22                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      9.09%      9.09% |           2      9.09%     18.18% |           4     18.18%     36.36% |           2      9.09%     45.45% |           4     18.18%     63.64% |           1      4.55%     68.18% |           0      0.00%     68.18% |           2      9.09%     77.27% |           1      4.55%     81.82% |           2      9.09%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           22                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.00%      4.00% |          70      4.00%      8.00% |          98      5.60%     13.60% |          96      5.49%     19.09% |          96      5.49%     24.57% |         136      7.77%     32.34% |         138      7.89%     40.23% |         136      7.77%     48.00% |         139      7.94%     55.94% |         140      8.00%     63.94% |         136      7.77%     71.71% |         135      7.71%     79.43% |         110      6.29%     85.71% |         111      6.34%     92.06% |          69      3.94%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1750                      

---------- End Simulation Statistics   ----------
