# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
cd C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\tdc\sim\
vlib tdc_lib ".\library\tdc_lib.lib"
# Warning: Library tdc_lib already exists

vcom -work tdc_lib .\..\source\tdc_pkg.vhd
# Compile...
# File: ..\source\tdc_pkg.vhd
# Compile Package "tdc_pkg"
# Compile Package Body "tdc_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
vcom -work tdc_lib .\..\source\tdc_fifo.vhd
# Compile...
# File: ..\source\tdc_fifo.vhd
# Compile Entity "tdc_fifo"
# Compile Architecture "fwft_arch0" of Entity "tdc_fifo"
# Compile Architecture "fwft_arch1" of Entity "tdc_fifo"
# Compile Architecture "fwft_arch2" of Entity "tdc_fifo"
# Compile Architecture "std_arch" of Entity "tdc_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -work tdc_lib .\..\source\tdc_channel.vhd
# Compile...
# File: ..\source\tdc_channel.vhd
# Compile Entity "tdc_channel"
# Compile Architecture "behave" of Entity "tdc_channel"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -work tdc_lib .\..\source\tdc.vhd
# Compile...
# File: ..\source\tdc.vhd
# Compile Entity "tdc"
# Compile Architecture "behave" of Entity "tdc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -work tdc_lib .\source\tdc_tb.vhd
# Compile...
# File: source\tdc_tb.vhd
# Compile Entity "tdc_tb"
# Compile Architecture "behave" of Entity "tdc_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]

vsim tdc_tb -t 10ps -ieee_nowarn
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
# vsim: Stack memory: 256MB
# vsim: Retval memory: 512MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8725 kB (elbread=3074 elab2=5532 kernel=118 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\tdc\sim\project\tdc_tb\tdc_tb\src\wave.asdb
#  2:21 PM, Wednesday, July 16, 2014
#  Simulation has been initialized
#  Selected Top-Level: tdc_tb (behave)

transcript off
# #------------------------------------------------------------- 
# #-------------------------------------------------------------
# 
# #-------------------------------------------------------------
# 11 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/tdc/sim/project/tdc_tb/tdc_tb/src/wave.asdb'.
# #-------------------------------------------------------------
# 
# #-------------------------------------------------------------
# 15 signal(s) traced.
# #-------------------------------------------------------------
# 
# #-------------------------------------------------------------
# 23 signal(s) traced.
# #-------------------------------------------------------------
# #--------------------------------------------------
# #-------------------------------------------
# 23 signal(s) traced.

run 500 ns;
# KERNEL: stopped at time: 500 ns
#  Simulation has been stopped
