; Listing generated by Microsoft (R) Optimizing Compiler Version 17.00.50727.1 

include listing.inc

INCLUDELIB LIBCMT
INCLUDELIB OLDNAMES

PUBLIC	?pml4_index@@YA_K_K@Z				; pml4_index
PUBLIC	?pdp_index@@YA_K_K@Z				; pdp_index
PUBLIC	?pd_index@@YA_K_K@Z				; pd_index
PUBLIC	?pt_index@@YA_K_K@Z				; pt_index
PUBLIC	?p_index@@YA_K_K@Z				; p_index
PUBLIC	?vmmngr_x86_64_init@@YAXXZ			; vmmngr_x86_64_init
PUBLIC	?map_page@@YA_N_K0@Z				; map_page
PUBLIC	?map_page_ex@@YA_NPEA_K_K1@Z			; map_page_ex
PUBLIC	?create_user_address_space@@YAPEA_KXZ		; create_user_address_space
PUBLIC	?unmap_page@@YAX_K@Z				; unmap_page
EXTRN	?pmmngr_alloc@@YAPEAXXZ:PROC			; pmmngr_alloc
EXTRN	?pmmngr_free@@YAXPEAX@Z:PROC			; pmmngr_free
EXTRN	x64_mfence:PROC
EXTRN	x64_read_cr3:PROC
EXTRN	x64_write_cr3:PROC
EXTRN	flush_tlb:PROC
EXTRN	?get_screen_width@@YAIXZ:PROC			; get_screen_width
EXTRN	?get_screen_height@@YAIXZ:PROC			; get_screen_height
pdata	SEGMENT
$pdata$?vmmngr_x86_64_init@@YAXXZ DD imagerel $LN7
	DD	imagerel $LN7+123
	DD	imagerel $unwind$?vmmngr_x86_64_init@@YAXXZ
$pdata$?map_page@@YA_N_K0@Z DD imagerel $LN7
	DD	imagerel $LN7+545
	DD	imagerel $unwind$?map_page@@YA_N_K0@Z
$pdata$?map_page_ex@@YA_NPEA_K_K1@Z DD imagerel $LN7
	DD	imagerel $LN7+549
	DD	imagerel $unwind$?map_page_ex@@YA_NPEA_K_K1@Z
$pdata$?create_user_address_space@@YAPEA_KXZ DD imagerel $LN15
	DD	imagerel $LN15+694
	DD	imagerel $unwind$?create_user_address_space@@YAPEA_KXZ
$pdata$?clear@@YAXPEAX@Z DD imagerel ?clear@@YAXPEAX@Z
	DD	imagerel ?clear@@YAXPEAX@Z+74
	DD	imagerel $unwind$?clear@@YAXPEAX@Z
$pdata$?unmap_page@@YAX_K@Z DD imagerel $LN4
	DD	imagerel $LN4+219
	DD	imagerel $unwind$?unmap_page@@YAX_K@Z
pdata	ENDS
xdata	SEGMENT
$unwind$?vmmngr_x86_64_init@@YAXXZ DD 010401H
	DD	08204H
$unwind$?map_page@@YA_N_K0@Z DD 010e01H
	DD	0e20eH
$unwind$?map_page_ex@@YA_NPEA_K_K1@Z DD 011301H
	DD	0e213H
$unwind$?create_user_address_space@@YAPEA_KXZ DD 010401H
	DD	0e204H
$unwind$?clear@@YAXPEAX@Z DD 010901H
	DD	02209H
$unwind$?unmap_page@@YAX_K@Z DD 010901H
	DD	0c209H
xdata	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
i1$ = 32
pml$ = 40
pml4$ = 48
pdpt$ = 56
pd$ = 64
pt$ = 72
page$ = 80
virt_addr$ = 112
?unmap_page@@YAX_K@Z PROC				; unmap_page

; 127  : void unmap_page(uint64_t virt_addr){

$LN4:
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 104				; 00000068H

; 128  : 	
; 129  : 	const long i1 = pml4_index(virt_addr);

	mov	rcx, QWORD PTR virt_addr$[rsp]
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	DWORD PTR i1$[rsp], eax

; 130  : 
; 131  : 	uint64_t *pml4 = (uint64_t*)x64_read_cr3();

	call	x64_read_cr3
	mov	QWORD PTR pml4$[rsp], rax

; 132  : 	uint64_t *pdpt = (uint64_t*)(pml4[pml4_index(virt_addr)] & ~(4096 - 1));

	mov	rcx, QWORD PTR virt_addr$[rsp]
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	rcx, QWORD PTR pml4$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, -4096				; fffffffffffff000H
	mov	QWORD PTR pdpt$[rsp], rax

; 133  : 	uint64_t *pd = (uint64_t*)(pdpt[pdp_index(virt_addr)] & ~(4096 - 1));

	mov	rcx, QWORD PTR virt_addr$[rsp]
	call	?pdp_index@@YA_K_K@Z			; pdp_index
	mov	rcx, QWORD PTR pdpt$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, -4096				; fffffffffffff000H
	mov	QWORD PTR pd$[rsp], rax

; 134  : 	uint64_t *pt = (uint64_t*)(pd[pd_index(virt_addr)] & ~(4096 - 1));

	mov	rcx, QWORD PTR virt_addr$[rsp]
	call	?pd_index@@YA_K_K@Z			; pd_index
	mov	rcx, QWORD PTR pd$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, -4096				; fffffffffffff000H
	mov	QWORD PTR pt$[rsp], rax

; 135  : 	uint64_t *page = (uint64_t*)(pt[pt_index(virt_addr)] & ~(4096 - 1));

	mov	rcx, QWORD PTR virt_addr$[rsp]
	call	?pt_index@@YA_K_K@Z			; pt_index
	mov	rcx, QWORD PTR pt$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, -4096				; fffffffffffff000H
	mov	QWORD PTR page$[rsp], rax

; 136  : 
; 137  : 	uint64_t *pml = (uint64_t*)x64_read_cr3();

	call	x64_read_cr3
	mov	QWORD PTR pml$[rsp], rax

; 138  : 	if (pml[i1] & PAGING_PRESENT){

	movsxd	rax, DWORD PTR i1$[rsp]
	mov	rcx, QWORD PTR pml$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, 1
	test	rax, rax
	je	SHORT $LN1@unmap_page

; 139  : 		pml[i1] = 0;

	movsxd	rax, DWORD PTR i1$[rsp]
	mov	rcx, QWORD PTR pml$[rsp]
	mov	QWORD PTR [rcx+rax*8], 0
$LN1@unmap_page:

; 140  : 	}
; 141  : 
; 142  : 	pmmngr_free(page);

	mov	rcx, QWORD PTR page$[rsp]
	call	?pmmngr_free@@YAXPEAX@Z			; pmmngr_free

; 143  : }

	add	rsp, 104				; 00000068H
	ret	0
?unmap_page@@YAX_K@Z ENDP				; unmap_page
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
n$1 = 0
t$ = 8
addr$ = 32
?clear@@YAXPEAX@Z PROC					; clear

; 48   : static void clear(void* addr){

	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 24

; 49   : 	uint64_t* t = (uint64_t*)addr;

	mov	rax, QWORD PTR addr$[rsp]
	mov	QWORD PTR t$[rsp], rax

; 50   : 	for (size_t n = 0; n < 4096 / sizeof(uint64_t); ++n){

	mov	QWORD PTR n$1[rsp], 0
	jmp	SHORT $LN3@clear
$LN2@clear:
	mov	rax, QWORD PTR n$1[rsp]
	inc	rax
	mov	QWORD PTR n$1[rsp], rax
$LN3@clear:
	cmp	QWORD PTR n$1[rsp], 512			; 00000200H
	jae	SHORT $LN1@clear

; 51   : 		t[n] = 0;

	mov	rax, QWORD PTR t$[rsp]
	mov	rcx, QWORD PTR n$1[rsp]
	mov	QWORD PTR [rax+rcx*8], 0

; 52   : 	}

	jmp	SHORT $LN2@clear
$LN1@clear:

; 53   : }

	add	rsp, 24
	ret	0
?clear@@YAXPEAX@Z ENDP					; clear
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
i$1 = 32
i$2 = 36
i$3 = 40
i$4 = 44
pml4_i$ = 48
old_pml4$ = 56
tv139 = 64
tv131 = 72
tv152 = 80
tv168 = 88
tv83 = 96
tv179 = 104
?create_user_address_space@@YAPEA_KXZ PROC		; create_user_address_space

; 203  : {

$LN15:
	sub	rsp, 120				; 00000078H

; 204  : 	
; 205  : 	uint64_t* pml4_i = (uint64_t*)pmmngr_alloc(); 

	call	?pmmngr_alloc@@YAPEAXXZ			; pmmngr_alloc
	mov	QWORD PTR pml4_i$[rsp], rax

; 206  : 	uint64_t* old_pml4 = (uint64_t*)x64_read_cr3();

	call	x64_read_cr3
	mov	QWORD PTR old_pml4$[rsp], rax

; 207  : 
; 208  : 	//! copy the 0 and 1 entries from old address space to new one
; 209  : 	/*for (int i = 0; i < 512; i++) {
; 210  : 		if ((old_pml4[i] & 1) == 1)
; 211  : 			pml4_i[i] = old_pml4[i];
; 212  : 	}*/
; 213  : 
; 214  : 	pml4_i[0] = old_pml4[0];

	mov	eax, 8
	imul	rax, 0
	mov	ecx, 8
	imul	rcx, 0
	mov	rdx, QWORD PTR pml4_i$[rsp]
	mov	r8, QWORD PTR old_pml4$[rsp]
	mov	rax, QWORD PTR [r8+rax]
	mov	QWORD PTR [rdx+rcx], rax

; 215  : 	pml4_i[1] = old_pml4[1];

	mov	eax, 8
	imul	rax, 1
	mov	ecx, 8
	imul	rcx, 1
	mov	rdx, QWORD PTR pml4_i$[rsp]
	mov	r8, QWORD PTR old_pml4$[rsp]
	mov	rax, QWORD PTR [r8+rax]
	mov	QWORD PTR [rdx+rcx], rax

; 216  : 	//!**Copy the kernel stack to new address space
; 217  : 	for (int i=0; i < 0x200000/4096; i++)

	mov	DWORD PTR i$3[rsp], 0
	jmp	SHORT $LN12@create_use
$LN11@create_use:
	mov	eax, DWORD PTR i$3[rsp]
	inc	eax
	mov	DWORD PTR i$3[rsp], eax
$LN12@create_use:
	cmp	DWORD PTR i$3[rsp], 512			; 00000200H
	jge	SHORT $LN10@create_use

; 218  : 		pml4_i[pml4_index(0xFFFFA00000000000 + i *4096) ] = old_pml4[pml4_index(0xFFFFA00000000000 + i *4096) ];

	mov	eax, DWORD PTR i$3[rsp]
	imul	eax, 4096				; 00001000H
	cdqe
	mov	rcx, 105553116266496			; 0000600000000000H
	sub	rax, rcx
	mov	rcx, rax
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	QWORD PTR tv83[rsp], rax
	mov	ecx, DWORD PTR i$3[rsp]
	imul	ecx, 4096				; 00001000H
	movsxd	rcx, ecx
	mov	rdx, 105553116266496			; 0000600000000000H
	sub	rcx, rdx
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	rcx, QWORD PTR pml4_i$[rsp]
	mov	rdx, QWORD PTR old_pml4$[rsp]
	mov	r8, QWORD PTR tv83[rsp]
	mov	rdx, QWORD PTR [rdx+r8*8]
	mov	QWORD PTR [rcx+rax*8], rdx
	jmp	SHORT $LN11@create_use
$LN10@create_use:

; 219  : 	
; 220  : 	//! copy the entire kernel to new address space {180kb kernel size}
; 221  : 	for (int i=0; i < 0x100000/4096; i++) 

	mov	DWORD PTR i$1[rsp], 0
	jmp	SHORT $LN9@create_use
$LN8@create_use:
	mov	eax, DWORD PTR i$1[rsp]
	inc	eax
	mov	DWORD PTR i$1[rsp], eax
$LN9@create_use:
	cmp	DWORD PTR i$1[rsp], 256			; 00000100H
	jge	SHORT $LN7@create_use

; 222  : 		pml4_i[pml4_index(0xFFFFC00000000000 + i*4096)] = old_pml4[pml4_index(0xFFFFC00000000000 + i*4096)];

	mov	eax, DWORD PTR i$1[rsp]
	imul	eax, 4096				; 00001000H
	cdqe
	mov	rcx, 70368744177664			; 0000400000000000H
	sub	rax, rcx
	mov	rcx, rax
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	QWORD PTR tv131[rsp], rax
	mov	ecx, DWORD PTR i$1[rsp]
	imul	ecx, 4096				; 00001000H
	movsxd	rcx, ecx
	mov	rdx, 70368744177664			; 0000400000000000H
	sub	rcx, rdx
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	rcx, QWORD PTR pml4_i$[rsp]
	mov	rdx, QWORD PTR old_pml4$[rsp]
	mov	r8, QWORD PTR tv131[rsp]
	mov	rdx, QWORD PTR [rdx+r8*8]
	mov	QWORD PTR [rcx+rax*8], rdx
	jmp	SHORT $LN8@create_use
$LN7@create_use:

; 223  : 
; 224  : 	//
; 225  : 	for (int i=0; i < get_screen_width() * get_screen_height() * 32 / 4096; i++) 

	mov	DWORD PTR i$2[rsp], 0
	jmp	SHORT $LN6@create_use
$LN5@create_use:
	mov	eax, DWORD PTR i$2[rsp]
	inc	eax
	mov	DWORD PTR i$2[rsp], eax
$LN6@create_use:
	call	?get_screen_width@@YAIXZ		; get_screen_width
	mov	DWORD PTR tv139[rsp], eax
	call	?get_screen_height@@YAIXZ		; get_screen_height
	mov	ecx, DWORD PTR tv139[rsp]
	imul	ecx, eax
	mov	eax, ecx
	imul	eax, 32					; 00000020H
	xor	edx, edx
	mov	ecx, 4096				; 00001000H
	div	ecx
	cmp	DWORD PTR i$2[rsp], eax
	jae	SHORT $LN4@create_use

; 226  : 		pml4_i[pml4_index(0xFFFFF00000000000 + i * 4096)] = old_pml4[pml4_index(0xFFFFF00000000000 + i * 4096)];

	mov	eax, DWORD PTR i$2[rsp]
	imul	eax, 4096				; 00001000H
	cdqe
	mov	rcx, 17592186044416			; 0000100000000000H
	sub	rax, rcx
	mov	rcx, rax
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	QWORD PTR tv152[rsp], rax
	mov	ecx, DWORD PTR i$2[rsp]
	imul	ecx, 4096				; 00001000H
	movsxd	rcx, ecx
	mov	rdx, 17592186044416			; 0000100000000000H
	sub	rcx, rdx
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	rcx, QWORD PTR pml4_i$[rsp]
	mov	rdx, QWORD PTR old_pml4$[rsp]
	mov	r8, QWORD PTR tv152[rsp]
	mov	rdx, QWORD PTR [rdx+r8*8]
	mov	QWORD PTR [rcx+rax*8], rdx
	jmp	$LN5@create_use
$LN4@create_use:

; 227  : 	
; 228  : 	////! copy the kernel heap area to new address space
; 229  : 	for (int i=0; i < 0x200000/4096; i++) 

	mov	DWORD PTR i$4[rsp], 0
	jmp	SHORT $LN3@create_use
$LN2@create_use:
	mov	eax, DWORD PTR i$4[rsp]
	inc	eax
	mov	DWORD PTR i$4[rsp], eax
$LN3@create_use:
	cmp	DWORD PTR i$4[rsp], 512			; 00000200H
	jge	SHORT $LN1@create_use

; 230  : 		pml4_i[pml4_index(0xFFFF800000000000 + i*4096)] = old_pml4[pml4_index(0xFFFF800000000000 + i*4096)];

	mov	eax, DWORD PTR i$4[rsp]
	imul	eax, 4096				; 00001000H
	cdqe
	mov	rcx, 140737488355328			; 0000800000000000H
	sub	rax, rcx
	mov	rcx, rax
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	QWORD PTR tv168[rsp], rax
	mov	ecx, DWORD PTR i$4[rsp]
	imul	ecx, 4096				; 00001000H
	movsxd	rcx, ecx
	mov	rdx, 140737488355328			; 0000800000000000H
	sub	rcx, rdx
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	rcx, QWORD PTR pml4_i$[rsp]
	mov	rdx, QWORD PTR old_pml4$[rsp]
	mov	r8, QWORD PTR tv168[rsp]
	mov	rdx, QWORD PTR [rdx+r8*8]
	mov	QWORD PTR [rcx+rax*8], rdx
	jmp	SHORT $LN2@create_use
$LN1@create_use:

; 231  : 	
; 232  : 
; 233  : 
; 234  : 	pml4_i[pml4_index(0xFFFFD00000000000)] = old_pml4[pml4_index(0xFFFFD00000000000)];

	mov	rcx, -52776558133248			; ffffd00000000000H
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	QWORD PTR tv179[rsp], rax
	mov	rcx, -52776558133248			; ffffd00000000000H
	call	?pml4_index@@YA_K_K@Z			; pml4_index
	mov	rcx, QWORD PTR pml4_i$[rsp]
	mov	rdx, QWORD PTR old_pml4$[rsp]
	mov	r8, QWORD PTR tv179[rsp]
	mov	rdx, QWORD PTR [rdx+r8*8]
	mov	QWORD PTR [rcx+rax*8], rdx

; 235  : 	//! copy the user stack area to new address space
; 236  : 	//pml4_i[511] = *pml4_i | PAGING_PRESENT | PAGING_WRITABLE;
; 237  : 	//! return the new address space governor
; 238  : 	return pml4_i;

	mov	rax, QWORD PTR pml4_i$[rsp]

; 239  : }

	add	rsp, 120				; 00000078H
	ret	0
?create_user_address_space@@YAPEA_KXZ ENDP		; create_user_address_space
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
i2$ = 32
i4$ = 36
i3$ = 40
i1$ = 44
flags$ = 48
page$1 = 56
page$2 = 64
page$3 = 72
pml2$ = 80
pml3$ = 88
pml1$ = 96
pml4i$ = 128
physical_address$ = 136
virtual_address$ = 144
?map_page_ex@@YA_NPEA_K_K1@Z PROC			; map_page_ex

; 147  : bool map_page_ex (uint64_t *pml4i,uint64_t physical_address, uint64_t virtual_address){

$LN7:
	mov	QWORD PTR [rsp+24], r8
	mov	QWORD PTR [rsp+16], rdx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 120				; 00000078H

; 148  : 
; 149  : 	size_t flags = PAGING_WRITABLE | PAGING_PRESENT | PAGING_USER;

	mov	QWORD PTR flags$[rsp], 7

; 150  : 
; 151  : 	const long i4 = (virtual_address >> 39) & 0x1FF;

	mov	rax, QWORD PTR virtual_address$[rsp]
	shr	rax, 39					; 00000027H
	and	rax, 511				; 000001ffH
	mov	DWORD PTR i4$[rsp], eax

; 152  : 	const long i3 = (virtual_address >> 30) & 0x1FF;

	mov	rax, QWORD PTR virtual_address$[rsp]
	shr	rax, 30
	and	rax, 511				; 000001ffH
	mov	DWORD PTR i3$[rsp], eax

; 153  : 	const long i2 = (virtual_address >> 21) & 0x1FF;

	mov	rax, QWORD PTR virtual_address$[rsp]
	shr	rax, 21
	and	rax, 511				; 000001ffH
	mov	DWORD PTR i2$[rsp], eax

; 154  : 	const long i1 = (virtual_address >> 12) & 0x1FF;

	mov	rax, QWORD PTR virtual_address$[rsp]
	shr	rax, 12
	and	rax, 511				; 000001ffH
	mov	DWORD PTR i1$[rsp], eax

; 155  : 
; 156  : 	if (!(pml4i[i4] & PAGING_PRESENT)){

	movsxd	rax, DWORD PTR i4$[rsp]
	mov	rcx, QWORD PTR pml4i$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, 1
	test	rax, rax
	jne	SHORT $LN4@map_page_e

; 157  : 		const uint64_t page = (uint64_t)pmmngr_alloc();

	call	?pmmngr_alloc@@YAPEAXXZ			; pmmngr_alloc
	mov	QWORD PTR page$1[rsp], rax

; 158  : 		pml4i[i4] = page | flags;

	mov	rax, QWORD PTR flags$[rsp]
	mov	rcx, QWORD PTR page$1[rsp]
	or	rcx, rax
	mov	rax, rcx
	movsxd	rcx, DWORD PTR i4$[rsp]
	mov	rdx, QWORD PTR pml4i$[rsp]
	mov	QWORD PTR [rdx+rcx*8], rax

; 159  : 		clear((void*)page);

	mov	rcx, QWORD PTR page$1[rsp]
	call	?clear@@YAXPEAX@Z			; clear

; 160  : 		flush_tlb((void*)page);

	mov	rcx, QWORD PTR page$1[rsp]
	call	flush_tlb

; 161  : 		x64_mfence();

	call	x64_mfence
$LN4@map_page_e:

; 162  : 	}
; 163  : 	uint64_t* pml3 = (uint64_t*)(pml4i[i4] & ~(4096 - 1));

	movsxd	rax, DWORD PTR i4$[rsp]
	mov	rcx, QWORD PTR pml4i$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, -4096				; fffffffffffff000H
	mov	QWORD PTR pml3$[rsp], rax

; 164  : 
; 165  : 	if (!(pml3[i3] & PAGING_PRESENT)){

	movsxd	rax, DWORD PTR i3$[rsp]
	mov	rcx, QWORD PTR pml3$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, 1
	test	rax, rax
	jne	SHORT $LN3@map_page_e

; 166  : 		const uint64_t page = (uint64_t)pmmngr_alloc();

	call	?pmmngr_alloc@@YAPEAXXZ			; pmmngr_alloc
	mov	QWORD PTR page$3[rsp], rax

; 167  : 		pml3[i3] = page | flags;

	mov	rax, QWORD PTR flags$[rsp]
	mov	rcx, QWORD PTR page$3[rsp]
	or	rcx, rax
	mov	rax, rcx
	movsxd	rcx, DWORD PTR i3$[rsp]
	mov	rdx, QWORD PTR pml3$[rsp]
	mov	QWORD PTR [rdx+rcx*8], rax

; 168  : 		clear((void*)page);

	mov	rcx, QWORD PTR page$3[rsp]
	call	?clear@@YAXPEAX@Z			; clear

; 169  : 		flush_tlb((void*)page);

	mov	rcx, QWORD PTR page$3[rsp]
	call	flush_tlb

; 170  : 		x64_mfence();

	call	x64_mfence
$LN3@map_page_e:

; 171  : 		
; 172  : 	}
; 173  : 
; 174  : 	uint64_t* pml2 = (uint64_t*)(pml3[i3] & ~(4096 - 1));

	movsxd	rax, DWORD PTR i3$[rsp]
	mov	rcx, QWORD PTR pml3$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, -4096				; fffffffffffff000H
	mov	QWORD PTR pml2$[rsp], rax

; 175  : 	if (!(pml2[i2] & PAGING_PRESENT)){

	movsxd	rax, DWORD PTR i2$[rsp]
	mov	rcx, QWORD PTR pml2$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, 1
	test	rax, rax
	jne	SHORT $LN2@map_page_e

; 176  : 
; 177  : 		const uint64_t page = (uint64_t)pmmngr_alloc();

	call	?pmmngr_alloc@@YAPEAXXZ			; pmmngr_alloc
	mov	QWORD PTR page$2[rsp], rax

; 178  : 		pml2[i2] = page | flags;

	mov	rax, QWORD PTR flags$[rsp]
	mov	rcx, QWORD PTR page$2[rsp]
	or	rcx, rax
	mov	rax, rcx
	movsxd	rcx, DWORD PTR i2$[rsp]
	mov	rdx, QWORD PTR pml2$[rsp]
	mov	QWORD PTR [rdx+rcx*8], rax

; 179  : 		clear((void*)page);

	mov	rcx, QWORD PTR page$2[rsp]
	call	?clear@@YAXPEAX@Z			; clear

; 180  : 		flush_tlb((void*)page);

	mov	rcx, QWORD PTR page$2[rsp]
	call	flush_tlb

; 181  : 		x64_mfence();

	call	x64_mfence
$LN2@map_page_e:

; 182  : 		
; 183  : 	}
; 184  : 
; 185  : 	uint64_t* pml1 = (uint64_t*)(pml2[i2] & ~(4096 - 1));

	movsxd	rax, DWORD PTR i2$[rsp]
	mov	rcx, QWORD PTR pml2$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, -4096				; fffffffffffff000H
	mov	QWORD PTR pml1$[rsp], rax

; 186  : 
; 187  : 	if (pml1[i1] & PAGING_PRESENT){

	movsxd	rax, DWORD PTR i1$[rsp]
	mov	rcx, QWORD PTR pml1$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, 1
	test	rax, rax
	je	SHORT $LN1@map_page_e

; 188  : 
; 189  : 		return false;

	xor	al, al
	jmp	SHORT $LN5@map_page_e
$LN1@map_page_e:

; 190  : 	}
; 191  : 
; 192  : 	pml1[i1] = physical_address | flags;

	mov	rax, QWORD PTR flags$[rsp]
	mov	rcx, QWORD PTR physical_address$[rsp]
	or	rcx, rax
	mov	rax, rcx
	movsxd	rcx, DWORD PTR i1$[rsp]
	mov	rdx, QWORD PTR pml1$[rsp]
	mov	QWORD PTR [rdx+rcx*8], rax

; 193  : 	flush_tlb ((void*)virtual_address);

	mov	rcx, QWORD PTR virtual_address$[rsp]
	call	flush_tlb

; 194  : 	x64_mfence ();

	call	x64_mfence

; 195  : 	return true;

	mov	al, 1
$LN5@map_page_e:

; 196  : }

	add	rsp, 120				; 00000078H
	ret	0
?map_page_ex@@YA_NPEA_K_K1@Z ENDP			; map_page_ex
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
i2$ = 32
i4$ = 36
i3$ = 40
i1$ = 44
flags$ = 48
page$1 = 56
pml3$ = 64
page$2 = 72
page$3 = 80
pml2$ = 88
pml4i$ = 96
pml1$ = 104
physical_address$ = 128
virtual_address$ = 136
?map_page@@YA_N_K0@Z PROC				; map_page

; 75   : {

$LN7:
	mov	QWORD PTR [rsp+16], rdx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 120				; 00000078H

; 76   : 	size_t flags = PAGING_WRITABLE | PAGING_PRESENT | PAGING_USER;

	mov	QWORD PTR flags$[rsp], 7

; 77   : 
; 78   : 	const long i4 = (virtual_address >> 39) & 0x1FF;

	mov	rax, QWORD PTR virtual_address$[rsp]
	shr	rax, 39					; 00000027H
	and	rax, 511				; 000001ffH
	mov	DWORD PTR i4$[rsp], eax

; 79   : 	const long i3 = (virtual_address >> 30) & 0x1FF;

	mov	rax, QWORD PTR virtual_address$[rsp]
	shr	rax, 30
	and	rax, 511				; 000001ffH
	mov	DWORD PTR i3$[rsp], eax

; 80   : 	const long i2 = (virtual_address >> 21) & 0x1FF;

	mov	rax, QWORD PTR virtual_address$[rsp]
	shr	rax, 21
	and	rax, 511				; 000001ffH
	mov	DWORD PTR i2$[rsp], eax

; 81   : 	const long i1 = (virtual_address >> 12) & 0x1FF;

	mov	rax, QWORD PTR virtual_address$[rsp]
	shr	rax, 12
	and	rax, 511				; 000001ffH
	mov	DWORD PTR i1$[rsp], eax

; 82   : 
; 83   : 	uint64_t *pml4i = (uint64_t*)x64_read_cr3();

	call	x64_read_cr3
	mov	QWORD PTR pml4i$[rsp], rax

; 84   : 	if (!(pml4i[i4] & PAGING_PRESENT))

	movsxd	rax, DWORD PTR i4$[rsp]
	mov	rcx, QWORD PTR pml4i$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, 1
	test	rax, rax
	jne	SHORT $LN4@map_page

; 85   : 	{
; 86   : 		const uint64_t page = (uint64_t)pmmngr_alloc();

	call	?pmmngr_alloc@@YAPEAXXZ			; pmmngr_alloc
	mov	QWORD PTR page$1[rsp], rax

; 87   : 		pml4i[i4] = page | flags;

	mov	rax, QWORD PTR flags$[rsp]
	mov	rcx, QWORD PTR page$1[rsp]
	or	rcx, rax
	mov	rax, rcx
	movsxd	rcx, DWORD PTR i4$[rsp]
	mov	rdx, QWORD PTR pml4i$[rsp]
	mov	QWORD PTR [rdx+rcx*8], rax

; 88   : 		clear((void*)page);

	mov	rcx, QWORD PTR page$1[rsp]
	call	?clear@@YAXPEAX@Z			; clear

; 89   : 		flush_tlb((void*)page);

	mov	rcx, QWORD PTR page$1[rsp]
	call	flush_tlb

; 90   : 		x64_mfence();

	call	x64_mfence
$LN4@map_page:

; 91   : 	}
; 92   : 	uint64_t* pml3 = (uint64_t*)(pml4i[i4] & ~(4096 - 1));

	movsxd	rax, DWORD PTR i4$[rsp]
	mov	rcx, QWORD PTR pml4i$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, -4096				; fffffffffffff000H
	mov	QWORD PTR pml3$[rsp], rax

; 93   : 	if (!(pml3[i3] & PAGING_PRESENT))

	movsxd	rax, DWORD PTR i3$[rsp]
	mov	rcx, QWORD PTR pml3$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, 1
	test	rax, rax
	jne	SHORT $LN3@map_page

; 94   : 	{
; 95   : 		const uint64_t page = (uint64_t)pmmngr_alloc();

	call	?pmmngr_alloc@@YAPEAXXZ			; pmmngr_alloc
	mov	QWORD PTR page$3[rsp], rax

; 96   : 		pml3[i3] = page | flags;

	mov	rax, QWORD PTR flags$[rsp]
	mov	rcx, QWORD PTR page$3[rsp]
	or	rcx, rax
	mov	rax, rcx
	movsxd	rcx, DWORD PTR i3$[rsp]
	mov	rdx, QWORD PTR pml3$[rsp]
	mov	QWORD PTR [rdx+rcx*8], rax

; 97   : 		clear((void*)page);

	mov	rcx, QWORD PTR page$3[rsp]
	call	?clear@@YAXPEAX@Z			; clear

; 98   : 		flush_tlb((void*)page);

	mov	rcx, QWORD PTR page$3[rsp]
	call	flush_tlb

; 99   : 		x64_mfence();

	call	x64_mfence
$LN3@map_page:

; 100  : 		
; 101  : 	}
; 102  : 
; 103  : 	uint64_t* pml2 = (uint64_t*)(pml3[i3] & ~(4096 - 1));

	movsxd	rax, DWORD PTR i3$[rsp]
	mov	rcx, QWORD PTR pml3$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, -4096				; fffffffffffff000H
	mov	QWORD PTR pml2$[rsp], rax

; 104  : 	if (!(pml2[i2] & PAGING_PRESENT))

	movsxd	rax, DWORD PTR i2$[rsp]
	mov	rcx, QWORD PTR pml2$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, 1
	test	rax, rax
	jne	SHORT $LN2@map_page

; 105  : 	{
; 106  : 		const uint64_t page = (uint64_t)pmmngr_alloc();

	call	?pmmngr_alloc@@YAPEAXXZ			; pmmngr_alloc
	mov	QWORD PTR page$2[rsp], rax

; 107  : 		pml2[i2] = page | flags;

	mov	rax, QWORD PTR flags$[rsp]
	mov	rcx, QWORD PTR page$2[rsp]
	or	rcx, rax
	mov	rax, rcx
	movsxd	rcx, DWORD PTR i2$[rsp]
	mov	rdx, QWORD PTR pml2$[rsp]
	mov	QWORD PTR [rdx+rcx*8], rax

; 108  : 		clear((void*)page);

	mov	rcx, QWORD PTR page$2[rsp]
	call	?clear@@YAXPEAX@Z			; clear

; 109  : 		flush_tlb((void*)page);

	mov	rcx, QWORD PTR page$2[rsp]
	call	flush_tlb

; 110  : 		x64_mfence();

	call	x64_mfence
$LN2@map_page:

; 111  : 		
; 112  : 	}
; 113  : 	uint64_t* pml1 = (uint64_t*)(pml2[i2] & ~(4096 - 1));

	movsxd	rax, DWORD PTR i2$[rsp]
	mov	rcx, QWORD PTR pml2$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, -4096				; fffffffffffff000H
	mov	QWORD PTR pml1$[rsp], rax

; 114  : 	if (pml1[i1] & PAGING_PRESENT)

	movsxd	rax, DWORD PTR i1$[rsp]
	mov	rcx, QWORD PTR pml1$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, 1
	test	rax, rax
	je	SHORT $LN1@map_page

; 115  : 	{
; 116  : 		return false;

	xor	al, al
	jmp	SHORT $LN5@map_page
$LN1@map_page:

; 117  : 	}
; 118  : 
; 119  : 	pml1[i1] = physical_address | flags;

	mov	rax, QWORD PTR flags$[rsp]
	mov	rcx, QWORD PTR physical_address$[rsp]
	or	rcx, rax
	mov	rax, rcx
	movsxd	rcx, DWORD PTR i1$[rsp]
	mov	rdx, QWORD PTR pml1$[rsp]
	mov	QWORD PTR [rdx+rcx*8], rax

; 120  : 	flush_tlb ((void*)virtual_address);

	mov	rcx, QWORD PTR virtual_address$[rsp]
	call	flush_tlb

; 121  : 	x64_mfence ();

	call	x64_mfence

; 122  : 	return true;

	mov	al, 1
$LN5@map_page:

; 123  : }

	add	rsp, 120				; 00000078H
	ret	0
?map_page@@YA_N_K0@Z ENDP				; map_page
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
i$1 = 32
old_pml4$ = 40
pml4$ = 48
?vmmngr_x86_64_init@@YAXXZ PROC				; vmmngr_x86_64_init

; 56   : void vmmngr_x86_64_init () {

$LN7:
	sub	rsp, 72					; 00000048H

; 57   : 	//! FIXME: pml4 address should be relocatable
; 58   : 	//! FIXME: the address assigned should be 4 KB aligned
; 59   : 	uint64_t * pml4 = (uint64_t*)pmmngr_alloc(); 

	call	?pmmngr_alloc@@YAPEAXXZ			; pmmngr_alloc
	mov	QWORD PTR pml4$[rsp], rax

; 60   : 	uint64_t* old_pml4 = (uint64_t*)x64_read_cr3();

	call	x64_read_cr3
	mov	QWORD PTR old_pml4$[rsp], rax

; 61   : 
; 62   : 	//! just copy the paging structure setuped by XNLDR 
; 63   : 	//! for the kernel! also known as kernel address space
; 64   : 	for (int i = 0; i < 512; i++) {

	mov	DWORD PTR i$1[rsp], 0
	jmp	SHORT $LN4@vmmngr_x86
$LN3@vmmngr_x86:
	mov	eax, DWORD PTR i$1[rsp]
	inc	eax
	mov	DWORD PTR i$1[rsp], eax
$LN4@vmmngr_x86:
	cmp	DWORD PTR i$1[rsp], 512			; 00000200H
	jge	SHORT $LN2@vmmngr_x86

; 65   : 		if ((old_pml4[i] & 1) == 1)

	movsxd	rax, DWORD PTR i$1[rsp]
	mov	rcx, QWORD PTR old_pml4$[rsp]
	mov	rax, QWORD PTR [rcx+rax*8]
	and	rax, 1
	cmp	rax, 1
	jne	SHORT $LN1@vmmngr_x86

; 66   : 			pml4[i] = old_pml4[i];

	movsxd	rax, DWORD PTR i$1[rsp]
	movsxd	rcx, DWORD PTR i$1[rsp]
	mov	rdx, QWORD PTR pml4$[rsp]
	mov	r8, QWORD PTR old_pml4$[rsp]
	mov	rax, QWORD PTR [r8+rax*8]
	mov	QWORD PTR [rdx+rcx*8], rax
$LN1@vmmngr_x86:

; 67   : 	}

	jmp	SHORT $LN3@vmmngr_x86
$LN2@vmmngr_x86:

; 68   : 
; 69   : 	x64_write_cr3((size_t)pml4);

	mov	rcx, QWORD PTR pml4$[rsp]
	call	x64_write_cr3

; 70   : }

	add	rsp, 72					; 00000048H
	ret	0
?vmmngr_x86_64_init@@YAXXZ ENDP				; vmmngr_x86_64_init
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
addr$ = 8
?p_index@@YA_K_K@Z PROC					; p_index

; 42   : size_t p_index (uint64_t addr){

	mov	QWORD PTR [rsp+8], rcx

; 43   : 	return (addr & 0x7ff);

	mov	rax, QWORD PTR addr$[rsp]
	and	rax, 2047				; 000007ffH

; 44   : }

	ret	0
?p_index@@YA_K_K@Z ENDP					; p_index
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
addr$ = 8
?pt_index@@YA_K_K@Z PROC				; pt_index

; 38   : size_t pt_index (uint64_t addr){

	mov	QWORD PTR [rsp+8], rcx

; 39   : 	return (addr >> 12) & 0x1ff;

	mov	rax, QWORD PTR addr$[rsp]
	shr	rax, 12
	and	rax, 511				; 000001ffH

; 40   : }

	ret	0
?pt_index@@YA_K_K@Z ENDP				; pt_index
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
addr$ = 8
?pd_index@@YA_K_K@Z PROC				; pd_index

; 34   : size_t pd_index (uint64_t addr){

	mov	QWORD PTR [rsp+8], rcx

; 35   : 	return (addr >> 21) & 0x1ff;

	mov	rax, QWORD PTR addr$[rsp]
	shr	rax, 21
	and	rax, 511				; 000001ffH

; 36   : }

	ret	0
?pd_index@@YA_K_K@Z ENDP				; pd_index
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
addr$ = 8
?pdp_index@@YA_K_K@Z PROC				; pdp_index

; 30   : size_t pdp_index (uint64_t addr){

	mov	QWORD PTR [rsp+8], rcx

; 31   : 	return (addr >> 30) & 0x1ff;

	mov	rax, QWORD PTR addr$[rsp]
	shr	rax, 30
	and	rax, 511				; 000001ffH

; 32   : }

	ret	0
?pdp_index@@YA_K_K@Z ENDP				; pdp_index
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\arch\x86_64\vmmngr.cpp
_TEXT	SEGMENT
addr$ = 8
?pml4_index@@YA_K_K@Z PROC				; pml4_index

; 26   : size_t  pml4_index (uint64_t addr){

	mov	QWORD PTR [rsp+8], rcx

; 27   : 	return (addr >> 39) & 0x1ff;

	mov	rax, QWORD PTR addr$[rsp]
	shr	rax, 39					; 00000027H
	and	rax, 511				; 000001ffH

; 28   : }

	ret	0
?pml4_index@@YA_K_K@Z ENDP				; pml4_index
_TEXT	ENDS
END
