# Day-015-sync_d_flip_flop
D flip flop is positive edge-triggered and synchronous active high reset D flip flop. As soon as reset is triggered, the output gets reset on the next posedge of a clock.
