0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/SignalSplitter_ila/sim/SignalSplitter_ila.v,1691051554,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPIMasterReceive.v,,SignalSplitter_ila,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fftmodule_0/fftmodule_cordic_v6_0_i0/sim/fftmodule_cordic_v6_0_i0.vhd,1690614489,vhdl,,,,fftmodule_cordic_v6_0_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fftmodule_0/fftmodule_xfft_v9_1_i0/sim/fftmodule_xfft_v9_1_i0.vhd,1690614489,vhdl,,,,fftmodule_xfft_v9_1_i0,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fftmodule_0/sim/fftmodule_0.v,1690614489,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,,fftmodule_0,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1690810715,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_3/sim/ila_3.v,,fifo_generator_0,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_3/sim/ila_3.v,1690967665,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/rom_sine/sim/rom_sine.v,,ila_3,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/rom_sine/sim/rom_sine.v,1691030383,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/SignalSplitter_ila/sim/SignalSplitter_ila.v,,rom_sine,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/conv_pkg.v,1691060728,verilog,,,,,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/convert_type.v,1691060728,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/xlclockdriver_rd.v,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/conv_pkg.v,align_input;cast;convert_type;extend_msb;pad_lsb;round_towards_even;round_towards_inf;saturation_arith;shift_division_result;shift_op;sign_ext;trunc;wrap_arith;zero_ext,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/fftmodule.v,1690614491,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fftmodule_0/sim/fftmodule_0.v,,fftmodule;fftmodule_default_clock_driver;fftmodule_struct,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/fftmodule_entity_declarations.v,1690614491,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/fftmodule.v,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/conv_pkg.v,sysgen_constant_895b23b305;sysgen_reinterpret_0f9defd942;xlcordic_66bbec3ad9da73a64cef8f602c7f58ec;xlfftmodule_xfft_v9_1_i0_c9b63e72838c51a432aa9d7cf53a86c5,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/synth_reg.v,1691060728,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/synth_reg_w_init.v,,srlc33e;synth_reg;synth_reg_reg,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/synth_reg_w_init.v,1691060728,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/convert_type.v,,single_reg_w_init;synth_reg_w_init,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/xlclockdriver_rd.v,1691060728,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/fftmodule_entity_declarations.v,,xlclockdriver,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/ConfigurableReceiver_tb.v,1691039745,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/TriangleDDS_tb.v,,ConfigurableReceiver_tb,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FFTTest_tb.v,1690807107,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPI_tb.v,,FFTTest_tb,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FrequencyScanner_tb.v,1690687009,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPISlaveReceive_tb.v,,FrequencyScanner_tb,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPISlaveReceive_tb.v,1690874228,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/ConfigurableReceiver_tb.v,,SPISlaveReceive_tb,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPI_tb.v,1690530988,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FrequencyScanner_tb.v,,SPI_tb,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/TriangleDDS_tb.v,1691062923,verilog,,,,TriangleDDS_tb,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/ADCBuffer.v,1691049305,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPISlaveReceive.v,,ADCBuffer,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/ConfigurableReceiver.v,1690987113,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/RegisterModule.v,,,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DACTest.v,1691049304,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DDSTrigger.v,,DACTest,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DDSModule.v,1691050885,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/TriangleDDS.v,,DDSModule,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DDSTrigger.v,1691049301,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DDSModule.v,,DDSTrigger,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DecimatorBuffer.v,1691049721,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SignalSplitter.v,,DecimatorBuffer,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/FrequencyScanner.v,1690891699,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/ADCBuffer.v,,FrequencyScanner,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/RegisterModule.v,1691051408,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DACTest.v,,RegisterModule,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPIMasterReceive.v,1690530872,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPIMasterSend.v,,SPIMasterReceive,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPIMasterSend.v,1690889256,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/FrequencyScanner.v,,SPIMasterSend,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPISlaveReceive.v,1691051095,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/ConfigurableReceiver.v,,SPISlaveReceive,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SignalSplitter.v,1691054315,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FFTTest_tb.v,,SignalSplitter,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SineDDS.v,1691057152,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DecimatorBuffer.v,,SineDDS,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/TriangleDDS.v,1691062886,verilog,,C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SineDDS.v,,TriangleDDS,,,../../../../SPI.ip_user_files/ipstatic/work/hdl,,,,,
