{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713412557335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713412557335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 21:55:57 2024 " "Processing started: Wed Apr 17 21:55:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713412557335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412557335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off battleship -c battleship " "Command: quartus_map --read_settings_files=on --write_settings_files=off battleship -c battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412557335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713412557865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713412557865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_life.sv 1 1 " "Found 1 design units, including 1 entities, in source file manage_life.sv" { { "Info" "ISGN_ENTITY_NAME" "1 manage_life " "Found entity 1: manage_life" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file conexion_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conexion_vga " "Found entity 1: conexion_vga" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcos_move_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcos_move_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcos_move_pc " "Found entity 1: barcos_move_pc" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ataque_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ataque_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ataque_pc " "Found entity 1: ataque_pc" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570180 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 LFSR.sv(7) " "Verilog HDL Expression warning at LFSR.sv(7): truncated literal to match 3 bits" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1713412570182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship " "Found entity 1: battleship" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_tb " "Found entity 1: battleship_tb" {  } { { "battleship_tb.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_seg " "Found entity 1: contador_seg" {  } { { "contador_seg.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/contador_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcos_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcos_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcos_move " "Found entity 1: barcos_move" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ataque.sv 1 1 " "Found 1 design units, including 1 entities, in source file ataque.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ataque " "Found entity 1: ataque" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713412570253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "battleship " "Elaborating entity \"battleship\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713412570449 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_vga_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_vga_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_vga_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_vga_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570474 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:new_clk " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:new_clk\"" {  } { { "battleship.sv" "new_clk" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412570495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clk_divider.sv(15) " "Verilog HDL assignment warning at clk_divider.sv(15): truncated value with size 32 to match size of target (10)" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570496 "|battleship|clk_divider:new_clk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clk_divider.sv(22) " "Verilog HDL assignment warning at clk_divider.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570496 "|battleship|clk_divider:new_clk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clk_divider.sv(29) " "Verilog HDL assignment warning at clk_divider.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570496 "|battleship|clk_divider:new_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:maquina " "Elaborating entity \"fsm\" for hierarchy \"fsm:maquina\"" {  } { { "battleship.sv" "maquina" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412570509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_seg contador_seg:contador " "Elaborating entity \"contador_seg\" for hierarchy \"contador_seg:contador\"" {  } { { "battleship.sv" "contador" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412570523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_seg.sv(11) " "Verilog HDL assignment warning at contador_seg.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "contador_seg.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/contador_seg.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570524 "|battleship|contador_seg:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comparar " "Elaborating entity \"comparador\" for hierarchy \"comparador:comparar\"" {  } { { "battleship.sv" "comparar" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412570532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcos_move barcos_move:ordenar_barcos " "Elaborating entity \"barcos_move\" for hierarchy \"barcos_move:ordenar_barcos\"" {  } { { "battleship.sv" "ordenar_barcos" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412570541 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont barcos_move.sv(23) " "Verilog HDL Always Construct warning at barcos_move.sv(23): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570542 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barcos barcos_move.sv(25) " "Verilog HDL Always Construct warning at barcos_move.sv(25): variable \"barcos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570542 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(30) " "Verilog HDL Always Construct warning at barcos_move.sv(30): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570543 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(31) " "Verilog HDL Always Construct warning at barcos_move.sv(31): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570543 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(31) " "Verilog HDL assignment warning at barcos_move.sv(31): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570544 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(32) " "Verilog HDL Always Construct warning at barcos_move.sv(32): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570544 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(33) " "Verilog HDL Always Construct warning at barcos_move.sv(33): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570544 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(33) " "Verilog HDL assignment warning at barcos_move.sv(33): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570544 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(35) " "Verilog HDL Always Construct warning at barcos_move.sv(35): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570544 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(35) " "Verilog HDL Always Construct warning at barcos_move.sv(35): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570544 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(36) " "Verilog HDL Always Construct warning at barcos_move.sv(36): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570545 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(36) " "Verilog HDL Always Construct warning at barcos_move.sv(36): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570545 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(37) " "Verilog HDL Always Construct warning at barcos_move.sv(37): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570547 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(37) " "Verilog HDL Always Construct warning at barcos_move.sv(37): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570547 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(38) " "Verilog HDL Always Construct warning at barcos_move.sv(38): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570548 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(38) " "Verilog HDL Always Construct warning at barcos_move.sv(38): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570548 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(39) " "Verilog HDL Always Construct warning at barcos_move.sv(39): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570549 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(39) " "Verilog HDL Always Construct warning at barcos_move.sv(39): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570550 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(40) " "Verilog HDL assignment warning at barcos_move.sv(40): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570551 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(44) " "Verilog HDL Always Construct warning at barcos_move.sv(44): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570554 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(45) " "Verilog HDL Always Construct warning at barcos_move.sv(45): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570554 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(45) " "Verilog HDL assignment warning at barcos_move.sv(45): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570554 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(46) " "Verilog HDL Always Construct warning at barcos_move.sv(46): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570555 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(47) " "Verilog HDL Always Construct warning at barcos_move.sv(47): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570555 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(47) " "Verilog HDL assignment warning at barcos_move.sv(47): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570555 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(48) " "Verilog HDL Always Construct warning at barcos_move.sv(48): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570555 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(49) " "Verilog HDL Always Construct warning at barcos_move.sv(49): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570555 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(49) " "Verilog HDL assignment warning at barcos_move.sv(49): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570556 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(50) " "Verilog HDL Always Construct warning at barcos_move.sv(50): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570556 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(51) " "Verilog HDL Always Construct warning at barcos_move.sv(51): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570556 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(51) " "Verilog HDL assignment warning at barcos_move.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570556 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(52) " "Verilog HDL Always Construct warning at barcos_move.sv(52): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570556 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(52) " "Verilog HDL Always Construct warning at barcos_move.sv(52): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570557 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(53) " "Verilog HDL Always Construct warning at barcos_move.sv(53): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570557 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(53) " "Verilog HDL Always Construct warning at barcos_move.sv(53): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570557 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(54) " "Verilog HDL Always Construct warning at barcos_move.sv(54): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570558 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(54) " "Verilog HDL Always Construct warning at barcos_move.sv(54): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570558 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(55) " "Verilog HDL Always Construct warning at barcos_move.sv(55): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570560 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(55) " "Verilog HDL Always Construct warning at barcos_move.sv(55): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570560 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(56) " "Verilog HDL Always Construct warning at barcos_move.sv(56): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570561 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(56) " "Verilog HDL Always Construct warning at barcos_move.sv(56): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570561 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(57) " "Verilog HDL assignment warning at barcos_move.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570563 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(61) " "Verilog HDL Always Construct warning at barcos_move.sv(61): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570567 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(62) " "Verilog HDL Always Construct warning at barcos_move.sv(62): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570568 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(62) " "Verilog HDL assignment warning at barcos_move.sv(62): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570568 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(63) " "Verilog HDL Always Construct warning at barcos_move.sv(63): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570568 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(64) " "Verilog HDL Always Construct warning at barcos_move.sv(64): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570568 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(64) " "Verilog HDL assignment warning at barcos_move.sv(64): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570568 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(65) " "Verilog HDL Always Construct warning at barcos_move.sv(65): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570568 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(66) " "Verilog HDL Always Construct warning at barcos_move.sv(66): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570569 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(66) " "Verilog HDL assignment warning at barcos_move.sv(66): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570569 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(67) " "Verilog HDL Always Construct warning at barcos_move.sv(67): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570570 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(68) " "Verilog HDL Always Construct warning at barcos_move.sv(68): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570570 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(68) " "Verilog HDL assignment warning at barcos_move.sv(68): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570570 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(69) " "Verilog HDL Always Construct warning at barcos_move.sv(69): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570570 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(69) " "Verilog HDL Always Construct warning at barcos_move.sv(69): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570570 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(70) " "Verilog HDL Always Construct warning at barcos_move.sv(70): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570572 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(70) " "Verilog HDL Always Construct warning at barcos_move.sv(70): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570572 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(71) " "Verilog HDL Always Construct warning at barcos_move.sv(71): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570573 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(71) " "Verilog HDL Always Construct warning at barcos_move.sv(71): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570573 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(72) " "Verilog HDL Always Construct warning at barcos_move.sv(72): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570574 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(72) " "Verilog HDL Always Construct warning at barcos_move.sv(72): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570574 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(73) " "Verilog HDL assignment warning at barcos_move.sv(73): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570576 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(77) " "Verilog HDL Always Construct warning at barcos_move.sv(77): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570581 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(78) " "Verilog HDL Always Construct warning at barcos_move.sv(78): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570581 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(78) " "Verilog HDL assignment warning at barcos_move.sv(78): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570581 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(79) " "Verilog HDL Always Construct warning at barcos_move.sv(79): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570581 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(80) " "Verilog HDL Always Construct warning at barcos_move.sv(80): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570581 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(80) " "Verilog HDL assignment warning at barcos_move.sv(80): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570582 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(81) " "Verilog HDL Always Construct warning at barcos_move.sv(81): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570582 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(82) " "Verilog HDL Always Construct warning at barcos_move.sv(82): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570582 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(82) " "Verilog HDL assignment warning at barcos_move.sv(82): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570582 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(83) " "Verilog HDL Always Construct warning at barcos_move.sv(83): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570582 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(84) " "Verilog HDL Always Construct warning at barcos_move.sv(84): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570583 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(84) " "Verilog HDL assignment warning at barcos_move.sv(84): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570583 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(85) " "Verilog HDL Always Construct warning at barcos_move.sv(85): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570583 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(85) " "Verilog HDL Always Construct warning at barcos_move.sv(85): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570583 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(86) " "Verilog HDL Always Construct warning at barcos_move.sv(86): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570585 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(86) " "Verilog HDL Always Construct warning at barcos_move.sv(86): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570585 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(87) " "Verilog HDL Always Construct warning at barcos_move.sv(87): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570586 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(87) " "Verilog HDL Always Construct warning at barcos_move.sv(87): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570586 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(88) " "Verilog HDL assignment warning at barcos_move.sv(88): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570587 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(92) " "Verilog HDL Always Construct warning at barcos_move.sv(92): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570592 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(93) " "Verilog HDL Always Construct warning at barcos_move.sv(93): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570592 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(93) " "Verilog HDL assignment warning at barcos_move.sv(93): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570592 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(94) " "Verilog HDL Always Construct warning at barcos_move.sv(94): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570592 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(95) " "Verilog HDL Always Construct warning at barcos_move.sv(95): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570593 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(95) " "Verilog HDL assignment warning at barcos_move.sv(95): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570593 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(96) " "Verilog HDL Always Construct warning at barcos_move.sv(96): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570593 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(97) " "Verilog HDL Always Construct warning at barcos_move.sv(97): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570593 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(97) " "Verilog HDL assignment warning at barcos_move.sv(97): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570593 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(98) " "Verilog HDL Always Construct warning at barcos_move.sv(98): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570594 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(99) " "Verilog HDL Always Construct warning at barcos_move.sv(99): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570594 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(99) " "Verilog HDL assignment warning at barcos_move.sv(99): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570595 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(100) " "Verilog HDL Always Construct warning at barcos_move.sv(100): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570595 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(100) " "Verilog HDL Always Construct warning at barcos_move.sv(100): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570595 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(101) " "Verilog HDL Always Construct warning at barcos_move.sv(101): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570596 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(101) " "Verilog HDL Always Construct warning at barcos_move.sv(101): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570596 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(102) " "Verilog HDL assignment warning at barcos_move.sv(102): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570596 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_barcos barcos_move.sv(21) " "Verilog HDL Always Construct warning at barcos_move.sv(21): inferring latch(es) for variable \"temp_barcos\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412570604 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont barcos_move.sv(21) " "Verilog HDL Always Construct warning at barcos_move.sv(21): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412570604 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_y barcos_move.sv(21) " "Verilog HDL Always Construct warning at barcos_move.sv(21): inferring latch(es) for variable \"temp_y\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412570604 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_x barcos_move.sv(21) " "Verilog HDL Always Construct warning at barcos_move.sv(21): inferring latch(es) for variable \"temp_x\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412570605 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[0\] barcos_move.sv(108) " "Inferred latch for \"temp_x\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570681 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[1\] barcos_move.sv(108) " "Inferred latch for \"temp_x\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570682 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[2\] barcos_move.sv(108) " "Inferred latch for \"temp_x\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570682 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[0\] barcos_move.sv(108) " "Inferred latch for \"temp_y\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570683 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[1\] barcos_move.sv(108) " "Inferred latch for \"temp_y\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570683 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[2\] barcos_move.sv(108) " "Inferred latch for \"temp_y\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570683 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont barcos_move.sv(108) " "Inferred latch for \"cont\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570683 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[0\] barcos_move.sv(108) " "Inferred latch for \"temp_barcos\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570683 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[1\] barcos_move.sv(108) " "Inferred latch for \"temp_barcos\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570684 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[2\] barcos_move.sv(108) " "Inferred latch for \"temp_barcos\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570684 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570684 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570685 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570685 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570686 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570686 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570687 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570687 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570687 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570688 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570688 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570688 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570689 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570689 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570690 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570690 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570691 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570691 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570691 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570692 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570693 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570694 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570694 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570695 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570696 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570696 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570697 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570697 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570697 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570698 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570699 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570700 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570700 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570700 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570701 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570701 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570701 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570702 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570702 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570703 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570703 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570703 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570704 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570704 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570705 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570705 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570706 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570706 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570706 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570707 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570707 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570707 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570709 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570709 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570710 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570710 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570711 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570712 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570713 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570713 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570714 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570714 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570715 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570715 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570716 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570716 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570717 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570717 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570717 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570718 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570718 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570719 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570719 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570719 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570720 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570720 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570721 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570721 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570721 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570722 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570723 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570723 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570723 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570724 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570725 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570726 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570727 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570727 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570727 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570728 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570728 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570729 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570730 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570731 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570732 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570733 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570733 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570734 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570735 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570735 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] barcos_move.sv(108) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at barcos_move.sv(108)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570736 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570839 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570840 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570840 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570840 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412570840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manage_life manage_life:m_life_player " "Elaborating entity \"manage_life\" for hierarchy \"manage_life:m_life_player\"" {  } { { "battleship.sv" "m_life_player" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412570904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(53) " "Verilog HDL assignment warning at manage_life.sv(53): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570907 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(56) " "Verilog HDL assignment warning at manage_life.sv(56): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570908 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(61) " "Verilog HDL assignment warning at manage_life.sv(61): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570908 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(64) " "Verilog HDL assignment warning at manage_life.sv(64): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570908 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(69) " "Verilog HDL assignment warning at manage_life.sv(69): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570909 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(72) " "Verilog HDL assignment warning at manage_life.sv(72): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570909 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(77) " "Verilog HDL assignment warning at manage_life.sv(77): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570909 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(80) " "Verilog HDL assignment warning at manage_life.sv(80): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570909 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(84) " "Verilog HDL assignment warning at manage_life.sv(84): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570910 "|battleship|manage_life:m_life_player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ataque ataque:move " "Elaborating entity \"ataque\" for hierarchy \"ataque:move\"" {  } { { "battleship.sv" "move" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412570929 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque.sv(24) " "Verilog HDL Always Construct warning at ataque.sv(24): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570931 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(32) " "Verilog HDL Always Construct warning at ataque.sv(32): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570932 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(33) " "Verilog HDL Always Construct warning at ataque.sv(33): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570932 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(33) " "Verilog HDL assignment warning at ataque.sv(33): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570932 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(34) " "Verilog HDL Always Construct warning at ataque.sv(34): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570932 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(35) " "Verilog HDL Always Construct warning at ataque.sv(35): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570933 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(35) " "Verilog HDL assignment warning at ataque.sv(35): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570933 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(36) " "Verilog HDL Always Construct warning at ataque.sv(36): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570933 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(37) " "Verilog HDL Always Construct warning at ataque.sv(37): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570933 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(37) " "Verilog HDL assignment warning at ataque.sv(37): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570933 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(38) " "Verilog HDL Always Construct warning at ataque.sv(38): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570933 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(39) " "Verilog HDL Always Construct warning at ataque.sv(39): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570934 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(39) " "Verilog HDL assignment warning at ataque.sv(39): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412570934 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(40) " "Verilog HDL Always Construct warning at ataque.sv(40): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570934 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(40) " "Verilog HDL Always Construct warning at ataque.sv(40): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570934 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(41) " "Verilog HDL Always Construct warning at ataque.sv(41): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570935 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(41) " "Verilog HDL Always Construct warning at ataque.sv(41): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570935 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(43) " "Verilog HDL Always Construct warning at ataque.sv(43): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570935 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(43) " "Verilog HDL Always Construct warning at ataque.sv(43): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570935 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(47) " "Verilog HDL Always Construct warning at ataque.sv(47): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570936 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(47) " "Verilog HDL Always Construct warning at ataque.sv(47): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570936 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(52) " "Verilog HDL Always Construct warning at ataque.sv(52): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570937 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(52) " "Verilog HDL Always Construct warning at ataque.sv(52): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570937 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(54) " "Verilog HDL Always Construct warning at ataque.sv(54): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570938 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(54) " "Verilog HDL Always Construct warning at ataque.sv(54): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570938 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(60) " "Verilog HDL Always Construct warning at ataque.sv(60): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570941 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(60) " "Verilog HDL Always Construct warning at ataque.sv(60): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570941 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(62) " "Verilog HDL Always Construct warning at ataque.sv(62): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570942 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(62) " "Verilog HDL Always Construct warning at ataque.sv(62): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570942 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(68) " "Verilog HDL Always Construct warning at ataque.sv(68): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570944 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(68) " "Verilog HDL Always Construct warning at ataque.sv(68): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570944 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(70) " "Verilog HDL Always Construct warning at ataque.sv(70): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570945 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(70) " "Verilog HDL Always Construct warning at ataque.sv(70): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570945 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(76) " "Verilog HDL Always Construct warning at ataque.sv(76): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570947 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(76) " "Verilog HDL Always Construct warning at ataque.sv(76): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570947 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(78) " "Verilog HDL Always Construct warning at ataque.sv(78): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570947 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(78) " "Verilog HDL Always Construct warning at ataque.sv(78): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570948 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ataque.sv(41) " "Verilog HDL Case Statement warning at ataque.sv(41): incomplete case statement has no default case item" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713412570949 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque.sv(91) " "Verilog HDL Always Construct warning at ataque.sv(91): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412570952 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412570954 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_x ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"temp_x\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412570954 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_y ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"temp_y\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412570954 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "impact_ship ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"impact_ship\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412570954 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_end ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"temp_end\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412570955 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_end ataque.sv(85) " "Inferred latch for \"temp_end\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570985 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship\[0\] ataque.sv(85) " "Inferred latch for \"impact_ship\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570985 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship\[1\] ataque.sv(85) " "Inferred latch for \"impact_ship\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570985 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship\[2\] ataque.sv(85) " "Inferred latch for \"impact_ship\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570986 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[0\] ataque.sv(85) " "Inferred latch for \"temp_y\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570986 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[1\] ataque.sv(85) " "Inferred latch for \"temp_y\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570986 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[2\] ataque.sv(85) " "Inferred latch for \"temp_y\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570986 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[0\] ataque.sv(85) " "Inferred latch for \"temp_x\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570986 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[1\] ataque.sv(85) " "Inferred latch for \"temp_x\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570986 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[2\] ataque.sv(85) " "Inferred latch for \"temp_x\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570986 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont ataque.sv(85) " "Inferred latch for \"cont\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570986 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570987 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570987 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570987 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570987 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570988 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570988 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570989 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570989 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570990 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570990 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570990 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570990 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570991 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570991 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570991 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570992 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570992 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570992 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570992 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570993 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570993 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570994 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570994 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570995 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570995 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570996 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570996 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570997 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570997 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570997 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570998 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570998 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570999 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570999 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412570999 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571000 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571000 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571000 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571001 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571001 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571001 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571001 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571002 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571002 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571002 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571003 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571003 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571004 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571004 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571004 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571005 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571005 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571005 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571005 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571006 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571007 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571007 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571008 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571008 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571009 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571009 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571010 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571010 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571010 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571010 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571011 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571011 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571011 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571012 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571012 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571012 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571012 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571013 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571013 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571013 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571013 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571014 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571014 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571014 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571014 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571015 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571015 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571015 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571016 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571016 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571016 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571016 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571017 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571017 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571017 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571019 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571019 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571019 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571020 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571020 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571021 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571021 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571021 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571022 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571022 "|battleship|ataque:move"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571091 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571091 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571091 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571092 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcos_move_pc barcos_move_pc:ordenar_barcos_pc " "Elaborating entity \"barcos_move_pc\" for hierarchy \"barcos_move_pc:ordenar_barcos_pc\"" {  } { { "battleship.sv" "ordenar_barcos_pc" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412571117 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont barcos_move_pc.sv(16) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(16): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571118 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barcos barcos_move_pc.sv(18) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(18): variable \"barcos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571118 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(29) " "Verilog HDL assignment warning at barcos_move_pc.sv(29): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412571120 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(38) " "Verilog HDL assignment warning at barcos_move_pc.sv(38): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412571127 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(46) " "Verilog HDL assignment warning at barcos_move_pc.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412571131 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(53) " "Verilog HDL assignment warning at barcos_move_pc.sv(53): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412571159 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(59) " "Verilog HDL assignment warning at barcos_move_pc.sv(59): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713412571161 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_barcos barcos_move_pc.sv(14) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(14): inferring latch(es) for variable \"temp_barcos\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412571164 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont barcos_move_pc.sv(14) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(14): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412571164 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont barcos_move_pc.sv(65) " "Inferred latch for \"cont\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571192 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp_barcos\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571192 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp_barcos\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571193 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp_barcos\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571193 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571193 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571193 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571193 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571193 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571194 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571194 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571194 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571194 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571194 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571195 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571195 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571195 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571195 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571195 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571196 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571196 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571196 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571196 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571196 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571197 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571197 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571197 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571197 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571197 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571198 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571198 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571198 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571198 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571198 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571198 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571199 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571199 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571199 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571199 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571199 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571200 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571200 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571200 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571200 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571200 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571200 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571201 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571201 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571201 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571201 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571201 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571202 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571202 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571202 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571202 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571202 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571202 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571203 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571203 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571203 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571203 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571203 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571204 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571204 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571204 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571204 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571204 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571204 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571205 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571205 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571205 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571205 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571205 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571206 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571207 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571207 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571208 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571208 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571208 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571208 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571208 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571209 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571209 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571209 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571209 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571209 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571210 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571210 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571210 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571210 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571210 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571211 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571211 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571211 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571211 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571211 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571212 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571212 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571212 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571212 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571212 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571213 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571213 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571213 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571214 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571259 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571260 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571260 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571260 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ataque_pc ataque_pc:move_pc " "Elaborating entity \"ataque_pc\" for hierarchy \"ataque_pc:move_pc\"" {  } { { "battleship.sv" "move_pc" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412571309 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque_pc.sv(17) " "Verilog HDL Always Construct warning at ataque_pc.sv(17): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571311 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_end ataque_pc.sv(21) " "Verilog HDL Always Construct warning at ataque_pc.sv(21): variable \"temp_end\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571312 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ataque_pc.sv(22) " "Verilog HDL Case Statement warning at ataque_pc.sv(22): incomplete case statement has no default case item" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713412571322 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque_pc.sv(70) " "Verilog HDL Always Construct warning at ataque_pc.sv(70): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571325 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont ataque_pc.sv(15) " "Verilog HDL Always Construct warning at ataque_pc.sv(15): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412571328 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "impact_ship_player ataque_pc.sv(15) " "Verilog HDL Always Construct warning at ataque_pc.sv(15): inferring latch(es) for variable \"impact_ship_player\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412571329 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_end ataque_pc.sv(15) " "Verilog HDL Always Construct warning at ataque_pc.sv(15): inferring latch(es) for variable \"temp_end\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713412571329 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_end ataque_pc.sv(66) " "Inferred latch for \"temp_end\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571341 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship_player\[0\] ataque_pc.sv(66) " "Inferred latch for \"impact_ship_player\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571341 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship_player\[1\] ataque_pc.sv(66) " "Inferred latch for \"impact_ship_player\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571342 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship_player\[2\] ataque_pc.sv(66) " "Inferred latch for \"impact_ship_player\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571342 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont ataque_pc.sv(66) " "Inferred latch for \"cont\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571342 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571342 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571342 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571342 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571343 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571343 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571343 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571343 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571343 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571344 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571344 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571344 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571344 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571344 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571345 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571345 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571345 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571345 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571345 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571346 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571346 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571346 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571347 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571347 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571347 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571347 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571347 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571348 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571348 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571348 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571348 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571348 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571349 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571349 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571349 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571349 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571349 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571350 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571350 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571350 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571350 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571350 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571351 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571351 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571351 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571351 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571351 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571352 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571352 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571352 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571352 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571352 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571353 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571353 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571353 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571353 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571353 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571354 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571354 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571354 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571354 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571354 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571355 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571355 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571355 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571355 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571356 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571356 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571356 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571356 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571357 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571357 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571357 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571357 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571357 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571358 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571358 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571358 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571358 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571359 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571359 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571359 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571359 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571359 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571360 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571360 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571360 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571360 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571360 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571361 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571361 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571361 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571361 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571361 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571362 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571362 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571363 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571363 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571363 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571363 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571364 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571396 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571396 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571396 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571397 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conexion_vga conexion_vga:conex " "Elaborating entity \"conexion_vga\" for hierarchy \"conexion_vga:conex\"" {  } { { "battleship.sv" "conex" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412571422 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion_y_move conexion_vga.sv(25) " "Verilog HDL Always Construct warning at conexion_vga.sv(25): variable \"posicion_y_move\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571425 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion_x_move conexion_vga.sv(25) " "Verilog HDL Always Construct warning at conexion_vga.sv(25): variable \"posicion_x_move\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571425 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_check_pc_life conexion_vga.sv(26) " "Verilog HDL Always Construct warning at conexion_vga.sv(26): variable \"en_check_pc_life\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571426 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion_y_attack conexion_vga.sv(29) " "Verilog HDL Always Construct warning at conexion_vga.sv(29): variable \"posicion_y_attack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571426 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion_x_attack conexion_vga.sv(29) " "Verilog HDL Always Construct warning at conexion_vga.sv(29): variable \"posicion_x_attack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571426 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_check_player_life conexion_vga.sv(30) " "Verilog HDL Always Construct warning at conexion_vga.sv(30): variable \"en_check_player_life\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713412571427 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[0\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[0\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571436 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[0\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[0\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[0\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[0\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[0\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[0\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[1\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[1\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[1\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[1\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[1\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[1\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[1\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[1\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[2\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[2\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[2\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[2\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[2\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[2\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[2\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[2\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[3\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[3\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[3\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[3\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571437 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[3\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[3\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[3\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[3\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[4\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[4\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[4\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[4\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[4\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[4\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[0\]\[4\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[0\]\[4\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[0\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[0\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[0\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[0\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[0\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[0\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[0\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[0\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[1\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[1\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[1\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[1\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[1\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[1\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571438 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[1\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[1\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571439 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[2\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[2\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571439 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[2\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[2\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571439 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[2\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[2\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571439 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[2\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[2\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571439 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[3\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[3\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571439 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[3\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[3\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571439 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[3\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[3\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571439 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[3\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[3\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571439 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[4\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[4\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571439 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[4\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[4\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571440 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[4\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[4\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571440 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[1\]\[4\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[1\]\[4\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571440 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[0\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[0\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[0\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[0\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[0\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[0\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[0\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[0\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[1\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[1\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[1\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[1\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[1\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[1\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[1\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[1\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[2\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[2\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[2\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[2\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[2\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[2\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[2\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[2\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[3\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[3\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571441 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[3\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[3\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[3\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[3\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[3\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[3\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[4\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[4\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[4\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[4\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[4\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[4\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[2\]\[4\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[2\]\[4\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[0\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[0\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[0\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[0\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[0\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[0\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[0\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[0\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571442 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[1\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[1\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[1\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[1\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[1\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[1\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[1\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[1\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[2\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[2\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[2\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[2\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[2\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[2\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[2\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[2\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[3\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[3\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[3\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[3\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[3\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[3\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571443 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[3\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[3\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[4\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[4\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[4\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[4\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[4\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[4\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[3\]\[4\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[3\]\[4\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[0\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[0\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[0\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[0\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[0\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[0\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[0\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[0\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[1\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[1\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[1\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[1\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[1\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[1\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[1\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[1\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571444 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[2\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[2\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[2\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[2\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[2\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[2\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[2\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[2\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[3\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[3\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[3\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[3\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[3\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[3\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[3\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[3\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[4\]\[0\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[4\]\[0\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[4\]\[1\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[4\]\[1\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[4\]\[2\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[4\]\[2\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_pc\[4\]\[4\]\[3\] conexion_vga.sv(26) " "Inferred latch for \"temp_pc\[4\]\[4\]\[3\]\" at conexion_vga.sv(26)" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412571445 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571453 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571453 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571453 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571453 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571453 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571453 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571453 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571454 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571454 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571454 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571454 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vv " "Elaborating entity \"vga\" for hierarchy \"vga:vv\"" {  } { { "battleship.sv" "vv" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412571470 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571478 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571478 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571479 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:vv\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:vv\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412571489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 vga:vv\|pll:vgapll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412571497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412571558 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412571574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412571584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412571585 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713412571585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:vv\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:vv\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412571589 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hcnt vgaController.sv(16) " "Verilog HDL or VHDL warning at vgaController.sv(16): object \"hcnt\" assigned a value but never read" {  } { { "vgaController.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vgaController.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713412571590 "|battleship|vga:vv|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vcnt vgaController.sv(17) " "Verilog HDL or VHDL warning at vgaController.sv(17): object \"vcnt\" assigned a value but never read" {  } { { "vgaController.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vgaController.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713412571590 "|battleship|vga:vv|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:vv\|videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:vv\|videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412571603 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412573024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412573024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412573025 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713412573025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen vga:vv\|videoGen:videoGen\|rectgen:rectgen1 " "Elaborating entity \"rectgen\" for hierarchy \"vga:vv\|videoGen:videoGen\|rectgen:rectgen1\"" {  } { { "videoGen.sv" "rectgen1" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/videoGen.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412573067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:pos_x " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:pos_x\"" {  } { { "battleship.sv" "pos_x" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412573076 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713412590193 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[4\]\[2\] ataque:move\|temp\[4\]\[4\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[4\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[4\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[0\]\[1\] ataque:move\|temp\[0\]\[0\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[0\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[0\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[1\]\[1\] ataque:move\|temp\[0\]\[1\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[1\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[1\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[2\]\[1\] ataque:move\|temp\[0\]\[2\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[2\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[2\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[3\]\[1\] ataque:move\|temp\[0\]\[3\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[3\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[3\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[4\]\[1\] ataque:move\|temp\[0\]\[4\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[4\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[4\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[0\]\[1\] ataque:move\|temp\[1\]\[0\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[0\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[0\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[1\]\[1\] ataque:move\|temp\[1\]\[1\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[1\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[1\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[2\]\[1\] ataque:move\|temp\[1\]\[2\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[2\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[2\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[3\]\[1\] ataque:move\|temp\[1\]\[3\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[3\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[3\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[4\]\[1\] ataque:move\|temp\[1\]\[4\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[4\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[4\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[0\]\[1\] ataque:move\|temp\[2\]\[0\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[0\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[0\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[1\]\[1\] ataque:move\|temp\[2\]\[1\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[1\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[1\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[2\]\[1\] ataque:move\|temp\[2\]\[2\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[2\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[2\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[3\]\[1\] ataque:move\|temp\[2\]\[3\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[3\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[3\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[4\]\[1\] ataque:move\|temp\[2\]\[4\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[4\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[4\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[0\]\[1\] ataque:move\|temp\[3\]\[0\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[0\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[0\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[1\]\[1\] ataque:move\|temp\[3\]\[1\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[1\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[1\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[2\]\[1\] ataque:move\|temp\[3\]\[2\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[2\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[2\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[3\]\[1\] ataque:move\|temp\[3\]\[3\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[3\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[3\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[4\]\[1\] ataque:move\|temp\[3\]\[4\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[4\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[4\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[0\]\[1\] ataque:move\|temp\[4\]\[0\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[0\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[0\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[1\]\[1\] ataque:move\|temp\[4\]\[1\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[1\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[1\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[2\]\[1\] ataque:move\|temp\[4\]\[2\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[2\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[2\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[3\]\[1\] ataque:move\|temp\[4\]\[3\]\[2\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[3\]\[1\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[3\]\[2\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412590238 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1713412590238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590262 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590262 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590262 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590262 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590263 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590263 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_y\[1\] " "Latch barcos_move:ordenar_barcos\|temp_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_y\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_y\[1\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590263 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_y\[2\] " "Latch barcos_move:ordenar_barcos\|temp_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_y\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_y\[2\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590263 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_x\[2\] " "Latch barcos_move:ordenar_barcos\|temp_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_x\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_x\[2\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590263 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_x\[1\] " "Latch barcos_move:ordenar_barcos\|temp_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_x\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_x\[1\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590263 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590263 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590263 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590263 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590264 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590264 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590264 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590264 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590264 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590264 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590264 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590264 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590264 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590265 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590265 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590265 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590265 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590266 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590266 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590266 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590266 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590266 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590266 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590266 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590267 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590267 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590267 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590267 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590267 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590267 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590267 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590268 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590268 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590268 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590268 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590268 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590269 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590269 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590269 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590269 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590269 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590269 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590269 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590270 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590270 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590270 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590270 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590270 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590270 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590270 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590270 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590271 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590271 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590271 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590271 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590271 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590271 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590271 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590271 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590272 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590272 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590272 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590272 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590272 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590272 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590272 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590272 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590273 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590273 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590273 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590273 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590273 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590273 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590273 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590273 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590273 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590274 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590274 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590274 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590274 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590274 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590274 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590274 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590274 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590274 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590275 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590275 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590275 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590275 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590275 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590275 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590275 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590275 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590276 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590276 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590276 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590276 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590276 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590276 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590276 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590276 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590276 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590276 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590277 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590277 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590277 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590277 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590277 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590277 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590277 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590277 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590277 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590278 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590278 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590278 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590278 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590278 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590278 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590278 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590278 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590278 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590279 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590279 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590279 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590279 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590279 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590279 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590279 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590279 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590280 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590280 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590280 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590280 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590280 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590280 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590280 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590280 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590280 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590281 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590281 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590281 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590281 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590281 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590281 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590281 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590281 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590282 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590282 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590282 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590282 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590282 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590282 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590282 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590282 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590283 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590283 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590283 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590283 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590283 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590283 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590283 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590283 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590283 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590283 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590284 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590284 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590284 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590284 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590284 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590284 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|impact_ship\[2\] " "Latch ataque:move\|impact_ship\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\]" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590285 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|impact_ship\[0\] " "Latch ataque:move\|impact_ship\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ataque:move\|temp_y\[2\] " "Ports D and ENA on the latch are fed by the same signal ataque:move\|temp_y\[2\]" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590285 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|impact_ship\[1\] " "Latch ataque:move\|impact_ship\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\]" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590285 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|impact_ship_player\[0\] " "Latch ataque_pc:move_pc\|impact_ship_player\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590285 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|impact_ship_player\[2\] " "Latch ataque_pc:move_pc\|impact_ship_player\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590285 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|impact_ship_player\[1\] " "Latch ataque_pc:move_pc\|impact_ship_player\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590286 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[4\]\[0\] " "Latch ataque:move\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_y\[0\] " "Latch ataque:move\|temp_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_y\[2\] " "Latch ataque:move\|temp_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_y\[1\] " "Latch ataque:move\|temp_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_x\[0\] " "Latch ataque:move\|temp_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_x\[1\] " "Latch ataque:move\|temp_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_x\[2\] " "Latch ataque:move\|temp_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[4\]\[1\] " "Latch ataque:move\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[4\]\[3\] " "Latch ataque:move\|temp\[4\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_barcos\[2\] " "Latch barcos_move:ordenar_barcos\|temp_barcos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590287 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_barcos\[1\] " "Latch barcos_move:ordenar_barcos\|temp_barcos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590287 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_barcos\[0\] " "Latch barcos_move:ordenar_barcos\|temp_barcos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590287 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590287 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590287 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[0\]" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590287 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|cont " "Latch ataque_pc:move_pc\|cont has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590287 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp_end " "Latch ataque_pc:move_pc\|temp_end has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590287 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_end " "Latch ataque:move\|temp_end has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590287 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[0\]\[0\] " "Latch ataque:move\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590288 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[0\]\[2\] " "Latch ataque:move\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590288 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[0\]\[3\] " "Latch ataque:move\|temp\[0\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590288 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[1\]\[0\] " "Latch ataque:move\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590288 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[1\]\[2\] " "Latch ataque:move\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590288 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[1\]\[3\] " "Latch ataque:move\|temp\[0\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590288 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[2\]\[0\] " "Latch ataque:move\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590288 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[2\]\[2\] " "Latch ataque:move\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590288 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[2\]\[3\] " "Latch ataque:move\|temp\[0\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590288 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[3\]\[0\] " "Latch ataque:move\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590289 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[3\]\[2\] " "Latch ataque:move\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590289 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[3\]\[3\] " "Latch ataque:move\|temp\[0\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590289 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[4\]\[0\] " "Latch ataque:move\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590289 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[4\]\[2\] " "Latch ataque:move\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590289 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[4\]\[3\] " "Latch ataque:move\|temp\[0\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590289 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[0\]\[0\] " "Latch ataque:move\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590289 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[0\]\[2\] " "Latch ataque:move\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590289 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[0\]\[3\] " "Latch ataque:move\|temp\[1\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590289 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[1\]\[0\] " "Latch ataque:move\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590290 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[1\]\[2\] " "Latch ataque:move\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590290 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[1\]\[3\] " "Latch ataque:move\|temp\[1\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590290 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[2\]\[0\] " "Latch ataque:move\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590290 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[2\]\[2\] " "Latch ataque:move\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590290 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[2\]\[3\] " "Latch ataque:move\|temp\[1\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590290 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[3\]\[0\] " "Latch ataque:move\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590290 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[3\]\[2\] " "Latch ataque:move\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590290 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[3\]\[3\] " "Latch ataque:move\|temp\[1\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590290 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[4\]\[0\] " "Latch ataque:move\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590290 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[4\]\[2\] " "Latch ataque:move\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590291 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[4\]\[3\] " "Latch ataque:move\|temp\[1\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590291 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[0\]\[0\] " "Latch ataque:move\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590291 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[0\]\[2\] " "Latch ataque:move\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590291 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[0\]\[3\] " "Latch ataque:move\|temp\[2\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590291 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[1\]\[0\] " "Latch ataque:move\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590291 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[1\]\[2\] " "Latch ataque:move\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590291 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[1\]\[3\] " "Latch ataque:move\|temp\[2\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590291 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[2\]\[0\] " "Latch ataque:move\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590291 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[2\]\[2\] " "Latch ataque:move\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590292 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[2\]\[3\] " "Latch ataque:move\|temp\[2\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590292 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[3\]\[0\] " "Latch ataque:move\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590292 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[3\]\[2\] " "Latch ataque:move\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590292 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[3\]\[3\] " "Latch ataque:move\|temp\[2\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590292 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[4\]\[0\] " "Latch ataque:move\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590292 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[4\]\[2\] " "Latch ataque:move\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590292 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[4\]\[3\] " "Latch ataque:move\|temp\[2\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590292 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[0\]\[0\] " "Latch ataque:move\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590293 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[0\]\[2\] " "Latch ataque:move\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590293 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[0\]\[3\] " "Latch ataque:move\|temp\[3\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590293 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[1\]\[0\] " "Latch ataque:move\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590293 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[1\]\[2\] " "Latch ataque:move\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590293 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[1\]\[3\] " "Latch ataque:move\|temp\[3\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590293 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[2\]\[0\] " "Latch ataque:move\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590293 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[2\]\[2\] " "Latch ataque:move\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590293 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[2\]\[3\] " "Latch ataque:move\|temp\[3\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590293 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[3\]\[0\] " "Latch ataque:move\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590294 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[3\]\[2\] " "Latch ataque:move\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590294 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[3\]\[3\] " "Latch ataque:move\|temp\[3\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590294 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[4\]\[0\] " "Latch ataque:move\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590294 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[4\]\[2\] " "Latch ataque:move\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590294 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[4\]\[3\] " "Latch ataque:move\|temp\[3\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590294 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[0\]\[0\] " "Latch ataque:move\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590294 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[0\]\[2\] " "Latch ataque:move\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590294 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[0\]\[3\] " "Latch ataque:move\|temp\[4\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590294 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[1\]\[0\] " "Latch ataque:move\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590295 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[1\]\[2\] " "Latch ataque:move\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590295 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[1\]\[3\] " "Latch ataque:move\|temp\[4\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590295 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[2\]\[0\] " "Latch ataque:move\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590295 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[2\]\[2\] " "Latch ataque:move\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590295 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[2\]\[3\] " "Latch ataque:move\|temp\[4\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590295 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[3\]\[0\] " "Latch ataque:move\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590295 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[3\]\[2\] " "Latch ataque:move\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590296 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[3\]\[3\] " "Latch ataque:move\|temp\[4\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590296 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590296 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590296 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590296 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590296 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590296 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590296 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590296 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590296 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590297 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590297 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590297 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590297 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590297 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590297 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590297 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590298 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590298 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590298 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590298 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590298 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590298 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590298 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590298 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590299 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590299 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|cont " "Latch ataque:move\|cont has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590299 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590299 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590299 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590300 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590300 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590300 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590300 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590300 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590301 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590301 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590301 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590301 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590301 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590302 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590302 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590302 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590302 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590302 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590303 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590303 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590303 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590303 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590304 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590304 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590304 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590304 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590304 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590305 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590305 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590306 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590306 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590306 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590306 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590306 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590307 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590307 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590307 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590307 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590307 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590308 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590308 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590308 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590308 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590308 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590309 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590309 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590309 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590309 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590309 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590310 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713412590310 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713412590310 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[0\] manage_life:m_life_pc\|temp_display_life\[0\]~_emulated manage_life:m_life_pc\|temp_display_life\[0\]~1 " "Register \"manage_life:m_life_pc\|temp_display_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp_display_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[1\] manage_life:m_life_pc\|temp_display_life\[1\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_pc\|temp_display_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp_display_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[2\] manage_life:m_life_pc\|temp_display_life\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[2\]~9 " "Register \"manage_life:m_life_pc\|temp_display_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[2\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp_display_life[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[4\] manage_life:m_life_pc\|temp_display_life\[4\]~_emulated manage_life:m_life_pc\|temp_display_life\[4\]~13 " "Register \"manage_life:m_life_pc\|temp_display_life\[4\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[4\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[4\]~13\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp_display_life[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[5\] manage_life:m_life_pc\|temp_display_life\[5\]~_emulated manage_life:m_life_pc\|temp_display_life\[5\]~17 " "Register \"manage_life:m_life_pc\|temp_display_life\[5\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[5\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[5\]~17\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp_display_life[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[6\] manage_life:m_life_pc\|temp_display_life\[6\]~_emulated manage_life:m_life_pc\|temp_display_life\[6\]~21 " "Register \"manage_life:m_life_pc\|temp_display_life\[6\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[6\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[6\]~21\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp_display_life[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[0\] manage_life:m_life_player\|temp_display_life\[0\]~_emulated manage_life:m_life_pc\|temp_display_life\[0\]~1 " "Register \"manage_life:m_life_player\|temp_display_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp_display_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[1\] manage_life:m_life_player\|temp_display_life\[1\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_player\|temp_display_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp_display_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[2\] manage_life:m_life_player\|temp_display_life\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[2\]~9 " "Register \"manage_life:m_life_player\|temp_display_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[2\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp_display_life[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[4\] manage_life:m_life_player\|temp_display_life\[4\]~_emulated manage_life:m_life_pc\|temp_display_life\[4\]~13 " "Register \"manage_life:m_life_player\|temp_display_life\[4\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[4\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[4\]~13\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp_display_life[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[5\] manage_life:m_life_player\|temp_display_life\[5\]~_emulated manage_life:m_life_pc\|temp_display_life\[5\]~17 " "Register \"manage_life:m_life_player\|temp_display_life\[5\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[5\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[5\]~17\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp_display_life[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[6\] manage_life:m_life_player\|temp_display_life\[6\]~_emulated manage_life:m_life_pc\|temp_display_life\[6\]~21 " "Register \"manage_life:m_life_player\|temp_display_life\[6\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[6\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[6\]~21\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp_display_life[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_life\[0\] manage_life:m_life_pc\|temp_life\[0\]~_emulated manage_life:m_life_pc\|temp_life\[0\]~1 " "Register \"manage_life:m_life_pc\|temp_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_life\[1\] manage_life:m_life_pc\|temp_life\[1\]~_emulated manage_life:m_life_pc\|temp_life\[1\]~5 " "Register \"manage_life:m_life_pc\|temp_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[3\]\[2\] manage_life:m_life_pc\|temp\[3\]\[2\]~_emulated manage_life:m_life_pc\|temp\[3\]\[2\]~1 " "Register \"manage_life:m_life_pc\|temp\[3\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[3\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[3\]\[2\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[1\]\[1\] manage_life:m_life_pc\|temp\[1\]\[1\]~_emulated manage_life:m_life_pc\|temp\[1\]\[1\]~5 " "Register \"manage_life:m_life_pc\|temp\[1\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[1\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[1\]\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[2\]\[1\] manage_life:m_life_pc\|temp\[2\]\[1\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_pc\|temp\[2\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[2\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[2\]\[0\] manage_life:m_life_pc\|temp\[2\]\[0\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_pc\|temp\[2\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[2\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[4\]\[2\] manage_life:m_life_pc\|temp\[4\]\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_pc\|temp\[4\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[4\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[4\]\[0\] manage_life:m_life_pc\|temp\[4\]\[0\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_pc\|temp\[4\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[4\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_life\[2\] manage_life:m_life_pc\|temp_life\[2\]~_emulated manage_life:m_life_pc\|temp\[3\]\[2\]~1 " "Register \"manage_life:m_life_pc\|temp_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[3\]\[2\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_pc|temp_life[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_life\[0\] manage_life:m_life_player\|temp_life\[0\]~_emulated manage_life:m_life_pc\|temp_life\[0\]~1 " "Register \"manage_life:m_life_player\|temp_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_life\[1\] manage_life:m_life_player\|temp_life\[1\]~_emulated manage_life:m_life_pc\|temp_life\[1\]~5 " "Register \"manage_life:m_life_player\|temp_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[3\]\[2\] manage_life:m_life_player\|temp\[3\]\[2\]~_emulated manage_life:m_life_pc\|temp\[3\]\[2\]~1 " "Register \"manage_life:m_life_player\|temp\[3\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[3\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[3\]\[2\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[1\]\[1\] manage_life:m_life_player\|temp\[1\]\[1\]~_emulated manage_life:m_life_pc\|temp\[1\]\[1\]~5 " "Register \"manage_life:m_life_player\|temp\[1\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[1\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[1\]\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[2\]\[1\] manage_life:m_life_player\|temp\[2\]\[1\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_player\|temp\[2\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[2\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[2\]\[0\] manage_life:m_life_player\|temp\[2\]\[0\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_player\|temp\[2\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[2\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[4\]\[2\] manage_life:m_life_player\|temp\[4\]\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_player\|temp\[4\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[4\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[4\]\[0\] manage_life:m_life_player\|temp\[4\]\[0\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_player\|temp\[4\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[4\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_life\[2\] manage_life:m_life_player\|temp_life\[2\]~_emulated manage_life:m_life_pc\|temp\[3\]\[2\]~1 " "Register \"manage_life:m_life_player\|temp_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[3\]\[2\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713412590362 "|battleship|manage_life:m_life_player|temp_life[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713412590362 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[4\]\[4\]\[2\] conexion_vga:conex\|temp_pc\[4\]\[4\]\[1\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[4\]\[2\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[4\]\[1\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[0\]\[0\]\[1\] conexion_vga:conex\|temp_pc\[0\]\[0\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[0\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[0\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[0\]\[1\]\[1\] conexion_vga:conex\|temp_pc\[0\]\[1\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[1\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[1\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[0\]\[2\]\[1\] conexion_vga:conex\|temp_pc\[0\]\[2\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[2\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[2\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[0\]\[3\]\[1\] conexion_vga:conex\|temp_pc\[0\]\[3\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[3\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[3\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[0\]\[4\]\[1\] conexion_vga:conex\|temp_pc\[0\]\[4\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[4\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[0\]\[4\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[1\]\[0\]\[1\] conexion_vga:conex\|temp_pc\[1\]\[0\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[0\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[0\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[1\]\[1\]\[1\] conexion_vga:conex\|temp_pc\[1\]\[1\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[1\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[1\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[1\]\[2\]\[1\] conexion_vga:conex\|temp_pc\[1\]\[2\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[2\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[2\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[1\]\[3\]\[1\] conexion_vga:conex\|temp_pc\[1\]\[3\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[3\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[3\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[1\]\[4\]\[1\] conexion_vga:conex\|temp_pc\[1\]\[4\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[4\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[1\]\[4\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[2\]\[0\]\[1\] conexion_vga:conex\|temp_pc\[2\]\[0\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[0\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[0\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[2\]\[1\]\[1\] conexion_vga:conex\|temp_pc\[2\]\[1\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[1\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[1\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[2\]\[2\]\[1\] conexion_vga:conex\|temp_pc\[2\]\[2\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[2\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[2\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[2\]\[3\]\[1\] conexion_vga:conex\|temp_pc\[2\]\[3\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[3\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[3\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[2\]\[4\]\[1\] conexion_vga:conex\|temp_pc\[2\]\[4\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[4\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[2\]\[4\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[3\]\[0\]\[1\] conexion_vga:conex\|temp_pc\[3\]\[0\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[0\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[0\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[3\]\[1\]\[1\] conexion_vga:conex\|temp_pc\[3\]\[1\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[1\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[1\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[3\]\[2\]\[1\] conexion_vga:conex\|temp_pc\[3\]\[2\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[2\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[2\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[3\]\[3\]\[1\] conexion_vga:conex\|temp_pc\[3\]\[3\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[3\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[3\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[3\]\[4\]\[1\] conexion_vga:conex\|temp_pc\[3\]\[4\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[4\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[3\]\[4\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[4\]\[0\]\[1\] conexion_vga:conex\|temp_pc\[4\]\[0\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[0\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[0\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[4\]\[1\]\[1\] conexion_vga:conex\|temp_pc\[4\]\[1\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[1\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[1\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[4\]\[2\]\[1\] conexion_vga:conex\|temp_pc\[4\]\[2\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[2\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[2\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "conexion_vga:conex\|temp_pc\[4\]\[3\]\[1\] conexion_vga:conex\|temp_pc\[4\]\[3\]\[2\] " "Duplicate LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[3\]\[1\]\" merged with LATCH primitive \"conexion_vga:conex\|temp_pc\[4\]\[3\]\[2\]\"" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713412602648 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1713412602648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713412603440 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713412618309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713412618732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713412618732 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1713412618816 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1713412618816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2985 " "Implemented 2985 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713412618996 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713412618996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2923 " "Implemented 2923 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713412618996 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713412618996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713412618996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 921 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 921 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713412619094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 21:56:59 2024 " "Processing ended: Wed Apr 17 21:56:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713412619094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713412619094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713412619094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713412619094 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713412620561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713412620561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 21:57:00 2024 " "Processing started: Wed Apr 17 21:57:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713412620561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713412620561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off battleship -c battleship " "Command: quartus_fit --read_settings_files=off --write_settings_files=off battleship -c battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713412620562 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713412620691 ""}
{ "Info" "0" "" "Project  = battleship" {  } {  } 0 0 "Project  = battleship" 0 0 "Fitter" 0 0 1713412620691 ""}
{ "Info" "0" "" "Revision = battleship" {  } {  } 0 0 "Revision = battleship" 0 0 "Fitter" 0 0 1713412620691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713412620895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713412620896 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "battleship 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"battleship\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713412620923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713412620981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713412620981 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1713412621120 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1713412621120 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1713412621139 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713412621645 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713412621674 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713412621883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713412636123 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 21 global CLKCTRL_G6 " "vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 21 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1713412636353 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1713412636353 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 30 global CLKCTRL_G4 " "clk~inputCLKENA0 with 30 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1713412636353 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1713412636353 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713412636354 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "437 " "The Timing Analyzer is analyzing 437 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713412637594 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "battleship.sdc " "Synopsys Design Constraints File file not found: 'battleship.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713412637597 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713412637598 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713412637605 ""}
{ "Warning" "WSTA_SCC_LOOP" "30 " "Found combinational loop of 30 nodes" { { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~1\|combout " "Node \"ordenar_barcos\|always0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|datab " "Node \"ordenar_barcos\|temp_x\[2\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~3\|datae " "Node \"ordenar_barcos\|temp_x\[2\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~3\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[0\]~5\|datab " "Node \"ordenar_barcos\|temp_x\[0\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[0\]~5\|combout " "Node \"ordenar_barcos\|temp_x\[0\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[0\]~5\|dataa " "Node \"ordenar_barcos\|temp_x\[0\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~0\|datad " "Node \"ordenar_barcos\|always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~0\|combout " "Node \"ordenar_barcos\|always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|dataa " "Node \"ordenar_barcos\|temp_x\[2\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~2\|datac " "Node \"conex\|Decoder1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~2\|combout " "Node \"conex\|Decoder1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~2\|dataa " "Node \"ordenar_barcos\|always0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~2\|combout " "Node \"ordenar_barcos\|always0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|datac " "Node \"ordenar_barcos\|temp_x\[2\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~1\|datad " "Node \"ordenar_barcos\|always0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~1\|datac " "Node \"conex\|Decoder1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~1\|combout " "Node \"conex\|Decoder1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~3\|dataa " "Node \"ordenar_barcos\|always0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~3\|combout " "Node \"ordenar_barcos\|always0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~2\|datad " "Node \"ordenar_barcos\|temp_x\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~2\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~3\|dataf " "Node \"ordenar_barcos\|temp_x\[2\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~3\|datac " "Node \"conex\|Decoder1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~3\|combout " "Node \"conex\|Decoder1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~4\|dataa " "Node \"ordenar_barcos\|always0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~4\|combout " "Node \"ordenar_barcos\|always0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~2\|datae " "Node \"ordenar_barcos\|temp_x\[2\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~2\|datab " "Node \"ordenar_barcos\|temp_x\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637618 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } } { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1713412637618 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "Node \"ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637619 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[0\]~1\|dataf " "Node \"ordenar_barcos\|temp_y\[0\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637619 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[0\]~1\|combout " "Node \"ordenar_barcos\|temp_y\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637619 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[0\]~1\|dataa " "Node \"ordenar_barcos\|temp_y\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637619 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder0~4\|datab " "Node \"conex\|Decoder0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637619 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder0~4\|combout " "Node \"conex\|Decoder0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637619 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|datab " "Node \"ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713412637619 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } } { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1713412637619 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: dataa  to: combout " "Cell: Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|LessThan2~0  from: datab  to: combout " "Cell: move_pc\|LessThan2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux0~0  from: datae  to: combout " "Cell: move_pc\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux12~1  from: datae  to: combout " "Cell: move_pc\|Mux12~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux16~1  from: datae  to: combout " "Cell: move_pc\|Mux16~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~0  from: dataf  to: combout " "Cell: move_pc\|Mux21~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~10  from: datae  to: combout " "Cell: move_pc\|Mux21~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~11  from: dataf  to: combout " "Cell: move_pc\|Mux21~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~12  from: dataf  to: combout " "Cell: move_pc\|Mux21~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~13  from: datab  to: combout " "Cell: move_pc\|Mux21~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~13  from: datac  to: combout " "Cell: move_pc\|Mux21~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~14  from: dataf  to: combout " "Cell: move_pc\|Mux21~14  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~15  from: dataf  to: combout " "Cell: move_pc\|Mux21~15  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~16  from: datab  to: combout " "Cell: move_pc\|Mux21~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~16  from: datac  to: combout " "Cell: move_pc\|Mux21~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~17  from: datae  to: combout " "Cell: move_pc\|Mux21~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~1  from: dataf  to: combout " "Cell: move_pc\|Mux21~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~2  from: datac  to: combout " "Cell: move_pc\|Mux21~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~2  from: datad  to: combout " "Cell: move_pc\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~4  from: dataf  to: combout " "Cell: move_pc\|Mux21~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~5  from: dataf  to: combout " "Cell: move_pc\|Mux21~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~6  from: datab  to: combout " "Cell: move_pc\|Mux21~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~6  from: datac  to: combout " "Cell: move_pc\|Mux21~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~7  from: dataf  to: combout " "Cell: move_pc\|Mux21~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~8  from: dataf  to: combout " "Cell: move_pc\|Mux21~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~9  from: datab  to: combout " "Cell: move_pc\|Mux21~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~9  from: datac  to: combout " "Cell: move_pc\|Mux21~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~10  from: dataf  to: combout " "Cell: move_pc\|Mux22~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~11  from: datab  to: combout " "Cell: move_pc\|Mux22~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~11  from: datac  to: combout " "Cell: move_pc\|Mux22~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~12  from: dataf  to: combout " "Cell: move_pc\|Mux22~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~13  from: dataf  to: combout " "Cell: move_pc\|Mux22~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~14  from: datab  to: combout " "Cell: move_pc\|Mux22~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~14  from: datac  to: combout " "Cell: move_pc\|Mux22~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~15  from: datae  to: combout " "Cell: move_pc\|Mux22~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~16  from: dataf  to: combout " "Cell: move_pc\|Mux22~16  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~17  from: dataf  to: combout " "Cell: move_pc\|Mux22~17  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~18  from: datab  to: combout " "Cell: move_pc\|Mux22~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~18  from: datac  to: combout " "Cell: move_pc\|Mux22~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~19  from: dataf  to: combout " "Cell: move_pc\|Mux22~19  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~20  from: dataf  to: combout " "Cell: move_pc\|Mux22~20  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~21  from: datab  to: combout " "Cell: move_pc\|Mux22~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~21  from: datac  to: combout " "Cell: move_pc\|Mux22~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~22  from: datae  to: combout " "Cell: move_pc\|Mux22~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~2  from: dataa  to: combout " "Cell: move_pc\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~3  from: dataf  to: combout " "Cell: move_pc\|Mux22~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~4  from: dataf  to: combout " "Cell: move_pc\|Mux22~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~5  from: datab  to: combout " "Cell: move_pc\|Mux22~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~5  from: datac  to: combout " "Cell: move_pc\|Mux22~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~9  from: dataf  to: combout " "Cell: move_pc\|Mux22~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux4~2  from: datae  to: combout " "Cell: move_pc\|Mux4~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux8~1  from: datae  to: combout " "Cell: move_pc\|Mux8~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal0~3  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Equal0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal0~5  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~3  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Equal1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~5  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Equal1~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~5  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Equal1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|LessThan18~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|LessThan18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux128~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux128~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux147~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~2  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~4  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~5  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux147~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~6  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~10  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~11  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux148~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~4  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~8  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~9  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~9  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~9  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux149~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux149~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux149~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~2  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux149~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux149~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~4  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux149~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~5  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux149~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux149~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~6  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux149~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux149~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux150~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux150~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux156~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux156~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux157~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux157~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux159~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux159~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux161~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux161~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux162~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux162~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux164~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux164~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux166~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux166~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux167~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux167~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux169~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux169~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux169~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux171~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux171~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux172~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux172~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux174~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux174~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux176~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux176~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~2  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux21~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~4  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~5  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux21~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~6  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~7  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux21~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux22~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~2  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux22~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux22~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~4  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~5  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux22~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux22~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~6  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux22~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~7  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux22~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux23~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~10  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux23~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~11  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~11  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~4  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux23~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~6  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux23~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~7  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~8  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux23~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~9  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux23~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~9  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~9  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[1\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[1\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[3\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[3\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[1\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[1\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[1\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[1\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[3\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[3\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[1\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[1\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[3\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[3\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~2  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux121~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~3  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~4  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~5  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~6  from: datad  to: combout " "Cell: ordenar_barcos\|Mux121~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~6  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~7  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~3  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~4  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~5  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~6  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~6  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~7  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~10  from: datad  to: combout " "Cell: ordenar_barcos\|Mux123~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~10  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~11  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~11  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux123~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~4  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~7  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~8  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~9  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux132~1  from: datac  to: combout " "Cell: ordenar_barcos\|Mux132~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~1  from: datac  to: combout " "Cell: ordenar_barcos\|Mux137~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~2  from: datab  to: combout " "Cell: ordenar_barcos\|Mux137~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~3  from: datab  to: combout " "Cell: ordenar_barcos\|Mux137~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~3  from: datac  to: combout " "Cell: ordenar_barcos\|Mux137~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux150~3  from: datac  to: combout " "Cell: ordenar_barcos\|Mux150~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux156~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~1  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~2  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux156~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux156~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~5  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~5  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux156~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux156~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~7  from: datac  to: combout " "Cell: ordenar_barcos\|Mux156~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~1  from: datae  to: combout " "Cell: ordenar_barcos\|Mux157~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux157~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~2  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux157~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~5  from: datae  to: combout " "Cell: ordenar_barcos\|Mux157~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~5  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~7  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~10  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~11  from: datac  to: combout " "Cell: ordenar_barcos\|Mux158~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~4  from: datac  to: combout " "Cell: ordenar_barcos\|Mux158~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~5  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~5  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~8  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~8  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux166~0  from: datac  to: combout " "Cell: ordenar_barcos\|Mux166~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux168~1  from: datac  to: combout " "Cell: ordenar_barcos\|Mux168~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux171~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux171~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~0  from: datab  to: combout " "Cell: ordenar_barcos\|Mux173~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~0  from: datac  to: combout " "Cell: ordenar_barcos\|Mux173~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~1  from: datac  to: combout " "Cell: ordenar_barcos\|Mux173~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux176~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux176~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux178~0  from: datac  to: combout " "Cell: ordenar_barcos\|Mux178~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux181~0  from: datac  to: combout " "Cell: ordenar_barcos\|Mux181~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux183~1  from: datac  to: combout " "Cell: ordenar_barcos\|Mux183~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~15  from: datac  to: combout " "Cell: ordenar_barcos\|always0~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~17  from: datac  to: combout " "Cell: ordenar_barcos\|always0~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~17  from: datae  to: combout " "Cell: ordenar_barcos\|always0~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~21  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~24  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~29  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~29  from: datad  to: combout " "Cell: ordenar_barcos\|always0~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|datac  to: conex\|Decoder0~4\|combout " "From: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|datac  to: conex\|Decoder0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[4\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[4\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[4\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[4\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datad  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datae  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp_barcos~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp_barcos~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~2  from: dataa  to: combout " "Cell: ordenar_barcos\|temp_barcos~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|datad  to: ordenar_barcos\|always0~4\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|datad  to: ordenar_barcos\|always0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|datae  to: ordenar_barcos\|always0~4\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|datae  to: ordenar_barcos\|always0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~2\|dataa  to: ordenar_barcos\|always0~4\|combout " "From: ordenar_barcos\|temp_x\[2\]~2\|dataa  to: ordenar_barcos\|always0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~2\|datac  to: ordenar_barcos\|always0~4\|combout " "From: ordenar_barcos\|temp_x\[2\]~2\|datac  to: ordenar_barcos\|always0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|dataa  to: ordenar_barcos\|always0~4\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|dataa  to: ordenar_barcos\|always0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datab  to: ordenar_barcos\|always0~4\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datab  to: ordenar_barcos\|always0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datac  to: ordenar_barcos\|always0~4\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datac  to: ordenar_barcos\|always0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datad  to: ordenar_barcos\|always0~4\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datad  to: ordenar_barcos\|always0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datab  to: conex\|Decoder0~4\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datab  to: conex\|Decoder0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datac  to: conex\|Decoder0~4\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datac  to: conex\|Decoder0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datad  to: conex\|Decoder0~4\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datad  to: conex\|Decoder0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datae  to: conex\|Decoder0~4\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datae  to: conex\|Decoder0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datab  to: combout " "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713412637658 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1713412637658 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713412637689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713412637694 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713412637699 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713412637769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713412637771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713412637773 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713412637775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713412637775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713412637776 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713412639621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713412639623 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713412639623 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713412639748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713412649574 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1713412651740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:43 " "Fitter placement preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713412692322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713412734948 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713412754677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713412754677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713412757205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+04 ns 10.1% " "2e+04 ns of routing delay (approximately 10.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1713412790834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "67 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 67% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/" { { 1 { 0 "Router estimated peak interconnect usage is 67% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713412980939 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713412980939 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1713414250043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713414285466 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713414285466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:25:21 " "Fitter routing operations ending: elapsed time is 00:25:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713414285474 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 76.67 " "Total time spent on timing analysis during the Fitter is 76.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713414293889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713414293953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713414297658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713414297660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713414301168 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713414311394 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/output_files/battleship.fit.smsg " "Generated suppressed messages file C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/output_files/battleship.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713414312043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6244 " "Peak virtual memory: 6244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713414313238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 22:25:13 2024 " "Processing ended: Wed Apr 17 22:25:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713414313238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:28:13 " "Elapsed time: 00:28:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713414313238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:30:22 " "Total CPU time (on all processors): 00:30:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713414313238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713414313238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713414314940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713414314940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 22:25:14 2024 " "Processing started: Wed Apr 17 22:25:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713414314940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713414314940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off battleship -c battleship " "Command: quartus_asm --read_settings_files=off --write_settings_files=off battleship -c battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713414314940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713414316181 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713414323699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713414324204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 22:25:24 2024 " "Processing ended: Wed Apr 17 22:25:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713414324204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713414324204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713414324204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713414324204 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713414324989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713414325722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713414325722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 22:25:25 2024 " "Processing started: Wed Apr 17 22:25:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713414325722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713414325722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta battleship -c battleship " "Command: quartus_sta battleship -c battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713414325723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713414325853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713414326927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713414326927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414326981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414326981 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "437 " "The Timing Analyzer is analyzing 437 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713414327716 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "battleship.sdc " "Synopsys Design Constraints File file not found: 'battleship.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713414327803 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414327804 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713414327809 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713414327809 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713414327809 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713414327809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414327810 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:new_clk_x\|temp clk_divider:new_clk_x\|temp " "create_clock -period 1.000 -name clk_divider:new_clk_x\|temp clk_divider:new_clk_x\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713414327816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:new_clk\|temp clk_divider:new_clk\|temp " "create_clock -period 1.000 -name clk_divider:new_clk\|temp clk_divider:new_clk\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713414327816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name barcos\[1\] barcos\[1\] " "create_clock -period 1.000 -name barcos\[1\] barcos\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713414327816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:new_clk_y\|temp clk_divider:new_clk_y\|temp " "create_clock -period 1.000 -name clk_divider:new_clk_y\|temp clk_divider:new_clk_y\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713414327816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm:maquina\|estado.0001 fsm:maquina\|estado.0001 " "create_clock -period 1.000 -name fsm:maquina\|estado.0001 fsm:maquina\|estado.0001" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713414327816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713414327816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LFSR:pos_x\|random\[0\] LFSR:pos_x\|random\[0\] " "create_clock -period 1.000 -name LFSR:pos_x\|random\[0\] LFSR:pos_x\|random\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713414327816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm:maquina\|estado.0100 fsm:maquina\|estado.0100 " "create_clock -period 1.000 -name fsm:maquina\|estado.0100 fsm:maquina\|estado.0100" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713414327816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm:maquina\|estado.0110 fsm:maquina\|estado.0110 " "create_clock -period 1.000 -name fsm:maquina\|estado.0110 fsm:maquina\|estado.0110" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713414327816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name abajo abajo " "create_clock -period 1.000 -name abajo abajo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713414327816 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713414327816 ""}
{ "Warning" "WSTA_SCC_LOOP" "30 " "Found combinational loop of 30 nodes" { { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~2\|combout " "Node \"ordenar_barcos\|always0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|datac " "Node \"ordenar_barcos\|temp_x\[2\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~3\|dataa " "Node \"ordenar_barcos\|temp_x\[2\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~3\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[0\]~5\|dataf " "Node \"ordenar_barcos\|temp_x\[0\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[0\]~5\|combout " "Node \"ordenar_barcos\|temp_x\[0\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[0\]~5\|datac " "Node \"ordenar_barcos\|temp_x\[0\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~0\|datac " "Node \"ordenar_barcos\|always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~0\|combout " "Node \"ordenar_barcos\|always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|datab " "Node \"ordenar_barcos\|temp_x\[2\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~1\|datab " "Node \"conex\|Decoder1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~1\|combout " "Node \"conex\|Decoder1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~3\|datad " "Node \"ordenar_barcos\|always0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~3\|combout " "Node \"ordenar_barcos\|always0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~2\|datad " "Node \"ordenar_barcos\|temp_x\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~2\|combout " "Node \"ordenar_barcos\|temp_x\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~3\|datab " "Node \"ordenar_barcos\|temp_x\[2\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~3\|datab " "Node \"conex\|Decoder1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~3\|combout " "Node \"conex\|Decoder1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~4\|datac " "Node \"ordenar_barcos\|always0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~4\|combout " "Node \"ordenar_barcos\|always0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~2\|datab " "Node \"ordenar_barcos\|temp_x\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~1\|datab " "Node \"ordenar_barcos\|always0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~1\|combout " "Node \"ordenar_barcos\|always0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~1\|dataa " "Node \"ordenar_barcos\|temp_x\[2\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_x\[2\]~2\|dataa " "Node \"ordenar_barcos\|temp_x\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~2\|datac " "Node \"conex\|Decoder1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder1~2\|combout " "Node \"conex\|Decoder1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|always0~2\|dataf " "Node \"ordenar_barcos\|always0~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327821 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } } { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1713414327821 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "conex\|Decoder0~4\|combout " "Node \"conex\|Decoder0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327822 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|datac " "Node \"ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327822 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "Node \"ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327822 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[0\]~1\|datab " "Node \"ordenar_barcos\|temp_y\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327822 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[0\]~1\|combout " "Node \"ordenar_barcos\|temp_y\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327822 ""} { "Warning" "WSTA_SCC_NODE" "ordenar_barcos\|temp_y\[0\]~1\|datad " "Node \"ordenar_barcos\|temp_y\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327822 ""} { "Warning" "WSTA_SCC_NODE" "conex\|Decoder0~4\|datac " "Node \"conex\|Decoder0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713414327822 ""}  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 25 -1 0 } } { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1713414327822 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: datac  to: combout " "Cell: Add2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|LessThan2~0  from: datac  to: combout " "Cell: move_pc\|LessThan2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux0~0  from: datae  to: combout " "Cell: move_pc\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux12~1  from: datae  to: combout " "Cell: move_pc\|Mux12~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux16~1  from: datae  to: combout " "Cell: move_pc\|Mux16~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~0  from: datab  to: combout " "Cell: move_pc\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~10  from: datab  to: combout " "Cell: move_pc\|Mux21~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~11  from: dataa  to: combout " "Cell: move_pc\|Mux21~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~12  from: dataa  to: combout " "Cell: move_pc\|Mux21~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~13  from: datac  to: combout " "Cell: move_pc\|Mux21~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~13  from: datad  to: combout " "Cell: move_pc\|Mux21~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~14  from: datab  to: combout " "Cell: move_pc\|Mux21~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~15  from: datad  to: combout " "Cell: move_pc\|Mux21~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~16  from: dataa  to: combout " "Cell: move_pc\|Mux21~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~16  from: datab  to: combout " "Cell: move_pc\|Mux21~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~17  from: datab  to: combout " "Cell: move_pc\|Mux21~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~1  from: datac  to: combout " "Cell: move_pc\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~2  from: dataa  to: combout " "Cell: move_pc\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~2  from: datab  to: combout " "Cell: move_pc\|Mux21~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~4  from: datab  to: combout " "Cell: move_pc\|Mux21~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~5  from: datab  to: combout " "Cell: move_pc\|Mux21~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~6  from: datab  to: combout " "Cell: move_pc\|Mux21~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~6  from: datac  to: combout " "Cell: move_pc\|Mux21~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~7  from: datad  to: combout " "Cell: move_pc\|Mux21~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~8  from: datab  to: combout " "Cell: move_pc\|Mux21~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~9  from: dataa  to: combout " "Cell: move_pc\|Mux21~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~9  from: datac  to: combout " "Cell: move_pc\|Mux21~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~10  from: datab  to: combout " "Cell: move_pc\|Mux22~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~11  from: dataa  to: combout " "Cell: move_pc\|Mux22~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~11  from: datab  to: combout " "Cell: move_pc\|Mux22~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~12  from: datab  to: combout " "Cell: move_pc\|Mux22~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~13  from: dataa  to: combout " "Cell: move_pc\|Mux22~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~14  from: dataa  to: combout " "Cell: move_pc\|Mux22~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~14  from: datab  to: combout " "Cell: move_pc\|Mux22~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~15  from: dataf  to: combout " "Cell: move_pc\|Mux22~15  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~16  from: datac  to: combout " "Cell: move_pc\|Mux22~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~17  from: datab  to: combout " "Cell: move_pc\|Mux22~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~18  from: dataa  to: combout " "Cell: move_pc\|Mux22~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~18  from: datab  to: combout " "Cell: move_pc\|Mux22~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~19  from: datad  to: combout " "Cell: move_pc\|Mux22~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~20  from: datab  to: combout " "Cell: move_pc\|Mux22~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~21  from: dataa  to: combout " "Cell: move_pc\|Mux22~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~21  from: datab  to: combout " "Cell: move_pc\|Mux22~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~22  from: dataa  to: combout " "Cell: move_pc\|Mux22~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~2  from: datac  to: combout " "Cell: move_pc\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~3  from: datab  to: combout " "Cell: move_pc\|Mux22~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~4  from: datab  to: combout " "Cell: move_pc\|Mux22~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~5  from: dataa  to: combout " "Cell: move_pc\|Mux22~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~5  from: datab  to: combout " "Cell: move_pc\|Mux22~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~9  from: datad  to: combout " "Cell: move_pc\|Mux22~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux4~2  from: datae  to: combout " "Cell: move_pc\|Mux4~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux8~1  from: datae  to: combout " "Cell: move_pc\|Mux8~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal0~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal0~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Equal0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~3  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Equal1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~5  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Equal1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Equal1~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|LessThan18~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|LessThan18~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux128~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux128~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux147~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~2  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~4  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux147~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~5  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~6  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~10  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~11  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~3  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux148~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~8  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux148~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~9  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~9  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~9  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux148~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux149~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux149~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~5  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux149~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~5  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux149~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux149~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux150~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux150~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux156~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux156~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux157~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux157~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux159~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux159~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux161~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux161~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux162~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux162~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux164~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux164~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux166~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux166~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux167~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux167~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux169~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux169~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux169~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux171~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux171~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux172~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux172~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux174~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux174~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux176~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux176~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~2  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux21~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~4  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux21~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~5  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux22~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux22~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~4  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux22~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~5  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux22~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~6  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~7  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux22~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~10  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux23~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~11  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~11  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux23~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~8  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~9  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~9  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[3\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[3\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[1\]\[3\]~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[1\]\[3\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[3\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[3\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[3\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[3\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux121~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~3  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux121~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~5  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~6  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~7  from: datab  to: combout " "Cell: ordenar_barcos\|Mux121~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~7  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~3  from: datac  to: combout " "Cell: ordenar_barcos\|Mux122~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~5  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux122~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~7  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux122~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~10  from: datac  to: combout " "Cell: ordenar_barcos\|Mux123~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~10  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~11  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux123~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~11  from: datac  to: combout " "Cell: ordenar_barcos\|Mux123~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~2  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~4  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~7  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux123~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux123~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~8  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~9  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux132~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux132~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux137~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~2  from: datab  to: combout " "Cell: ordenar_barcos\|Mux137~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~3  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux137~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~3  from: datab  to: combout " "Cell: ordenar_barcos\|Mux137~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux150~3  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux150~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~0  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~1  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux156~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux156~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux156~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux156~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~5  from: datad  to: combout " "Cell: ordenar_barcos\|Mux156~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~6  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~1  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux157~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux157~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~5  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux157~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux157~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~10  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~11  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~4  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~5  from: datab  to: combout " "Cell: ordenar_barcos\|Mux158~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux158~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~8  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux158~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~8  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux166~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux166~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux168~1  from: datab  to: combout " "Cell: ordenar_barcos\|Mux168~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux171~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux171~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux173~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~0  from: datab  to: combout " "Cell: ordenar_barcos\|Mux173~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~1  from: datad  to: combout " "Cell: ordenar_barcos\|Mux173~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux176~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux176~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux178~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux178~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux181~0  from: datac  to: combout " "Cell: ordenar_barcos\|Mux181~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux183~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux183~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~15  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~17  from: datad  to: combout " "Cell: ordenar_barcos\|always0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~17  from: datae  to: combout " "Cell: ordenar_barcos\|always0~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~21  from: datae  to: combout " "Cell: ordenar_barcos\|always0~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~24  from: datac  to: combout " "Cell: ordenar_barcos\|always0~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~29  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~29  from: datab  to: combout " "Cell: ordenar_barcos\|always0~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|dataf  to: ordenar_barcos\|temp_y\[0\]~1\|combout " "From: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|dataf  to: ordenar_barcos\|temp_y\[0\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[4\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[4\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[4\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[4\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datac  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datae  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp_barcos~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp_barcos~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp_barcos~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|datad  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|datad  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|datae  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|datae  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~2\|datac  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~2\|datac  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~2\|dataf  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~2\|dataf  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datac  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datac  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datad  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datad  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datae  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datae  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|dataf  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|dataf  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|dataa  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|dataa  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datac  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datac  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datae  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datae  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|dataf  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|dataf  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_y\[2\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp_y\[2\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414327861 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713414327861 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713414327878 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713414327894 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713414327899 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713414327912 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713414330028 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713414330028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.388 " "Worst-case setup slack is -26.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.388           -3591.381 fsm:maquina\|estado.0001  " "  -26.388           -3591.381 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.342           -3236.635 LFSR:pos_x\|random\[0\]  " "  -23.342           -3236.635 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.018           -2509.835 barcos\[1\]  " "  -23.018           -2509.835 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.742           -2414.380 abajo  " "  -22.742           -2414.380 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.529           -3043.387 reset  " "  -21.529           -3043.387 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.154            -174.156 clk_divider:new_clk\|temp  " "  -18.154            -174.156 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.374            -147.121 fsm:maquina\|estado.0100  " "   -8.374            -147.121 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.601            -130.326 fsm:maquina\|estado.0110  " "   -7.601            -130.326 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.083              -5.917 clk  " "   -5.083              -5.917 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.345              -2.976 clk_divider:new_clk_y\|temp  " "   -1.345              -2.976 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327              -1.800 clk_divider:new_clk_x\|temp  " "   -1.327              -1.800 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.697               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.697               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414330031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -14.969 " "Worst-case hold slack is -14.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.969           -1499.666 barcos\[1\]  " "  -14.969           -1499.666 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.221           -1477.419 fsm:maquina\|estado.0001  " "  -13.221           -1477.419 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.464           -1191.064 abajo  " "  -12.464           -1191.064 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.994           -1001.104 LFSR:pos_x\|random\[0\]  " "   -6.994           -1001.104 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.251            -533.483 reset  " "   -4.251            -533.483 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.133              -3.241 clk  " "   -2.133              -3.241 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463              -6.537 clk_divider:new_clk\|temp  " "   -1.463              -6.537 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001              -3.762 fsm:maquina\|estado.0100  " "   -1.001              -3.762 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.819              -6.482 fsm:maquina\|estado.0110  " "   -0.819              -6.482 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788              -0.788 clk_divider:new_clk_x\|temp  " "   -0.788              -0.788 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 clk_divider:new_clk_y\|temp  " "    0.424               0.000 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.675               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414330438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.327 " "Worst-case recovery slack is -3.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.327             -44.170 clk_divider:new_clk\|temp  " "   -3.327             -44.170 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.947              -8.494 clk_divider:new_clk_x\|temp  " "   -2.947              -8.494 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.571              -7.713 clk_divider:new_clk_y\|temp  " "   -2.571              -7.713 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.404             -10.484 fsm:maquina\|estado.0110  " "   -1.404             -10.484 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -2.049 fsm:maquina\|estado.0100  " "   -0.188              -2.049 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414330489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.549 " "Worst-case removal slack is -1.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.549             -13.199 fsm:maquina\|estado.0100  " "   -1.549             -13.199 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -7.993 fsm:maquina\|estado.0110  " "   -0.803              -7.993 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.624               0.000 clk_divider:new_clk_y\|temp  " "    1.624               0.000 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.663               0.000 clk_divider:new_clk\|temp  " "    1.663               0.000 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.874               0.000 clk_divider:new_clk_x\|temp  " "    1.874               0.000 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414330500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -12.916 " "Worst-case minimum pulse width slack is -12.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.916          -21885.245 fsm:maquina\|estado.0001  " "  -12.916          -21885.245 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.863          -14076.954 barcos\[1\]  " "  -10.863          -14076.954 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.661           -7734.954 abajo  " "   -8.661           -7734.954 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.384           -8415.119 LFSR:pos_x\|random\[0\]  " "   -5.384           -8415.119 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403             -11.087 fsm:maquina\|estado.0100  " "   -0.403             -11.087 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.712 clk_divider:new_clk\|temp  " "   -0.394             -13.712 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.460 fsm:maquina\|estado.0110  " "   -0.394             -11.460 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.983 clk_divider:new_clk_y\|temp  " "   -0.394              -1.983 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.755 clk_divider:new_clk_x\|temp  " "   -0.394              -1.755 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.234 reset  " "   -0.145              -0.234 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.017               0.000 clk  " "    9.017               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.156               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.156               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414330515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414330515 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713414330911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713414330957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713414335128 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: datac  to: combout " "Cell: Add2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|LessThan2~0  from: datac  to: combout " "Cell: move_pc\|LessThan2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux0~0  from: datae  to: combout " "Cell: move_pc\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux12~1  from: datae  to: combout " "Cell: move_pc\|Mux12~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux16~1  from: datae  to: combout " "Cell: move_pc\|Mux16~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~0  from: datab  to: combout " "Cell: move_pc\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~10  from: datab  to: combout " "Cell: move_pc\|Mux21~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~11  from: dataa  to: combout " "Cell: move_pc\|Mux21~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~12  from: dataa  to: combout " "Cell: move_pc\|Mux21~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~13  from: datac  to: combout " "Cell: move_pc\|Mux21~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~13  from: datad  to: combout " "Cell: move_pc\|Mux21~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~14  from: datab  to: combout " "Cell: move_pc\|Mux21~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~15  from: datad  to: combout " "Cell: move_pc\|Mux21~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~16  from: dataa  to: combout " "Cell: move_pc\|Mux21~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~16  from: datab  to: combout " "Cell: move_pc\|Mux21~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~17  from: datab  to: combout " "Cell: move_pc\|Mux21~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~1  from: datac  to: combout " "Cell: move_pc\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~2  from: dataa  to: combout " "Cell: move_pc\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~2  from: datab  to: combout " "Cell: move_pc\|Mux21~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~4  from: datab  to: combout " "Cell: move_pc\|Mux21~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~5  from: datab  to: combout " "Cell: move_pc\|Mux21~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~6  from: datab  to: combout " "Cell: move_pc\|Mux21~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~6  from: datac  to: combout " "Cell: move_pc\|Mux21~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~7  from: datad  to: combout " "Cell: move_pc\|Mux21~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~8  from: datab  to: combout " "Cell: move_pc\|Mux21~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~9  from: dataa  to: combout " "Cell: move_pc\|Mux21~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~9  from: datac  to: combout " "Cell: move_pc\|Mux21~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~10  from: datab  to: combout " "Cell: move_pc\|Mux22~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~11  from: dataa  to: combout " "Cell: move_pc\|Mux22~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~11  from: datab  to: combout " "Cell: move_pc\|Mux22~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~12  from: datab  to: combout " "Cell: move_pc\|Mux22~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~13  from: dataa  to: combout " "Cell: move_pc\|Mux22~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~14  from: dataa  to: combout " "Cell: move_pc\|Mux22~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~14  from: datab  to: combout " "Cell: move_pc\|Mux22~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~15  from: dataf  to: combout " "Cell: move_pc\|Mux22~15  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~16  from: datac  to: combout " "Cell: move_pc\|Mux22~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~17  from: datab  to: combout " "Cell: move_pc\|Mux22~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~18  from: dataa  to: combout " "Cell: move_pc\|Mux22~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~18  from: datab  to: combout " "Cell: move_pc\|Mux22~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~19  from: datad  to: combout " "Cell: move_pc\|Mux22~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~20  from: datab  to: combout " "Cell: move_pc\|Mux22~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~21  from: dataa  to: combout " "Cell: move_pc\|Mux22~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~21  from: datab  to: combout " "Cell: move_pc\|Mux22~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~22  from: dataa  to: combout " "Cell: move_pc\|Mux22~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~2  from: datac  to: combout " "Cell: move_pc\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~3  from: datab  to: combout " "Cell: move_pc\|Mux22~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~4  from: datab  to: combout " "Cell: move_pc\|Mux22~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~5  from: dataa  to: combout " "Cell: move_pc\|Mux22~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~5  from: datab  to: combout " "Cell: move_pc\|Mux22~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~9  from: datad  to: combout " "Cell: move_pc\|Mux22~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux4~2  from: datae  to: combout " "Cell: move_pc\|Mux4~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux8~1  from: datae  to: combout " "Cell: move_pc\|Mux8~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal0~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal0~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Equal0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~3  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Equal1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~5  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Equal1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Equal1~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|LessThan18~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|LessThan18~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux128~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux128~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux147~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~2  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~4  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux147~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~5  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~6  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~10  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~11  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~3  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux148~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~8  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux148~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~9  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~9  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~9  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux148~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux149~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux149~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~5  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux149~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~5  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux149~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux149~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux150~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux150~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux156~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux156~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux157~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux157~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux159~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux159~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux161~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux161~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux162~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux162~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux164~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux164~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux166~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux166~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux167~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux167~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux169~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux169~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux169~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux171~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux171~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux172~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux172~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux174~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux174~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux176~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux176~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~2  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux21~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~4  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux21~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~5  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux22~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux22~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~4  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux22~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~5  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux22~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~6  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~7  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux22~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~10  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux23~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~11  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~11  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux23~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~8  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~9  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~9  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[3\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[3\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[1\]\[3\]~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[1\]\[3\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[3\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[3\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[3\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[3\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux121~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~3  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux121~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~5  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~6  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~7  from: datab  to: combout " "Cell: ordenar_barcos\|Mux121~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~7  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~3  from: datac  to: combout " "Cell: ordenar_barcos\|Mux122~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~5  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux122~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~7  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux122~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~10  from: datac  to: combout " "Cell: ordenar_barcos\|Mux123~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~10  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~11  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux123~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~11  from: datac  to: combout " "Cell: ordenar_barcos\|Mux123~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~2  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~4  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~7  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux123~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux123~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~8  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~9  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux132~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux132~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux137~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~2  from: datab  to: combout " "Cell: ordenar_barcos\|Mux137~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~3  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux137~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~3  from: datab  to: combout " "Cell: ordenar_barcos\|Mux137~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux150~3  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux150~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~0  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~1  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux156~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux156~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux156~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux156~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~5  from: datad  to: combout " "Cell: ordenar_barcos\|Mux156~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~6  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~1  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux157~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux157~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~5  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux157~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux157~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~10  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~11  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~4  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~5  from: datab  to: combout " "Cell: ordenar_barcos\|Mux158~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux158~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~8  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux158~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~8  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux166~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux166~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux168~1  from: datab  to: combout " "Cell: ordenar_barcos\|Mux168~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux171~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux171~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux173~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~0  from: datab  to: combout " "Cell: ordenar_barcos\|Mux173~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~1  from: datad  to: combout " "Cell: ordenar_barcos\|Mux173~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux176~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux176~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux178~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux178~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux181~0  from: datac  to: combout " "Cell: ordenar_barcos\|Mux181~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux183~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux183~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~15  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~17  from: datad  to: combout " "Cell: ordenar_barcos\|always0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~17  from: datae  to: combout " "Cell: ordenar_barcos\|always0~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~21  from: datae  to: combout " "Cell: ordenar_barcos\|always0~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~24  from: datac  to: combout " "Cell: ordenar_barcos\|always0~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~29  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~29  from: datab  to: combout " "Cell: ordenar_barcos\|always0~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|dataf  to: ordenar_barcos\|temp_y\[0\]~1\|combout " "From: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|dataf  to: ordenar_barcos\|temp_y\[0\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[4\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[4\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[4\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[4\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datac  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datae  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp_barcos~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp_barcos~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp_barcos~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|datad  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|datad  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|datae  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|datae  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~2\|datac  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~2\|datac  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~2\|dataf  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~2\|dataf  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datac  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datac  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datad  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datad  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datae  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datae  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|dataf  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|dataf  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|dataa  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|dataa  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datac  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datac  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datae  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datae  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|dataf  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|dataf  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_y\[2\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp_y\[2\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414335387 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713414335387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713414335412 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713414336264 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713414336264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.035 " "Worst-case setup slack is -26.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.035           -3528.651 fsm:maquina\|estado.0001  " "  -26.035           -3528.651 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.888           -3180.950 LFSR:pos_x\|random\[0\]  " "  -22.888           -3180.950 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.739           -2479.149 barcos\[1\]  " "  -22.739           -2479.149 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.388           -2386.321 abajo  " "  -22.388           -2386.321 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.208           -2987.653 reset  " "  -21.208           -2987.653 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.895            -172.261 clk_divider:new_clk\|temp  " "  -17.895            -172.261 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.271            -144.518 fsm:maquina\|estado.0100  " "   -8.271            -144.518 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.456            -128.474 fsm:maquina\|estado.0110  " "   -7.456            -128.474 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.917              -5.739 clk  " "   -4.917              -5.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312              -2.925 clk_divider:new_clk_y\|temp  " "   -1.312              -2.925 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308              -1.902 clk_divider:new_clk_x\|temp  " "   -1.308              -1.902 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.718               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.718               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414336267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -14.712 " "Worst-case hold slack is -14.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.712           -1468.150 barcos\[1\]  " "  -14.712           -1468.150 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.872           -1444.394 fsm:maquina\|estado.0001  " "  -12.872           -1444.394 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.242           -1160.004 abajo  " "  -12.242           -1160.004 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.008           -1007.853 LFSR:pos_x\|random\[0\]  " "   -7.008           -1007.853 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.173            -523.000 reset  " "   -4.173            -523.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.060              -3.118 clk  " "   -2.060              -3.118 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.336              -5.592 clk_divider:new_clk\|temp  " "   -1.336              -5.592 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.830              -3.071 fsm:maquina\|estado.0100  " "   -0.830              -3.071 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.739              -5.393 fsm:maquina\|estado.0110  " "   -0.739              -5.393 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686              -0.686 clk_divider:new_clk_x\|temp  " "   -0.686              -0.686 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 clk_divider:new_clk_y\|temp  " "    0.412               0.000 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.714               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414336647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.253 " "Worst-case recovery slack is -3.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.253             -43.484 clk_divider:new_clk\|temp  " "   -3.253             -43.484 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915              -8.424 clk_divider:new_clk_x\|temp  " "   -2.915              -8.424 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.566              -7.698 clk_divider:new_clk_y\|temp  " "   -2.566              -7.698 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350             -10.392 fsm:maquina\|estado.0110  " "   -1.350             -10.392 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -2.432 fsm:maquina\|estado.0100  " "   -0.213              -2.432 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414336657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.413 " "Worst-case removal slack is -1.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413             -12.283 fsm:maquina\|estado.0100  " "   -1.413             -12.283 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744              -7.374 fsm:maquina\|estado.0110  " "   -0.744              -7.374 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595               0.000 clk_divider:new_clk_y\|temp  " "    1.595               0.000 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.616               0.000 clk_divider:new_clk\|temp  " "    1.616               0.000 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.830               0.000 clk_divider:new_clk_x\|temp  " "    1.830               0.000 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414336710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -12.531 " "Worst-case minimum pulse width slack is -12.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.531          -21316.258 fsm:maquina\|estado.0001  " "  -12.531          -21316.258 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.614          -13689.768 barcos\[1\]  " "  -10.614          -13689.768 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.429           -7561.298 abajo  " "   -8.429           -7561.298 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.365           -8450.279 LFSR:pos_x\|random\[0\]  " "   -5.365           -8450.279 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.452 clk_divider:new_clk\|temp  " "   -0.394             -13.452 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.415 fsm:maquina\|estado.0110  " "   -0.394             -11.415 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.925 fsm:maquina\|estado.0100  " "   -0.394             -10.925 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.938 clk_divider:new_clk_y\|temp  " "   -0.394              -1.938 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.761 clk_divider:new_clk_x\|temp  " "   -0.394              -1.761 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -0.290 reset  " "   -0.174              -0.290 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.030               0.000 clk  " "    9.030               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.111               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.111               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414336719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414336719 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713414337099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713414337307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713414341603 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: datac  to: combout " "Cell: Add2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|LessThan2~0  from: datac  to: combout " "Cell: move_pc\|LessThan2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux0~0  from: datae  to: combout " "Cell: move_pc\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux12~1  from: datae  to: combout " "Cell: move_pc\|Mux12~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux16~1  from: datae  to: combout " "Cell: move_pc\|Mux16~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~0  from: datab  to: combout " "Cell: move_pc\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~10  from: datab  to: combout " "Cell: move_pc\|Mux21~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~11  from: dataa  to: combout " "Cell: move_pc\|Mux21~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~12  from: dataa  to: combout " "Cell: move_pc\|Mux21~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~13  from: datac  to: combout " "Cell: move_pc\|Mux21~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~13  from: datad  to: combout " "Cell: move_pc\|Mux21~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~14  from: datab  to: combout " "Cell: move_pc\|Mux21~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~15  from: datad  to: combout " "Cell: move_pc\|Mux21~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~16  from: dataa  to: combout " "Cell: move_pc\|Mux21~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~16  from: datab  to: combout " "Cell: move_pc\|Mux21~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~17  from: datab  to: combout " "Cell: move_pc\|Mux21~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~1  from: datac  to: combout " "Cell: move_pc\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~2  from: dataa  to: combout " "Cell: move_pc\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~2  from: datab  to: combout " "Cell: move_pc\|Mux21~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~4  from: datab  to: combout " "Cell: move_pc\|Mux21~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~5  from: datab  to: combout " "Cell: move_pc\|Mux21~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~6  from: datab  to: combout " "Cell: move_pc\|Mux21~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~6  from: datac  to: combout " "Cell: move_pc\|Mux21~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~7  from: datad  to: combout " "Cell: move_pc\|Mux21~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~8  from: datab  to: combout " "Cell: move_pc\|Mux21~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~9  from: dataa  to: combout " "Cell: move_pc\|Mux21~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~9  from: datac  to: combout " "Cell: move_pc\|Mux21~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~10  from: datab  to: combout " "Cell: move_pc\|Mux22~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~11  from: dataa  to: combout " "Cell: move_pc\|Mux22~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~11  from: datab  to: combout " "Cell: move_pc\|Mux22~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~12  from: datab  to: combout " "Cell: move_pc\|Mux22~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~13  from: dataa  to: combout " "Cell: move_pc\|Mux22~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~14  from: dataa  to: combout " "Cell: move_pc\|Mux22~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~14  from: datab  to: combout " "Cell: move_pc\|Mux22~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~15  from: dataf  to: combout " "Cell: move_pc\|Mux22~15  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~16  from: datac  to: combout " "Cell: move_pc\|Mux22~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~17  from: datab  to: combout " "Cell: move_pc\|Mux22~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~18  from: dataa  to: combout " "Cell: move_pc\|Mux22~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~18  from: datab  to: combout " "Cell: move_pc\|Mux22~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~19  from: datad  to: combout " "Cell: move_pc\|Mux22~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~20  from: datab  to: combout " "Cell: move_pc\|Mux22~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~21  from: dataa  to: combout " "Cell: move_pc\|Mux22~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~21  from: datab  to: combout " "Cell: move_pc\|Mux22~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~22  from: dataa  to: combout " "Cell: move_pc\|Mux22~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~2  from: datac  to: combout " "Cell: move_pc\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~3  from: datab  to: combout " "Cell: move_pc\|Mux22~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~4  from: datab  to: combout " "Cell: move_pc\|Mux22~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~5  from: dataa  to: combout " "Cell: move_pc\|Mux22~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~5  from: datab  to: combout " "Cell: move_pc\|Mux22~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~9  from: datad  to: combout " "Cell: move_pc\|Mux22~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux4~2  from: datae  to: combout " "Cell: move_pc\|Mux4~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux8~1  from: datae  to: combout " "Cell: move_pc\|Mux8~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal0~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal0~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Equal0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~3  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Equal1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~5  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Equal1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Equal1~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|LessThan18~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|LessThan18~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux128~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux128~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux147~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~2  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~4  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux147~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~5  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~6  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~10  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~11  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~3  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux148~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~8  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux148~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~9  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~9  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~9  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux148~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux149~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux149~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~5  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux149~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~5  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux149~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux149~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux150~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux150~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux156~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux156~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux157~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux157~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux159~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux159~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux161~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux161~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux162~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux162~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux164~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux164~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux166~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux166~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux167~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux167~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux169~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux169~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux169~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux171~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux171~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux172~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux172~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux174~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux174~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux176~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux176~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~2  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux21~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~4  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux21~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~5  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux22~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux22~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~4  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux22~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~5  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux22~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~6  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~7  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux22~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~10  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux23~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~11  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~11  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux23~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~8  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~9  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~9  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[3\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[3\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[1\]\[3\]~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[1\]\[3\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[3\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[3\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[3\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[3\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux121~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~3  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux121~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~5  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~6  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~7  from: datab  to: combout " "Cell: ordenar_barcos\|Mux121~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~7  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~3  from: datac  to: combout " "Cell: ordenar_barcos\|Mux122~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~5  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux122~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~7  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux122~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~10  from: datac  to: combout " "Cell: ordenar_barcos\|Mux123~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~10  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~11  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux123~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~11  from: datac  to: combout " "Cell: ordenar_barcos\|Mux123~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~2  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~4  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~7  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux123~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux123~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~8  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~9  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux132~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux132~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux137~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~2  from: datab  to: combout " "Cell: ordenar_barcos\|Mux137~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~3  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux137~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~3  from: datab  to: combout " "Cell: ordenar_barcos\|Mux137~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux150~3  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux150~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~0  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~1  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux156~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux156~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux156~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux156~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~5  from: datad  to: combout " "Cell: ordenar_barcos\|Mux156~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~6  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~1  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux157~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux157~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~5  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux157~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux157~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~10  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~11  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~4  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~5  from: datab  to: combout " "Cell: ordenar_barcos\|Mux158~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux158~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~8  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux158~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~8  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux166~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux166~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux168~1  from: datab  to: combout " "Cell: ordenar_barcos\|Mux168~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux171~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux171~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux173~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~0  from: datab  to: combout " "Cell: ordenar_barcos\|Mux173~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~1  from: datad  to: combout " "Cell: ordenar_barcos\|Mux173~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux176~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux176~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux178~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux178~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux181~0  from: datac  to: combout " "Cell: ordenar_barcos\|Mux181~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux183~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux183~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~15  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~17  from: datad  to: combout " "Cell: ordenar_barcos\|always0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~17  from: datae  to: combout " "Cell: ordenar_barcos\|always0~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~21  from: datae  to: combout " "Cell: ordenar_barcos\|always0~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~24  from: datac  to: combout " "Cell: ordenar_barcos\|always0~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~29  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~29  from: datab  to: combout " "Cell: ordenar_barcos\|always0~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|dataf  to: ordenar_barcos\|temp_y\[0\]~1\|combout " "From: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|dataf  to: ordenar_barcos\|temp_y\[0\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[4\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[4\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[4\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[4\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datac  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datae  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp_barcos~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp_barcos~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp_barcos~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|datad  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|datad  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|datae  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|datae  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~2\|datac  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~2\|datac  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~2\|dataf  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~2\|dataf  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datac  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datac  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datad  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datad  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datae  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datae  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|dataf  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|dataf  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|dataa  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|dataa  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datac  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datac  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datae  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datae  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|dataf  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|dataf  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_y\[2\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp_y\[2\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414341845 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713414341845 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713414341877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713414342275 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713414342275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.435 " "Worst-case setup slack is -15.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.435           -2043.153 fsm:maquina\|estado.0001  " "  -15.435           -2043.153 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.058           -1894.802 LFSR:pos_x\|random\[0\]  " "  -14.058           -1894.802 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.610           -1460.968 barcos\[1\]  " "  -13.610           -1460.968 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.353           -1384.639 abajo  " "  -13.353           -1384.639 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.321           -1831.189 reset  " "  -13.321           -1831.189 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.863            -102.648 clk_divider:new_clk\|temp  " "  -10.863            -102.648 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.979             -87.166 fsm:maquina\|estado.0100  " "   -4.979             -87.166 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.262             -73.320 fsm:maquina\|estado.0110  " "   -4.262             -73.320 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.035              -5.048 clk  " "   -4.035              -5.048 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -0.658 clk_divider:new_clk_x\|temp  " "   -0.644              -0.658 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611              -1.164 clk_divider:new_clk_y\|temp  " "   -0.611              -1.164 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.496               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.496               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414342278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.103 " "Worst-case hold slack is -9.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.103            -926.975 barcos\[1\]  " "   -9.103            -926.975 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.922            -886.872 fsm:maquina\|estado.0001  " "   -7.922            -886.872 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.690            -753.973 abajo  " "   -7.690            -753.973 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.949            -573.131 LFSR:pos_x\|random\[0\]  " "   -3.949            -573.131 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.487            -317.338 reset  " "   -2.487            -317.338 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207              -1.739 clk  " "   -1.207              -1.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053              -5.561 clk_divider:new_clk\|temp  " "   -1.053              -5.561 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -3.433 fsm:maquina\|estado.0100  " "   -0.862              -3.433 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598              -5.554 fsm:maquina\|estado.0110  " "   -0.598              -5.554 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577              -0.577 clk_divider:new_clk_x\|temp  " "   -0.577              -0.577 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 clk_divider:new_clk_y\|temp  " "    0.220               0.000 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.302               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414342673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.186 " "Worst-case recovery slack is -2.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.186             -29.214 clk_divider:new_clk\|temp  " "   -2.186             -29.214 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.965              -5.657 clk_divider:new_clk_x\|temp  " "   -1.965              -5.657 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.678              -5.034 clk_divider:new_clk_y\|temp  " "   -1.678              -5.034 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984              -7.789 fsm:maquina\|estado.0110  " "   -0.984              -7.789 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -1.136 fsm:maquina\|estado.0100  " "   -0.109              -1.136 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414342683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.157 " "Worst-case removal slack is -1.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.157             -10.961 fsm:maquina\|estado.0100  " "   -1.157             -10.961 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -6.142 fsm:maquina\|estado.0110  " "   -0.575              -6.142 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 clk_divider:new_clk_y\|temp  " "    0.665               0.000 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711               0.000 clk_divider:new_clk\|temp  " "    0.711               0.000 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 clk_divider:new_clk_x\|temp  " "    0.869               0.000 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414342695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.681 " "Worst-case minimum pulse width slack is -7.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.681          -12020.286 fsm:maquina\|estado.0001  " "   -7.681          -12020.286 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.824           -7942.644 barcos\[1\]  " "   -6.824           -7942.644 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.436           -4583.747 abajo  " "   -5.436           -4583.747 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.879           -4023.310 LFSR:pos_x\|random\[0\]  " "   -2.879           -4023.310 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311             -15.340 reset  " "   -0.311             -15.340 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -0.491 fsm:maquina\|estado.0100  " "   -0.124              -0.491 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -1.361 clk_divider:new_clk\|temp  " "   -0.108              -1.361 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.234 fsm:maquina\|estado.0110  " "   -0.079              -0.234 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.114 clk_divider:new_clk_y\|temp  " "   -0.038              -0.114 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 clk_divider:new_clk_x\|temp  " "    0.025               0.000 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.042               0.000 clk  " "    9.042               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.412               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.412               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414342703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414342703 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713414343205 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add2~0  from: datac  to: combout " "Cell: Add2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|LessThan2~0  from: datac  to: combout " "Cell: move_pc\|LessThan2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux0~0  from: datae  to: combout " "Cell: move_pc\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux12~1  from: datae  to: combout " "Cell: move_pc\|Mux12~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux16~1  from: datae  to: combout " "Cell: move_pc\|Mux16~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~0  from: datab  to: combout " "Cell: move_pc\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~10  from: datab  to: combout " "Cell: move_pc\|Mux21~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~11  from: dataa  to: combout " "Cell: move_pc\|Mux21~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~12  from: dataa  to: combout " "Cell: move_pc\|Mux21~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~13  from: datac  to: combout " "Cell: move_pc\|Mux21~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~13  from: datad  to: combout " "Cell: move_pc\|Mux21~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~14  from: datab  to: combout " "Cell: move_pc\|Mux21~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~15  from: datad  to: combout " "Cell: move_pc\|Mux21~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~16  from: dataa  to: combout " "Cell: move_pc\|Mux21~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~16  from: datab  to: combout " "Cell: move_pc\|Mux21~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~17  from: datab  to: combout " "Cell: move_pc\|Mux21~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~1  from: datac  to: combout " "Cell: move_pc\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~2  from: dataa  to: combout " "Cell: move_pc\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~2  from: datab  to: combout " "Cell: move_pc\|Mux21~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~4  from: datab  to: combout " "Cell: move_pc\|Mux21~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~5  from: datab  to: combout " "Cell: move_pc\|Mux21~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~6  from: datab  to: combout " "Cell: move_pc\|Mux21~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~6  from: datac  to: combout " "Cell: move_pc\|Mux21~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~7  from: datad  to: combout " "Cell: move_pc\|Mux21~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~8  from: datab  to: combout " "Cell: move_pc\|Mux21~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~9  from: dataa  to: combout " "Cell: move_pc\|Mux21~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux21~9  from: datac  to: combout " "Cell: move_pc\|Mux21~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~10  from: datab  to: combout " "Cell: move_pc\|Mux22~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~11  from: dataa  to: combout " "Cell: move_pc\|Mux22~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~11  from: datab  to: combout " "Cell: move_pc\|Mux22~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~12  from: datab  to: combout " "Cell: move_pc\|Mux22~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~13  from: dataa  to: combout " "Cell: move_pc\|Mux22~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~14  from: dataa  to: combout " "Cell: move_pc\|Mux22~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~14  from: datab  to: combout " "Cell: move_pc\|Mux22~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~15  from: dataf  to: combout " "Cell: move_pc\|Mux22~15  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~16  from: datac  to: combout " "Cell: move_pc\|Mux22~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~17  from: datab  to: combout " "Cell: move_pc\|Mux22~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~18  from: dataa  to: combout " "Cell: move_pc\|Mux22~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~18  from: datab  to: combout " "Cell: move_pc\|Mux22~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~19  from: datad  to: combout " "Cell: move_pc\|Mux22~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~20  from: datab  to: combout " "Cell: move_pc\|Mux22~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~21  from: dataa  to: combout " "Cell: move_pc\|Mux22~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~21  from: datab  to: combout " "Cell: move_pc\|Mux22~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~22  from: dataa  to: combout " "Cell: move_pc\|Mux22~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~2  from: datac  to: combout " "Cell: move_pc\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~3  from: datab  to: combout " "Cell: move_pc\|Mux22~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~4  from: datab  to: combout " "Cell: move_pc\|Mux22~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~5  from: dataa  to: combout " "Cell: move_pc\|Mux22~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~5  from: datab  to: combout " "Cell: move_pc\|Mux22~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux22~9  from: datad  to: combout " "Cell: move_pc\|Mux22~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux4~2  from: datae  to: combout " "Cell: move_pc\|Mux4~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: move_pc\|Mux8~1  from: datae  to: combout " "Cell: move_pc\|Mux8~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal0~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal0~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Equal0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~3  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Equal1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~5  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Equal1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Equal1~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Equal1~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|LessThan18~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|LessThan18~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux128~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux128~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux147~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~2  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~4  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux147~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~5  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux147~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~5  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~6  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux147~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux147~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux147~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~10  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~11  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux148~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~3  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux148~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux148~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~8  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux148~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~9  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux148~9  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux148~9  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux148~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux149~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux149~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~5  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux149~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~5  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux149~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux149~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux149~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux149~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux150~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux150~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux156~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux156~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux157~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux157~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux159~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux159~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux161~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux161~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux162~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux162~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux164~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux164~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux166~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux166~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux167~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux167~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux169~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux169~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux169~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux169~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux171~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux171~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux172~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux172~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux174~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux174~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux176~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux176~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~2  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux21~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~4  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux21~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~5  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux21~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux21~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux21~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux21~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux22~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux22~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~4  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux22~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~5  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux22~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~5  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux22~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~6  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~7  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux22~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux22~7  from: datab  to: combout " "Cell: ordenar_barcos_pc\|Mux22~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~10  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|Mux23~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~11  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~11  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~3  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~3  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~4  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~6  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~7  from: datad  to: combout " "Cell: ordenar_barcos_pc\|Mux23~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~7  from: datae  to: combout " "Cell: ordenar_barcos_pc\|Mux23~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~8  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~9  from: datac  to: combout " "Cell: ordenar_barcos_pc\|Mux23~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|Mux23~9  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|Mux23~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[2\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[3\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[3\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[0\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[1\]\[3\]~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[1\]\[3\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[2\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[3\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[1\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[3\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[3\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[2\]\[4\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[1\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[1\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[2\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[3\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[3\]\[4\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[0\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[1\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[2\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[3\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[3\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~0  from: datad  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp\[4\]\[4\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datab  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos\[2\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~0  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~1  from: dataf  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos_pc\|temp_barcos~2  from: datac  to: combout " "Cell: ordenar_barcos_pc\|temp_barcos~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux121~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux121~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~3  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux121~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~5  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~6  from: datae  to: combout " "Cell: ordenar_barcos\|Mux121~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~7  from: datab  to: combout " "Cell: ordenar_barcos\|Mux121~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux121~7  from: datac  to: combout " "Cell: ordenar_barcos\|Mux121~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~3  from: datac  to: combout " "Cell: ordenar_barcos\|Mux122~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux122~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~5  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~6  from: datac  to: combout " "Cell: ordenar_barcos\|Mux122~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux122~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~7  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux122~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux122~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux122~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~10  from: datac  to: combout " "Cell: ordenar_barcos\|Mux123~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~10  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~11  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux123~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~11  from: datac  to: combout " "Cell: ordenar_barcos\|Mux123~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~2  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~4  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~7  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux123~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux123~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~8  from: datae  to: combout " "Cell: ordenar_barcos\|Mux123~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux123~9  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux123~9  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux132~1  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux132~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux137~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~2  from: datab  to: combout " "Cell: ordenar_barcos\|Mux137~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~3  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux137~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux137~3  from: datab  to: combout " "Cell: ordenar_barcos\|Mux137~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux150~3  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux150~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~0  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~1  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux156~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux156~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~3  from: datad  to: combout " "Cell: ordenar_barcos\|Mux156~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux156~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~5  from: datad  to: combout " "Cell: ordenar_barcos\|Mux156~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~6  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux156~7  from: datae  to: combout " "Cell: ordenar_barcos\|Mux156~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~1  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux157~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~2  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~3  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~4  from: datae  to: combout " "Cell: ordenar_barcos\|Mux157~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~5  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux157~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux157~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux157~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux157~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux157~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~10  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~11  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~2  from: datae  to: combout " "Cell: ordenar_barcos\|Mux158~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~4  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~5  from: datab  to: combout " "Cell: ordenar_barcos\|Mux158~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~5  from: datac  to: combout " "Cell: ordenar_barcos\|Mux158~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~6  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux158~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~7  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~8  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux158~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux158~8  from: datad  to: combout " "Cell: ordenar_barcos\|Mux158~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux166~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux166~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux168~1  from: datab  to: combout " "Cell: ordenar_barcos\|Mux168~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux171~2  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux171~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~0  from: dataa  to: combout " "Cell: ordenar_barcos\|Mux173~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~0  from: datab  to: combout " "Cell: ordenar_barcos\|Mux173~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux173~1  from: datad  to: combout " "Cell: ordenar_barcos\|Mux173~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux176~2  from: datad  to: combout " "Cell: ordenar_barcos\|Mux176~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux178~0  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux178~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux181~0  from: datac  to: combout " "Cell: ordenar_barcos\|Mux181~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|Mux183~1  from: dataf  to: combout " "Cell: ordenar_barcos\|Mux183~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~15  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~17  from: datad  to: combout " "Cell: ordenar_barcos\|always0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~17  from: datae  to: combout " "Cell: ordenar_barcos\|always0~17  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~21  from: datae  to: combout " "Cell: ordenar_barcos\|always0~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~24  from: datac  to: combout " "Cell: ordenar_barcos\|always0~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~29  from: dataa  to: combout " "Cell: ordenar_barcos\|always0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|always0~29  from: datab  to: combout " "Cell: ordenar_barcos\|always0~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[0\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[2\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[3\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|dataf  to: ordenar_barcos\|temp_y\[0\]~1\|combout " "From: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|dataf  to: ordenar_barcos\|temp_y\[0\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[0\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[2\]\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[1\]\[4\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[3\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[2\]\[4\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[2\]\[4\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[0\]\[3\]~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~0  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: datab  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[3\]\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[3\]\[4\]\[3\]~0  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[3\]\[4\]\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[0\]\[3\]~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[1\]\[3\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataa  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataf  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[2\]\[3\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~1  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datac  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datae  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[3\]\[3\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp\[4\]\[4\]\[3\]~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp\[4\]\[4\]\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datac  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datae  to: combout " "Cell: ordenar_barcos\|temp_barcos\[2\]~12  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp_barcos~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~1  from: datad  to: combout " "Cell: ordenar_barcos\|temp_barcos~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_barcos~2  from: datac  to: combout " "Cell: ordenar_barcos\|temp_barcos~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|datad  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|datad  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~1\|datae  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~1\|datae  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~2\|datac  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~2\|datac  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~2\|dataf  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~2\|dataf  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datac  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datac  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datad  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datad  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|datae  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|datae  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_x\[2\]~3\|dataf  to: conex\|Decoder1~2\|combout " "From: ordenar_barcos\|temp_x\[2\]~3\|dataf  to: conex\|Decoder1~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|dataa  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|dataa  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datac  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datac  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|datae  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|datae  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ordenar_barcos\|temp_y\[0\]~1\|dataf  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout " "From: ordenar_barcos\|temp_y\[0\]~1\|dataf  to: ordenar_barcos\|temp\[0\]\[4\]\[3\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datad  to: combout " "Cell: ordenar_barcos\|temp_y\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ordenar_barcos\|temp_y\[2\]~0  from: dataf  to: combout " "Cell: ordenar_barcos\|temp_y\[2\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713414343556 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713414343556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713414343590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713414344102 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713414344102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.129 " "Worst-case setup slack is -14.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.129           -1868.606 fsm:maquina\|estado.0001  " "  -14.129           -1868.606 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.638           -1722.647 LFSR:pos_x\|random\[0\]  " "  -12.638           -1722.647 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.387           -1318.675 barcos\[1\]  " "  -12.387           -1318.675 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.057           -1241.605 abajo  " "  -12.057           -1241.605 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.814           -1644.771 reset  " "  -11.814           -1644.771 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.974             -93.961 clk_divider:new_clk\|temp  " "   -9.974             -93.961 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.713             -82.465 fsm:maquina\|estado.0100  " "   -4.713             -82.465 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.808             -65.644 fsm:maquina\|estado.0110  " "   -3.808             -65.644 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.378              -4.121 clk  " "   -3.378              -4.121 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -0.537 clk_divider:new_clk_x\|temp  " "   -0.515              -0.537 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -0.952 clk_divider:new_clk_y\|temp  " "   -0.504              -0.952 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.642               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.642               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414344106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.394 " "Worst-case hold slack is -8.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.394            -861.325 barcos\[1\]  " "   -8.394            -861.325 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.140            -705.110 abajo  " "   -7.140            -705.110 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.072            -798.743 fsm:maquina\|estado.0001  " "   -7.072            -798.743 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.598            -530.891 LFSR:pos_x\|random\[0\]  " "   -3.598            -530.891 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.338            -305.319 reset  " "   -2.338            -305.319 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201              -1.797 clk  " "   -1.201              -1.797 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963              -5.122 clk_divider:new_clk\|temp  " "   -0.963              -5.122 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -2.988 fsm:maquina\|estado.0100  " "   -0.737              -2.988 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559              -5.169 fsm:maquina\|estado.0110  " "   -0.559              -5.169 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.529              -0.529 clk_divider:new_clk_x\|temp  " "   -0.529              -0.529 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clk_divider:new_clk_y\|temp  " "    0.196               0.000 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.295               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414344656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.100 " "Worst-case recovery slack is -2.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.100             -28.163 clk_divider:new_clk\|temp  " "   -2.100             -28.163 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.897              -5.497 clk_divider:new_clk_x\|temp  " "   -1.897              -5.497 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.654              -4.962 clk_divider:new_clk_y\|temp  " "   -1.654              -4.962 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.833              -6.506 fsm:maquina\|estado.0110  " "   -0.833              -6.506 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.912 fsm:maquina\|estado.0100  " "   -0.087              -0.912 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414344668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.017 " "Worst-case removal slack is -1.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.017             -10.177 fsm:maquina\|estado.0100  " "   -1.017             -10.177 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535              -5.762 fsm:maquina\|estado.0110  " "   -0.535              -5.762 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 clk_divider:new_clk_y\|temp  " "    0.652               0.000 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 clk_divider:new_clk\|temp  " "    0.685               0.000 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 clk_divider:new_clk_x\|temp  " "    0.831               0.000 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414344678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.790 " "Worst-case minimum pulse width slack is -6.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.790          -10650.917 fsm:maquina\|estado.0001  " "   -6.790          -10650.917 fsm:maquina\|estado.0001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.085           -7029.776 barcos\[1\]  " "   -6.085           -7029.776 barcos\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.866           -4053.111 abajo  " "   -4.866           -4053.111 abajo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.566           -3580.547 LFSR:pos_x\|random\[0\]  " "   -2.566           -3580.547 LFSR:pos_x\|random\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278             -15.070 reset  " "   -0.278             -15.070 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.294 fsm:maquina\|estado.0100  " "   -0.074              -0.294 fsm:maquina\|estado.0100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.423 clk_divider:new_clk\|temp  " "   -0.051              -0.423 clk_divider:new_clk\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.115 fsm:maquina\|estado.0110  " "   -0.039              -0.115 fsm:maquina\|estado.0110 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 clk_divider:new_clk_y\|temp  " "    0.007               0.000 clk_divider:new_clk_y\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 clk_divider:new_clk_x\|temp  " "    0.048               0.000 clk_divider:new_clk_x\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.063               0.000 clk  " "    9.063               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.402               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.402               0.000 vv\|vgapll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713414344688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713414344688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713414347195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713414347251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 46 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5173 " "Peak virtual memory: 5173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713414347433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 22:25:47 2024 " "Processing ended: Wed Apr 17 22:25:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713414347433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713414347433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713414347433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713414347433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1713414349071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713414349071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 22:25:48 2024 " "Processing started: Wed Apr 17 22:25:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713414349071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713414349071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off battleship -c battleship " "Command: quartus_eda --read_settings_files=off --write_settings_files=off battleship -c battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713414349071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1713414350512 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "battleship.svo C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/simulation/modelsim/ simulation " "Generated file battleship.svo in folder \"C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713414351575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713414351697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 22:25:51 2024 " "Processing ended: Wed Apr 17 22:25:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713414351697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713414351697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713414351697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713414351697 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1015 s " "Quartus Prime Full Compilation was successful. 0 errors, 1015 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713414352350 ""}
