
HSE_SYSCLK_8Mhz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f24  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08002030  08002030  00012030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020d4  080020d4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080020d4  080020d4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020d4  080020d4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020d4  080020d4  000120d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020d8  080020d8  000120d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080020dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  20000070  0800214c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  0800214c  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006a54  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001241  00000000  00000000  00026aed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005b8  00000000  00000000  00027d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000540  00000000  00000000  000282e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ea3  00000000  00000000  00028828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000075f9  00000000  00000000  0003f6cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000822df  00000000  00000000  00046cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c8fa3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000019f8  00000000  00000000  000c8ff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002018 	.word	0x08002018

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002018 	.word	0x08002018

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <SysTick_Handler>:
 */

#include "main_app.h"


void SysTick_Handler (void){
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0

	HAL_IncTick();
 8000160:	f000 f9f8 	bl	8000554 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000164:	f000 fb3c 	bl	80007e0 <HAL_SYSTICK_IRQHandler>
}
 8000168:	bf00      	nop
 800016a:	bd80      	pop	{r7, pc}

0800016c <main>:

UART_HandleTypeDef huart2;



int main(void){
 800016c:	b580      	push	{r7, lr}
 800016e:	b0a8      	sub	sp, #160	; 0xa0
 8000170:	af00      	add	r7, sp, #0

	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;
	char msg[100];

	HAL_Init();
 8000172:	f000 f9a9 	bl	80004c8 <HAL_Init>
	UART2_Init();
 8000176:	f000 f8b7 	bl	80002e8 <UART2_Init>


	memset(&osc_init, 0, sizeof(osc_init));
 800017a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800017e:	2228      	movs	r2, #40	; 0x28
 8000180:	2100      	movs	r1, #0
 8000182:	4618      	mov	r0, r3
 8000184:	f001 fac6 	bl	8001714 <memset>

	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000188:	2301      	movs	r3, #1
 800018a:	67bb      	str	r3, [r7, #120]	; 0x78
	osc_init.HSEState = RCC_HSE_ON;
 800018c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000190:	67fb      	str	r3, [r7, #124]	; 0x7c

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK){
 8000192:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fcb2 	bl	8000b00 <HAL_RCC_OscConfig>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <main+0x3a>
		Error_handler();
 80001a2:	f000 f8c7 	bl	8000334 <Error_handler>
	}

	clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | \
 80001a6:	230f      	movs	r3, #15
 80001a8:	667b      	str	r3, [r7, #100]	; 0x64
						RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80001aa:	2301      	movs	r3, #1
 80001ac:	66bb      	str	r3, [r7, #104]	; 0x68
	clk_init.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80001ae:	2380      	movs	r3, #128	; 0x80
 80001b0:	66fb      	str	r3, [r7, #108]	; 0x6c
	clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80001b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001b6:	673b      	str	r3, [r7, #112]	; 0x70
	clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80001b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001bc:	677b      	str	r3, [r7, #116]	; 0x74

	if (HAL_RCC_ClockConfig(&clk_init, FLASH_LATENCY_0) != HAL_OK){ // 0 wait states of latency
 80001be:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80001c2:	2100      	movs	r1, #0
 80001c4:	4618      	mov	r0, r3
 80001c6:	f000 ff1d 	bl	8001004 <HAL_RCC_ClockConfig>
 80001ca:	4603      	mov	r3, r0
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d001      	beq.n	80001d4 <main+0x68>
		Error_handler();
 80001d0:	f000 f8b0 	bl	8000334 <Error_handler>
	}

	__HAL_RCC_HSI_DISABLE();
 80001d4:	4b3d      	ldr	r3, [pc, #244]	; (80002cc <main+0x160>)
 80001d6:	2200      	movs	r2, #0
 80001d8:	601a      	str	r2, [r3, #0]


	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80001da:	f001 f851 	bl	8001280 <HAL_RCC_GetHCLKFreq>
 80001de:	4603      	mov	r3, r0
 80001e0:	4a3b      	ldr	r2, [pc, #236]	; (80002d0 <main+0x164>)
 80001e2:	fba2 2303 	umull	r2, r3, r2, r3
 80001e6:	099b      	lsrs	r3, r3, #6
 80001e8:	4618      	mov	r0, r3
 80001ea:	f000 fad0 	bl	800078e <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80001ee:	2004      	movs	r0, #4
 80001f0:	f000 fada 	bl	80007a8 <HAL_SYSTICK_CLKSourceConfig>

	UART2_Init();
 80001f4:	f000 f878 	bl	80002e8 <UART2_Init>

	memset(msg, 0, sizeof(msg));
 80001f8:	463b      	mov	r3, r7
 80001fa:	2264      	movs	r2, #100	; 0x64
 80001fc:	2100      	movs	r1, #0
 80001fe:	4618      	mov	r0, r3
 8000200:	f001 fa88 	bl	8001714 <memset>
	sprintf(msg, "SYSCLK : %ldHz\r\n", HAL_RCC_GetSysClockFreq());
 8000204:	f000 ffe8 	bl	80011d8 <HAL_RCC_GetSysClockFreq>
 8000208:	4602      	mov	r2, r0
 800020a:	463b      	mov	r3, r7
 800020c:	4931      	ldr	r1, [pc, #196]	; (80002d4 <main+0x168>)
 800020e:	4618      	mov	r0, r3
 8000210:	f001 fa88 	bl	8001724 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000214:	463b      	mov	r3, r7
 8000216:	4618      	mov	r0, r3
 8000218:	f7ff ff98 	bl	800014c <strlen>
 800021c:	4603      	mov	r3, r0
 800021e:	b29a      	uxth	r2, r3
 8000220:	4639      	mov	r1, r7
 8000222:	f04f 33ff 	mov.w	r3, #4294967295
 8000226:	482c      	ldr	r0, [pc, #176]	; (80002d8 <main+0x16c>)
 8000228:	f001 f8ca 	bl	80013c0 <HAL_UART_Transmit>

	memset(msg, 0, sizeof(msg));
 800022c:	463b      	mov	r3, r7
 800022e:	2264      	movs	r2, #100	; 0x64
 8000230:	2100      	movs	r1, #0
 8000232:	4618      	mov	r0, r3
 8000234:	f001 fa6e 	bl	8001714 <memset>
	sprintf(msg, "HCLK : %ldHz\r\n", HAL_RCC_GetHCLKFreq());
 8000238:	f001 f822 	bl	8001280 <HAL_RCC_GetHCLKFreq>
 800023c:	4602      	mov	r2, r0
 800023e:	463b      	mov	r3, r7
 8000240:	4926      	ldr	r1, [pc, #152]	; (80002dc <main+0x170>)
 8000242:	4618      	mov	r0, r3
 8000244:	f001 fa6e 	bl	8001724 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000248:	463b      	mov	r3, r7
 800024a:	4618      	mov	r0, r3
 800024c:	f7ff ff7e 	bl	800014c <strlen>
 8000250:	4603      	mov	r3, r0
 8000252:	b29a      	uxth	r2, r3
 8000254:	4639      	mov	r1, r7
 8000256:	f04f 33ff 	mov.w	r3, #4294967295
 800025a:	481f      	ldr	r0, [pc, #124]	; (80002d8 <main+0x16c>)
 800025c:	f001 f8b0 	bl	80013c0 <HAL_UART_Transmit>

	memset(msg, 0, sizeof(msg));
 8000260:	463b      	mov	r3, r7
 8000262:	2264      	movs	r2, #100	; 0x64
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f001 fa54 	bl	8001714 <memset>
	sprintf(msg, "PLCK1 : %ldHz\r\n", HAL_RCC_GetPCLK1Freq());
 800026c:	f001 f812 	bl	8001294 <HAL_RCC_GetPCLK1Freq>
 8000270:	4602      	mov	r2, r0
 8000272:	463b      	mov	r3, r7
 8000274:	491a      	ldr	r1, [pc, #104]	; (80002e0 <main+0x174>)
 8000276:	4618      	mov	r0, r3
 8000278:	f001 fa54 	bl	8001724 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800027c:	463b      	mov	r3, r7
 800027e:	4618      	mov	r0, r3
 8000280:	f7ff ff64 	bl	800014c <strlen>
 8000284:	4603      	mov	r3, r0
 8000286:	b29a      	uxth	r2, r3
 8000288:	4639      	mov	r1, r7
 800028a:	f04f 33ff 	mov.w	r3, #4294967295
 800028e:	4812      	ldr	r0, [pc, #72]	; (80002d8 <main+0x16c>)
 8000290:	f001 f896 	bl	80013c0 <HAL_UART_Transmit>

	memset(msg, 0, sizeof(msg));
 8000294:	463b      	mov	r3, r7
 8000296:	2264      	movs	r2, #100	; 0x64
 8000298:	2100      	movs	r1, #0
 800029a:	4618      	mov	r0, r3
 800029c:	f001 fa3a 	bl	8001714 <memset>
	sprintf(msg, "PLCK2 : %ldHz\r\n", HAL_RCC_GetPCLK2Freq());
 80002a0:	f001 f80c 	bl	80012bc <HAL_RCC_GetPCLK2Freq>
 80002a4:	4602      	mov	r2, r0
 80002a6:	463b      	mov	r3, r7
 80002a8:	490e      	ldr	r1, [pc, #56]	; (80002e4 <main+0x178>)
 80002aa:	4618      	mov	r0, r3
 80002ac:	f001 fa3a 	bl	8001724 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80002b0:	463b      	mov	r3, r7
 80002b2:	4618      	mov	r0, r3
 80002b4:	f7ff ff4a 	bl	800014c <strlen>
 80002b8:	4603      	mov	r3, r0
 80002ba:	b29a      	uxth	r2, r3
 80002bc:	4639      	mov	r1, r7
 80002be:	f04f 33ff 	mov.w	r3, #4294967295
 80002c2:	4805      	ldr	r0, [pc, #20]	; (80002d8 <main+0x16c>)
 80002c4:	f001 f87c 	bl	80013c0 <HAL_UART_Transmit>


	while(1);
 80002c8:	e7fe      	b.n	80002c8 <main+0x15c>
 80002ca:	bf00      	nop
 80002cc:	42420000 	.word	0x42420000
 80002d0:	10624dd3 	.word	0x10624dd3
 80002d4:	08002030 	.word	0x08002030
 80002d8:	2000008c 	.word	0x2000008c
 80002dc:	08002044 	.word	0x08002044
 80002e0:	08002054 	.word	0x08002054
 80002e4:	08002064 	.word	0x08002064

080002e8 <UART2_Init>:
	return 0;
}



void UART2_Init(void){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80002ec:	4b0f      	ldr	r3, [pc, #60]	; (800032c <UART2_Init+0x44>)
 80002ee:	4a10      	ldr	r2, [pc, #64]	; (8000330 <UART2_Init+0x48>)
 80002f0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 80002f2:	4b0e      	ldr	r3, [pc, #56]	; (800032c <UART2_Init+0x44>)
 80002f4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80002f8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80002fa:	4b0c      	ldr	r3, [pc, #48]	; (800032c <UART2_Init+0x44>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000300:	4b0a      	ldr	r3, [pc, #40]	; (800032c <UART2_Init+0x44>)
 8000302:	2200      	movs	r2, #0
 8000304:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000306:	4b09      	ldr	r3, [pc, #36]	; (800032c <UART2_Init+0x44>)
 8000308:	2200      	movs	r2, #0
 800030a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800030c:	4b07      	ldr	r3, [pc, #28]	; (800032c <UART2_Init+0x44>)
 800030e:	2200      	movs	r2, #0
 8000310:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000312:	4b06      	ldr	r3, [pc, #24]	; (800032c <UART2_Init+0x44>)
 8000314:	220c      	movs	r2, #12
 8000316:	615a      	str	r2, [r3, #20]
	//huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	if( HAL_UART_Init(&huart2) != HAL_OK ){
 8000318:	4804      	ldr	r0, [pc, #16]	; (800032c <UART2_Init+0x44>)
 800031a:	f001 f801 	bl	8001320 <HAL_UART_Init>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <UART2_Init+0x40>
		// There is a problem
		Error_handler();
 8000324:	f000 f806 	bl	8000334 <Error_handler>
	}

}
 8000328:	bf00      	nop
 800032a:	bd80      	pop	{r7, pc}
 800032c:	2000008c 	.word	0x2000008c
 8000330:	40004400 	.word	0x40004400

08000334 <Error_handler>:

void Error_handler(void){
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0

	while(1);
 8000338:	e7fe      	b.n	8000338 <Error_handler+0x4>
	...

0800033c <HAL_MspInit>:
#include "main_app.h"
#include<stdio.h>
#include<string.h>

void HAL_MspInit(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
  // Here we will do low level processor specific initis

	// 1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); // this is actually no required because this config is by default
 8000340:	2003      	movs	r0, #3
 8000342:	f000 f9ef 	bl	8000724 <HAL_NVIC_SetPriorityGrouping>

	// 2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; // enable usage fault, memory fault and bus fault system exeptions
 8000346:	4b0d      	ldr	r3, [pc, #52]	; (800037c <HAL_MspInit+0x40>)
 8000348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800034a:	4a0c      	ldr	r2, [pc, #48]	; (800037c <HAL_MspInit+0x40>)
 800034c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000350:	6253      	str	r3, [r2, #36]	; 0x24

	// 3. Configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000352:	2200      	movs	r2, #0
 8000354:	2100      	movs	r1, #0
 8000356:	f06f 000b 	mvn.w	r0, #11
 800035a:	f000 f9ee 	bl	800073a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800035e:	2200      	movs	r2, #0
 8000360:	2100      	movs	r1, #0
 8000362:	f06f 000a 	mvn.w	r0, #10
 8000366:	f000 f9e8 	bl	800073a <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800036a:	2200      	movs	r2, #0
 800036c:	2100      	movs	r1, #0
 800036e:	f06f 0009 	mvn.w	r0, #9
 8000372:	f000 f9e2 	bl	800073a <HAL_NVIC_SetPriority>

	// to delete

}
 8000376:	bf00      	nop
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	e000ed00 	.word	0xe000ed00

08000380 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 8000380:	b580      	push	{r7, lr}
 8000382:	b088      	sub	sp, #32
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;
	// here we are going to do the low level inits. of the USART2 peripheral

	// 1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	//__HAL_RCC_AFIO_CLK_ENABLE();
	__HAL_RCC_USART2_CLK_ENABLE();
 8000388:	4b1c      	ldr	r3, [pc, #112]	; (80003fc <HAL_UART_MspInit+0x7c>)
 800038a:	69db      	ldr	r3, [r3, #28]
 800038c:	4a1b      	ldr	r2, [pc, #108]	; (80003fc <HAL_UART_MspInit+0x7c>)
 800038e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000392:	61d3      	str	r3, [r2, #28]
 8000394:	4b19      	ldr	r3, [pc, #100]	; (80003fc <HAL_UART_MspInit+0x7c>)
 8000396:	69db      	ldr	r3, [r3, #28]
 8000398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800039c:	60fb      	str	r3, [r7, #12]
 800039e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80003a0:	4b16      	ldr	r3, [pc, #88]	; (80003fc <HAL_UART_MspInit+0x7c>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	4a15      	ldr	r2, [pc, #84]	; (80003fc <HAL_UART_MspInit+0x7c>)
 80003a6:	f043 0304 	orr.w	r3, r3, #4
 80003aa:	6193      	str	r3, [r2, #24]
 80003ac:	4b13      	ldr	r3, [pc, #76]	; (80003fc <HAL_UART_MspInit+0x7c>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	f003 0304 	and.w	r3, r3, #4
 80003b4:	60bb      	str	r3, [r7, #8]
 80003b6:	68bb      	ldr	r3, [r7, #8]

	// 2. Do the pin muxing configurations
	gpio_uart.Pin = GPIO_PIN_2; // UART2_TX
 80003b8:	2304      	movs	r3, #4
 80003ba:	613b      	str	r3, [r7, #16]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 80003bc:	2302      	movs	r3, #2
 80003be:	617b      	str	r3, [r7, #20]
	gpio_uart.Pull = GPIO_PULLUP;
 80003c0:	2301      	movs	r3, #1
 80003c2:	61bb      	str	r3, [r7, #24]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80003c4:	2302      	movs	r3, #2
 80003c6:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80003c8:	f107 0310 	add.w	r3, r7, #16
 80003cc:	4619      	mov	r1, r3
 80003ce:	480c      	ldr	r0, [pc, #48]	; (8000400 <HAL_UART_MspInit+0x80>)
 80003d0:	f000 fa12 	bl	80007f8 <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3;	// UART_RX
 80003d4:	2308      	movs	r3, #8
 80003d6:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80003d8:	f107 0310 	add.w	r3, r7, #16
 80003dc:	4619      	mov	r1, r3
 80003de:	4808      	ldr	r0, [pc, #32]	; (8000400 <HAL_UART_MspInit+0x80>)
 80003e0:	f000 fa0a 	bl	80007f8 <HAL_GPIO_Init>



	// 3. Enable the IRQ and set up the priority (NVIC settings)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80003e4:	2026      	movs	r0, #38	; 0x26
 80003e6:	f000 f9c4 	bl	8000772 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 80003ea:	2200      	movs	r2, #0
 80003ec:	210f      	movs	r1, #15
 80003ee:	2026      	movs	r0, #38	; 0x26
 80003f0:	f000 f9a3 	bl	800073a <HAL_NVIC_SetPriority>
}
 80003f4:	bf00      	nop
 80003f6:	3720      	adds	r7, #32
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	40021000 	.word	0x40021000
 8000400:	40010800 	.word	0x40010800

08000404 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b086      	sub	sp, #24
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800040c:	4a14      	ldr	r2, [pc, #80]	; (8000460 <_sbrk+0x5c>)
 800040e:	4b15      	ldr	r3, [pc, #84]	; (8000464 <_sbrk+0x60>)
 8000410:	1ad3      	subs	r3, r2, r3
 8000412:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000414:	697b      	ldr	r3, [r7, #20]
 8000416:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000418:	4b13      	ldr	r3, [pc, #76]	; (8000468 <_sbrk+0x64>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	2b00      	cmp	r3, #0
 800041e:	d102      	bne.n	8000426 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000420:	4b11      	ldr	r3, [pc, #68]	; (8000468 <_sbrk+0x64>)
 8000422:	4a12      	ldr	r2, [pc, #72]	; (800046c <_sbrk+0x68>)
 8000424:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000426:	4b10      	ldr	r3, [pc, #64]	; (8000468 <_sbrk+0x64>)
 8000428:	681a      	ldr	r2, [r3, #0]
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	4413      	add	r3, r2
 800042e:	693a      	ldr	r2, [r7, #16]
 8000430:	429a      	cmp	r2, r3
 8000432:	d207      	bcs.n	8000444 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000434:	f001 f944 	bl	80016c0 <__errno>
 8000438:	4603      	mov	r3, r0
 800043a:	220c      	movs	r2, #12
 800043c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800043e:	f04f 33ff 	mov.w	r3, #4294967295
 8000442:	e009      	b.n	8000458 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000444:	4b08      	ldr	r3, [pc, #32]	; (8000468 <_sbrk+0x64>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800044a:	4b07      	ldr	r3, [pc, #28]	; (8000468 <_sbrk+0x64>)
 800044c:	681a      	ldr	r2, [r3, #0]
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4413      	add	r3, r2
 8000452:	4a05      	ldr	r2, [pc, #20]	; (8000468 <_sbrk+0x64>)
 8000454:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000456:	68fb      	ldr	r3, [r7, #12]
}
 8000458:	4618      	mov	r0, r3
 800045a:	3718      	adds	r7, #24
 800045c:	46bd      	mov	sp, r7
 800045e:	bd80      	pop	{r7, pc}
 8000460:	20005000 	.word	0x20005000
 8000464:	00000400 	.word	0x00000400
 8000468:	200000d4 	.word	0x200000d4
 800046c:	200000f0 	.word	0x200000f0

08000470 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000474:	bf00      	nop
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr

0800047c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800047c:	f7ff fff8 	bl	8000470 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000480:	480b      	ldr	r0, [pc, #44]	; (80004b0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000482:	490c      	ldr	r1, [pc, #48]	; (80004b4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000484:	4a0c      	ldr	r2, [pc, #48]	; (80004b8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000486:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000488:	e002      	b.n	8000490 <LoopCopyDataInit>

0800048a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800048a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800048c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800048e:	3304      	adds	r3, #4

08000490 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000490:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000492:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000494:	d3f9      	bcc.n	800048a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000496:	4a09      	ldr	r2, [pc, #36]	; (80004bc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000498:	4c09      	ldr	r4, [pc, #36]	; (80004c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800049a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800049c:	e001      	b.n	80004a2 <LoopFillZerobss>

0800049e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800049e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004a0:	3204      	adds	r2, #4

080004a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004a4:	d3fb      	bcc.n	800049e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004a6:	f001 f911 	bl	80016cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004aa:	f7ff fe5f 	bl	800016c <main>
  bx lr
 80004ae:	4770      	bx	lr
  ldr r0, =_sdata
 80004b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004b4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80004b8:	080020dc 	.word	0x080020dc
  ldr r2, =_sbss
 80004bc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80004c0:	200000ec 	.word	0x200000ec

080004c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004c4:	e7fe      	b.n	80004c4 <ADC1_2_IRQHandler>
	...

080004c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004cc:	4b08      	ldr	r3, [pc, #32]	; (80004f0 <HAL_Init+0x28>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a07      	ldr	r2, [pc, #28]	; (80004f0 <HAL_Init+0x28>)
 80004d2:	f043 0310 	orr.w	r3, r3, #16
 80004d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004d8:	2003      	movs	r0, #3
 80004da:	f000 f923 	bl	8000724 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004de:	200f      	movs	r0, #15
 80004e0:	f000 f808 	bl	80004f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004e4:	f7ff ff2a 	bl	800033c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004e8:	2300      	movs	r3, #0
}
 80004ea:	4618      	mov	r0, r3
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40022000 	.word	0x40022000

080004f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004fc:	4b12      	ldr	r3, [pc, #72]	; (8000548 <HAL_InitTick+0x54>)
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	4b12      	ldr	r3, [pc, #72]	; (800054c <HAL_InitTick+0x58>)
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	4619      	mov	r1, r3
 8000506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050a:	fbb3 f3f1 	udiv	r3, r3, r1
 800050e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000512:	4618      	mov	r0, r3
 8000514:	f000 f93b 	bl	800078e <HAL_SYSTICK_Config>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800051e:	2301      	movs	r3, #1
 8000520:	e00e      	b.n	8000540 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	2b0f      	cmp	r3, #15
 8000526:	d80a      	bhi.n	800053e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000528:	2200      	movs	r2, #0
 800052a:	6879      	ldr	r1, [r7, #4]
 800052c:	f04f 30ff 	mov.w	r0, #4294967295
 8000530:	f000 f903 	bl	800073a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000534:	4a06      	ldr	r2, [pc, #24]	; (8000550 <HAL_InitTick+0x5c>)
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800053a:	2300      	movs	r3, #0
 800053c:	e000      	b.n	8000540 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800053e:	2301      	movs	r3, #1
}
 8000540:	4618      	mov	r0, r3
 8000542:	3708      	adds	r7, #8
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	20000000 	.word	0x20000000
 800054c:	20000008 	.word	0x20000008
 8000550:	20000004 	.word	0x20000004

08000554 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000558:	4b05      	ldr	r3, [pc, #20]	; (8000570 <HAL_IncTick+0x1c>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	461a      	mov	r2, r3
 800055e:	4b05      	ldr	r3, [pc, #20]	; (8000574 <HAL_IncTick+0x20>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	4413      	add	r3, r2
 8000564:	4a03      	ldr	r2, [pc, #12]	; (8000574 <HAL_IncTick+0x20>)
 8000566:	6013      	str	r3, [r2, #0]
}
 8000568:	bf00      	nop
 800056a:	46bd      	mov	sp, r7
 800056c:	bc80      	pop	{r7}
 800056e:	4770      	bx	lr
 8000570:	20000008 	.word	0x20000008
 8000574:	200000d8 	.word	0x200000d8

08000578 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  return uwTick;
 800057c:	4b02      	ldr	r3, [pc, #8]	; (8000588 <HAL_GetTick+0x10>)
 800057e:	681b      	ldr	r3, [r3, #0]
}
 8000580:	4618      	mov	r0, r3
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr
 8000588:	200000d8 	.word	0x200000d8

0800058c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	f003 0307 	and.w	r3, r3, #7
 800059a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800059c:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <__NVIC_SetPriorityGrouping+0x44>)
 800059e:	68db      	ldr	r3, [r3, #12]
 80005a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005a2:	68ba      	ldr	r2, [r7, #8]
 80005a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005a8:	4013      	ands	r3, r2
 80005aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005be:	4a04      	ldr	r2, [pc, #16]	; (80005d0 <__NVIC_SetPriorityGrouping+0x44>)
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	60d3      	str	r3, [r2, #12]
}
 80005c4:	bf00      	nop
 80005c6:	3714      	adds	r7, #20
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bc80      	pop	{r7}
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	e000ed00 	.word	0xe000ed00

080005d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005d8:	4b04      	ldr	r3, [pc, #16]	; (80005ec <__NVIC_GetPriorityGrouping+0x18>)
 80005da:	68db      	ldr	r3, [r3, #12]
 80005dc:	0a1b      	lsrs	r3, r3, #8
 80005de:	f003 0307 	and.w	r3, r3, #7
}
 80005e2:	4618      	mov	r0, r3
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bc80      	pop	{r7}
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	e000ed00 	.word	0xe000ed00

080005f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	db0b      	blt.n	800061a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	f003 021f 	and.w	r2, r3, #31
 8000608:	4906      	ldr	r1, [pc, #24]	; (8000624 <__NVIC_EnableIRQ+0x34>)
 800060a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060e:	095b      	lsrs	r3, r3, #5
 8000610:	2001      	movs	r0, #1
 8000612:	fa00 f202 	lsl.w	r2, r0, r2
 8000616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800061a:	bf00      	nop
 800061c:	370c      	adds	r7, #12
 800061e:	46bd      	mov	sp, r7
 8000620:	bc80      	pop	{r7}
 8000622:	4770      	bx	lr
 8000624:	e000e100 	.word	0xe000e100

08000628 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	6039      	str	r1, [r7, #0]
 8000632:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000638:	2b00      	cmp	r3, #0
 800063a:	db0a      	blt.n	8000652 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	b2da      	uxtb	r2, r3
 8000640:	490c      	ldr	r1, [pc, #48]	; (8000674 <__NVIC_SetPriority+0x4c>)
 8000642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000646:	0112      	lsls	r2, r2, #4
 8000648:	b2d2      	uxtb	r2, r2
 800064a:	440b      	add	r3, r1
 800064c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000650:	e00a      	b.n	8000668 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	b2da      	uxtb	r2, r3
 8000656:	4908      	ldr	r1, [pc, #32]	; (8000678 <__NVIC_SetPriority+0x50>)
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	f003 030f 	and.w	r3, r3, #15
 800065e:	3b04      	subs	r3, #4
 8000660:	0112      	lsls	r2, r2, #4
 8000662:	b2d2      	uxtb	r2, r2
 8000664:	440b      	add	r3, r1
 8000666:	761a      	strb	r2, [r3, #24]
}
 8000668:	bf00      	nop
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	bc80      	pop	{r7}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	e000e100 	.word	0xe000e100
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800067c:	b480      	push	{r7}
 800067e:	b089      	sub	sp, #36	; 0x24
 8000680:	af00      	add	r7, sp, #0
 8000682:	60f8      	str	r0, [r7, #12]
 8000684:	60b9      	str	r1, [r7, #8]
 8000686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	f003 0307 	and.w	r3, r3, #7
 800068e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000690:	69fb      	ldr	r3, [r7, #28]
 8000692:	f1c3 0307 	rsb	r3, r3, #7
 8000696:	2b04      	cmp	r3, #4
 8000698:	bf28      	it	cs
 800069a:	2304      	movcs	r3, #4
 800069c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	3304      	adds	r3, #4
 80006a2:	2b06      	cmp	r3, #6
 80006a4:	d902      	bls.n	80006ac <NVIC_EncodePriority+0x30>
 80006a6:	69fb      	ldr	r3, [r7, #28]
 80006a8:	3b03      	subs	r3, #3
 80006aa:	e000      	b.n	80006ae <NVIC_EncodePriority+0x32>
 80006ac:	2300      	movs	r3, #0
 80006ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b0:	f04f 32ff 	mov.w	r2, #4294967295
 80006b4:	69bb      	ldr	r3, [r7, #24]
 80006b6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ba:	43da      	mvns	r2, r3
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	401a      	ands	r2, r3
 80006c0:	697b      	ldr	r3, [r7, #20]
 80006c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006c4:	f04f 31ff 	mov.w	r1, #4294967295
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	fa01 f303 	lsl.w	r3, r1, r3
 80006ce:	43d9      	mvns	r1, r3
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d4:	4313      	orrs	r3, r2
         );
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3724      	adds	r7, #36	; 0x24
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr

080006e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	3b01      	subs	r3, #1
 80006ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006f0:	d301      	bcc.n	80006f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006f2:	2301      	movs	r3, #1
 80006f4:	e00f      	b.n	8000716 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006f6:	4a0a      	ldr	r2, [pc, #40]	; (8000720 <SysTick_Config+0x40>)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	3b01      	subs	r3, #1
 80006fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006fe:	210f      	movs	r1, #15
 8000700:	f04f 30ff 	mov.w	r0, #4294967295
 8000704:	f7ff ff90 	bl	8000628 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000708:	4b05      	ldr	r3, [pc, #20]	; (8000720 <SysTick_Config+0x40>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800070e:	4b04      	ldr	r3, [pc, #16]	; (8000720 <SysTick_Config+0x40>)
 8000710:	2207      	movs	r2, #7
 8000712:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000714:	2300      	movs	r3, #0
}
 8000716:	4618      	mov	r0, r3
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	e000e010 	.word	0xe000e010

08000724 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f7ff ff2d 	bl	800058c <__NVIC_SetPriorityGrouping>
}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}

0800073a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800073a:	b580      	push	{r7, lr}
 800073c:	b086      	sub	sp, #24
 800073e:	af00      	add	r7, sp, #0
 8000740:	4603      	mov	r3, r0
 8000742:	60b9      	str	r1, [r7, #8]
 8000744:	607a      	str	r2, [r7, #4]
 8000746:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000748:	2300      	movs	r3, #0
 800074a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800074c:	f7ff ff42 	bl	80005d4 <__NVIC_GetPriorityGrouping>
 8000750:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000752:	687a      	ldr	r2, [r7, #4]
 8000754:	68b9      	ldr	r1, [r7, #8]
 8000756:	6978      	ldr	r0, [r7, #20]
 8000758:	f7ff ff90 	bl	800067c <NVIC_EncodePriority>
 800075c:	4602      	mov	r2, r0
 800075e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000762:	4611      	mov	r1, r2
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff ff5f 	bl	8000628 <__NVIC_SetPriority>
}
 800076a:	bf00      	nop
 800076c:	3718      	adds	r7, #24
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}

08000772 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000772:	b580      	push	{r7, lr}
 8000774:	b082      	sub	sp, #8
 8000776:	af00      	add	r7, sp, #0
 8000778:	4603      	mov	r3, r0
 800077a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800077c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ff35 	bl	80005f0 <__NVIC_EnableIRQ>
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	b082      	sub	sp, #8
 8000792:	af00      	add	r7, sp, #0
 8000794:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000796:	6878      	ldr	r0, [r7, #4]
 8000798:	f7ff ffa2 	bl	80006e0 <SysTick_Config>
 800079c:	4603      	mov	r3, r0
}
 800079e:	4618      	mov	r0, r3
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2b04      	cmp	r3, #4
 80007b4:	d106      	bne.n	80007c4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80007b6:	4b09      	ldr	r3, [pc, #36]	; (80007dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4a08      	ldr	r2, [pc, #32]	; (80007dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80007bc:	f043 0304 	orr.w	r3, r3, #4
 80007c0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80007c2:	e005      	b.n	80007d0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a04      	ldr	r2, [pc, #16]	; (80007dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80007ca:	f023 0304 	bic.w	r3, r3, #4
 80007ce:	6013      	str	r3, [r2, #0]
}
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bc80      	pop	{r7}
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	e000e010 	.word	0xe000e010

080007e0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80007e4:	f000 f802 	bl	80007ec <HAL_SYSTICK_Callback>
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}

080007ec <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr

080007f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b08b      	sub	sp, #44	; 0x2c
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000802:	2300      	movs	r3, #0
 8000804:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000806:	2300      	movs	r3, #0
 8000808:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800080a:	e169      	b.n	8000ae0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800080c:	2201      	movs	r2, #1
 800080e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000810:	fa02 f303 	lsl.w	r3, r2, r3
 8000814:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	69fa      	ldr	r2, [r7, #28]
 800081c:	4013      	ands	r3, r2
 800081e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000820:	69ba      	ldr	r2, [r7, #24]
 8000822:	69fb      	ldr	r3, [r7, #28]
 8000824:	429a      	cmp	r2, r3
 8000826:	f040 8158 	bne.w	8000ada <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	4a9a      	ldr	r2, [pc, #616]	; (8000a98 <HAL_GPIO_Init+0x2a0>)
 8000830:	4293      	cmp	r3, r2
 8000832:	d05e      	beq.n	80008f2 <HAL_GPIO_Init+0xfa>
 8000834:	4a98      	ldr	r2, [pc, #608]	; (8000a98 <HAL_GPIO_Init+0x2a0>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d875      	bhi.n	8000926 <HAL_GPIO_Init+0x12e>
 800083a:	4a98      	ldr	r2, [pc, #608]	; (8000a9c <HAL_GPIO_Init+0x2a4>)
 800083c:	4293      	cmp	r3, r2
 800083e:	d058      	beq.n	80008f2 <HAL_GPIO_Init+0xfa>
 8000840:	4a96      	ldr	r2, [pc, #600]	; (8000a9c <HAL_GPIO_Init+0x2a4>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d86f      	bhi.n	8000926 <HAL_GPIO_Init+0x12e>
 8000846:	4a96      	ldr	r2, [pc, #600]	; (8000aa0 <HAL_GPIO_Init+0x2a8>)
 8000848:	4293      	cmp	r3, r2
 800084a:	d052      	beq.n	80008f2 <HAL_GPIO_Init+0xfa>
 800084c:	4a94      	ldr	r2, [pc, #592]	; (8000aa0 <HAL_GPIO_Init+0x2a8>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d869      	bhi.n	8000926 <HAL_GPIO_Init+0x12e>
 8000852:	4a94      	ldr	r2, [pc, #592]	; (8000aa4 <HAL_GPIO_Init+0x2ac>)
 8000854:	4293      	cmp	r3, r2
 8000856:	d04c      	beq.n	80008f2 <HAL_GPIO_Init+0xfa>
 8000858:	4a92      	ldr	r2, [pc, #584]	; (8000aa4 <HAL_GPIO_Init+0x2ac>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d863      	bhi.n	8000926 <HAL_GPIO_Init+0x12e>
 800085e:	4a92      	ldr	r2, [pc, #584]	; (8000aa8 <HAL_GPIO_Init+0x2b0>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d046      	beq.n	80008f2 <HAL_GPIO_Init+0xfa>
 8000864:	4a90      	ldr	r2, [pc, #576]	; (8000aa8 <HAL_GPIO_Init+0x2b0>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d85d      	bhi.n	8000926 <HAL_GPIO_Init+0x12e>
 800086a:	2b12      	cmp	r3, #18
 800086c:	d82a      	bhi.n	80008c4 <HAL_GPIO_Init+0xcc>
 800086e:	2b12      	cmp	r3, #18
 8000870:	d859      	bhi.n	8000926 <HAL_GPIO_Init+0x12e>
 8000872:	a201      	add	r2, pc, #4	; (adr r2, 8000878 <HAL_GPIO_Init+0x80>)
 8000874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000878:	080008f3 	.word	0x080008f3
 800087c:	080008cd 	.word	0x080008cd
 8000880:	080008df 	.word	0x080008df
 8000884:	08000921 	.word	0x08000921
 8000888:	08000927 	.word	0x08000927
 800088c:	08000927 	.word	0x08000927
 8000890:	08000927 	.word	0x08000927
 8000894:	08000927 	.word	0x08000927
 8000898:	08000927 	.word	0x08000927
 800089c:	08000927 	.word	0x08000927
 80008a0:	08000927 	.word	0x08000927
 80008a4:	08000927 	.word	0x08000927
 80008a8:	08000927 	.word	0x08000927
 80008ac:	08000927 	.word	0x08000927
 80008b0:	08000927 	.word	0x08000927
 80008b4:	08000927 	.word	0x08000927
 80008b8:	08000927 	.word	0x08000927
 80008bc:	080008d5 	.word	0x080008d5
 80008c0:	080008e9 	.word	0x080008e9
 80008c4:	4a79      	ldr	r2, [pc, #484]	; (8000aac <HAL_GPIO_Init+0x2b4>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d013      	beq.n	80008f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80008ca:	e02c      	b.n	8000926 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	623b      	str	r3, [r7, #32]
          break;
 80008d2:	e029      	b.n	8000928 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	68db      	ldr	r3, [r3, #12]
 80008d8:	3304      	adds	r3, #4
 80008da:	623b      	str	r3, [r7, #32]
          break;
 80008dc:	e024      	b.n	8000928 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	68db      	ldr	r3, [r3, #12]
 80008e2:	3308      	adds	r3, #8
 80008e4:	623b      	str	r3, [r7, #32]
          break;
 80008e6:	e01f      	b.n	8000928 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	68db      	ldr	r3, [r3, #12]
 80008ec:	330c      	adds	r3, #12
 80008ee:	623b      	str	r3, [r7, #32]
          break;
 80008f0:	e01a      	b.n	8000928 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	689b      	ldr	r3, [r3, #8]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d102      	bne.n	8000900 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80008fa:	2304      	movs	r3, #4
 80008fc:	623b      	str	r3, [r7, #32]
          break;
 80008fe:	e013      	b.n	8000928 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d105      	bne.n	8000914 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000908:	2308      	movs	r3, #8
 800090a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	69fa      	ldr	r2, [r7, #28]
 8000910:	611a      	str	r2, [r3, #16]
          break;
 8000912:	e009      	b.n	8000928 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000914:	2308      	movs	r3, #8
 8000916:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	69fa      	ldr	r2, [r7, #28]
 800091c:	615a      	str	r2, [r3, #20]
          break;
 800091e:	e003      	b.n	8000928 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000920:	2300      	movs	r3, #0
 8000922:	623b      	str	r3, [r7, #32]
          break;
 8000924:	e000      	b.n	8000928 <HAL_GPIO_Init+0x130>
          break;
 8000926:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000928:	69bb      	ldr	r3, [r7, #24]
 800092a:	2bff      	cmp	r3, #255	; 0xff
 800092c:	d801      	bhi.n	8000932 <HAL_GPIO_Init+0x13a>
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	e001      	b.n	8000936 <HAL_GPIO_Init+0x13e>
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	3304      	adds	r3, #4
 8000936:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000938:	69bb      	ldr	r3, [r7, #24]
 800093a:	2bff      	cmp	r3, #255	; 0xff
 800093c:	d802      	bhi.n	8000944 <HAL_GPIO_Init+0x14c>
 800093e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	e002      	b.n	800094a <HAL_GPIO_Init+0x152>
 8000944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000946:	3b08      	subs	r3, #8
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	681a      	ldr	r2, [r3, #0]
 8000950:	210f      	movs	r1, #15
 8000952:	693b      	ldr	r3, [r7, #16]
 8000954:	fa01 f303 	lsl.w	r3, r1, r3
 8000958:	43db      	mvns	r3, r3
 800095a:	401a      	ands	r2, r3
 800095c:	6a39      	ldr	r1, [r7, #32]
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	fa01 f303 	lsl.w	r3, r1, r3
 8000964:	431a      	orrs	r2, r3
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000972:	2b00      	cmp	r3, #0
 8000974:	f000 80b1 	beq.w	8000ada <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000978:	4b4d      	ldr	r3, [pc, #308]	; (8000ab0 <HAL_GPIO_Init+0x2b8>)
 800097a:	699b      	ldr	r3, [r3, #24]
 800097c:	4a4c      	ldr	r2, [pc, #304]	; (8000ab0 <HAL_GPIO_Init+0x2b8>)
 800097e:	f043 0301 	orr.w	r3, r3, #1
 8000982:	6193      	str	r3, [r2, #24]
 8000984:	4b4a      	ldr	r3, [pc, #296]	; (8000ab0 <HAL_GPIO_Init+0x2b8>)
 8000986:	699b      	ldr	r3, [r3, #24]
 8000988:	f003 0301 	and.w	r3, r3, #1
 800098c:	60bb      	str	r3, [r7, #8]
 800098e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000990:	4a48      	ldr	r2, [pc, #288]	; (8000ab4 <HAL_GPIO_Init+0x2bc>)
 8000992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000994:	089b      	lsrs	r3, r3, #2
 8000996:	3302      	adds	r3, #2
 8000998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800099c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800099e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a0:	f003 0303 	and.w	r3, r3, #3
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	220f      	movs	r2, #15
 80009a8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ac:	43db      	mvns	r3, r3
 80009ae:	68fa      	ldr	r2, [r7, #12]
 80009b0:	4013      	ands	r3, r2
 80009b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	4a40      	ldr	r2, [pc, #256]	; (8000ab8 <HAL_GPIO_Init+0x2c0>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d013      	beq.n	80009e4 <HAL_GPIO_Init+0x1ec>
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	4a3f      	ldr	r2, [pc, #252]	; (8000abc <HAL_GPIO_Init+0x2c4>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d00d      	beq.n	80009e0 <HAL_GPIO_Init+0x1e8>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a3e      	ldr	r2, [pc, #248]	; (8000ac0 <HAL_GPIO_Init+0x2c8>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d007      	beq.n	80009dc <HAL_GPIO_Init+0x1e4>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4a3d      	ldr	r2, [pc, #244]	; (8000ac4 <HAL_GPIO_Init+0x2cc>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d101      	bne.n	80009d8 <HAL_GPIO_Init+0x1e0>
 80009d4:	2303      	movs	r3, #3
 80009d6:	e006      	b.n	80009e6 <HAL_GPIO_Init+0x1ee>
 80009d8:	2304      	movs	r3, #4
 80009da:	e004      	b.n	80009e6 <HAL_GPIO_Init+0x1ee>
 80009dc:	2302      	movs	r3, #2
 80009de:	e002      	b.n	80009e6 <HAL_GPIO_Init+0x1ee>
 80009e0:	2301      	movs	r3, #1
 80009e2:	e000      	b.n	80009e6 <HAL_GPIO_Init+0x1ee>
 80009e4:	2300      	movs	r3, #0
 80009e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009e8:	f002 0203 	and.w	r2, r2, #3
 80009ec:	0092      	lsls	r2, r2, #2
 80009ee:	4093      	lsls	r3, r2
 80009f0:	68fa      	ldr	r2, [r7, #12]
 80009f2:	4313      	orrs	r3, r2
 80009f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80009f6:	492f      	ldr	r1, [pc, #188]	; (8000ab4 <HAL_GPIO_Init+0x2bc>)
 80009f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009fa:	089b      	lsrs	r3, r3, #2
 80009fc:	3302      	adds	r3, #2
 80009fe:	68fa      	ldr	r2, [r7, #12]
 8000a00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d006      	beq.n	8000a1e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a10:	4b2d      	ldr	r3, [pc, #180]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a12:	689a      	ldr	r2, [r3, #8]
 8000a14:	492c      	ldr	r1, [pc, #176]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a16:	69bb      	ldr	r3, [r7, #24]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	608b      	str	r3, [r1, #8]
 8000a1c:	e006      	b.n	8000a2c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a1e:	4b2a      	ldr	r3, [pc, #168]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a20:	689a      	ldr	r2, [r3, #8]
 8000a22:	69bb      	ldr	r3, [r7, #24]
 8000a24:	43db      	mvns	r3, r3
 8000a26:	4928      	ldr	r1, [pc, #160]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a28:	4013      	ands	r3, r2
 8000a2a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d006      	beq.n	8000a46 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a38:	4b23      	ldr	r3, [pc, #140]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a3a:	68da      	ldr	r2, [r3, #12]
 8000a3c:	4922      	ldr	r1, [pc, #136]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	4313      	orrs	r3, r2
 8000a42:	60cb      	str	r3, [r1, #12]
 8000a44:	e006      	b.n	8000a54 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a46:	4b20      	ldr	r3, [pc, #128]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a48:	68da      	ldr	r2, [r3, #12]
 8000a4a:	69bb      	ldr	r3, [r7, #24]
 8000a4c:	43db      	mvns	r3, r3
 8000a4e:	491e      	ldr	r1, [pc, #120]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a50:	4013      	ands	r3, r2
 8000a52:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d006      	beq.n	8000a6e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a60:	4b19      	ldr	r3, [pc, #100]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a62:	685a      	ldr	r2, [r3, #4]
 8000a64:	4918      	ldr	r1, [pc, #96]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a66:	69bb      	ldr	r3, [r7, #24]
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	604b      	str	r3, [r1, #4]
 8000a6c:	e006      	b.n	8000a7c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a6e:	4b16      	ldr	r3, [pc, #88]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a70:	685a      	ldr	r2, [r3, #4]
 8000a72:	69bb      	ldr	r3, [r7, #24]
 8000a74:	43db      	mvns	r3, r3
 8000a76:	4914      	ldr	r1, [pc, #80]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a78:	4013      	ands	r3, r2
 8000a7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d021      	beq.n	8000acc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a88:	4b0f      	ldr	r3, [pc, #60]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	490e      	ldr	r1, [pc, #56]	; (8000ac8 <HAL_GPIO_Init+0x2d0>)
 8000a8e:	69bb      	ldr	r3, [r7, #24]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	600b      	str	r3, [r1, #0]
 8000a94:	e021      	b.n	8000ada <HAL_GPIO_Init+0x2e2>
 8000a96:	bf00      	nop
 8000a98:	10320000 	.word	0x10320000
 8000a9c:	10310000 	.word	0x10310000
 8000aa0:	10220000 	.word	0x10220000
 8000aa4:	10210000 	.word	0x10210000
 8000aa8:	10120000 	.word	0x10120000
 8000aac:	10110000 	.word	0x10110000
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	40010000 	.word	0x40010000
 8000ab8:	40010800 	.word	0x40010800
 8000abc:	40010c00 	.word	0x40010c00
 8000ac0:	40011000 	.word	0x40011000
 8000ac4:	40011400 	.word	0x40011400
 8000ac8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000acc:	4b0b      	ldr	r3, [pc, #44]	; (8000afc <HAL_GPIO_Init+0x304>)
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	43db      	mvns	r3, r3
 8000ad4:	4909      	ldr	r1, [pc, #36]	; (8000afc <HAL_GPIO_Init+0x304>)
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000adc:	3301      	adds	r3, #1
 8000ade:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	f47f ae8e 	bne.w	800080c <HAL_GPIO_Init+0x14>
  }
}
 8000af0:	bf00      	nop
 8000af2:	bf00      	nop
 8000af4:	372c      	adds	r7, #44	; 0x2c
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bc80      	pop	{r7}
 8000afa:	4770      	bx	lr
 8000afc:	40010400 	.word	0x40010400

08000b00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b086      	sub	sp, #24
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d101      	bne.n	8000b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e272      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	f000 8087 	beq.w	8000c2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b20:	4b92      	ldr	r3, [pc, #584]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	f003 030c 	and.w	r3, r3, #12
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	d00c      	beq.n	8000b46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b2c:	4b8f      	ldr	r3, [pc, #572]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	f003 030c 	and.w	r3, r3, #12
 8000b34:	2b08      	cmp	r3, #8
 8000b36:	d112      	bne.n	8000b5e <HAL_RCC_OscConfig+0x5e>
 8000b38:	4b8c      	ldr	r3, [pc, #560]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b44:	d10b      	bne.n	8000b5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b46:	4b89      	ldr	r3, [pc, #548]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d06c      	beq.n	8000c2c <HAL_RCC_OscConfig+0x12c>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d168      	bne.n	8000c2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e24c      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b66:	d106      	bne.n	8000b76 <HAL_RCC_OscConfig+0x76>
 8000b68:	4b80      	ldr	r3, [pc, #512]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a7f      	ldr	r2, [pc, #508]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000b6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b72:	6013      	str	r3, [r2, #0]
 8000b74:	e02e      	b.n	8000bd4 <HAL_RCC_OscConfig+0xd4>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d10c      	bne.n	8000b98 <HAL_RCC_OscConfig+0x98>
 8000b7e:	4b7b      	ldr	r3, [pc, #492]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a7a      	ldr	r2, [pc, #488]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000b84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b88:	6013      	str	r3, [r2, #0]
 8000b8a:	4b78      	ldr	r3, [pc, #480]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a77      	ldr	r2, [pc, #476]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000b90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b94:	6013      	str	r3, [r2, #0]
 8000b96:	e01d      	b.n	8000bd4 <HAL_RCC_OscConfig+0xd4>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ba0:	d10c      	bne.n	8000bbc <HAL_RCC_OscConfig+0xbc>
 8000ba2:	4b72      	ldr	r3, [pc, #456]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a71      	ldr	r2, [pc, #452]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000ba8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bac:	6013      	str	r3, [r2, #0]
 8000bae:	4b6f      	ldr	r3, [pc, #444]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a6e      	ldr	r2, [pc, #440]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bb8:	6013      	str	r3, [r2, #0]
 8000bba:	e00b      	b.n	8000bd4 <HAL_RCC_OscConfig+0xd4>
 8000bbc:	4b6b      	ldr	r3, [pc, #428]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a6a      	ldr	r2, [pc, #424]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000bc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bc6:	6013      	str	r3, [r2, #0]
 8000bc8:	4b68      	ldr	r3, [pc, #416]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a67      	ldr	r2, [pc, #412]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000bce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d013      	beq.n	8000c04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bdc:	f7ff fccc 	bl	8000578 <HAL_GetTick>
 8000be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000be2:	e008      	b.n	8000bf6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000be4:	f7ff fcc8 	bl	8000578 <HAL_GetTick>
 8000be8:	4602      	mov	r2, r0
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	2b64      	cmp	r3, #100	; 0x64
 8000bf0:	d901      	bls.n	8000bf6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	e200      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bf6:	4b5d      	ldr	r3, [pc, #372]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d0f0      	beq.n	8000be4 <HAL_RCC_OscConfig+0xe4>
 8000c02:	e014      	b.n	8000c2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c04:	f7ff fcb8 	bl	8000578 <HAL_GetTick>
 8000c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c0a:	e008      	b.n	8000c1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c0c:	f7ff fcb4 	bl	8000578 <HAL_GetTick>
 8000c10:	4602      	mov	r2, r0
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	2b64      	cmp	r3, #100	; 0x64
 8000c18:	d901      	bls.n	8000c1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	e1ec      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c1e:	4b53      	ldr	r3, [pc, #332]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d1f0      	bne.n	8000c0c <HAL_RCC_OscConfig+0x10c>
 8000c2a:	e000      	b.n	8000c2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f003 0302 	and.w	r3, r3, #2
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d063      	beq.n	8000d02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c3a:	4b4c      	ldr	r3, [pc, #304]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	f003 030c 	and.w	r3, r3, #12
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d00b      	beq.n	8000c5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c46:	4b49      	ldr	r3, [pc, #292]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f003 030c 	and.w	r3, r3, #12
 8000c4e:	2b08      	cmp	r3, #8
 8000c50:	d11c      	bne.n	8000c8c <HAL_RCC_OscConfig+0x18c>
 8000c52:	4b46      	ldr	r3, [pc, #280]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d116      	bne.n	8000c8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c5e:	4b43      	ldr	r3, [pc, #268]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d005      	beq.n	8000c76 <HAL_RCC_OscConfig+0x176>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	691b      	ldr	r3, [r3, #16]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d001      	beq.n	8000c76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c72:	2301      	movs	r3, #1
 8000c74:	e1c0      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c76:	4b3d      	ldr	r3, [pc, #244]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	695b      	ldr	r3, [r3, #20]
 8000c82:	00db      	lsls	r3, r3, #3
 8000c84:	4939      	ldr	r1, [pc, #228]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000c86:	4313      	orrs	r3, r2
 8000c88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c8a:	e03a      	b.n	8000d02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	691b      	ldr	r3, [r3, #16]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d020      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c94:	4b36      	ldr	r3, [pc, #216]	; (8000d70 <HAL_RCC_OscConfig+0x270>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c9a:	f7ff fc6d 	bl	8000578 <HAL_GetTick>
 8000c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ca0:	e008      	b.n	8000cb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ca2:	f7ff fc69 	bl	8000578 <HAL_GetTick>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	1ad3      	subs	r3, r2, r3
 8000cac:	2b02      	cmp	r3, #2
 8000cae:	d901      	bls.n	8000cb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e1a1      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cb4:	4b2d      	ldr	r3, [pc, #180]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f003 0302 	and.w	r3, r3, #2
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d0f0      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cc0:	4b2a      	ldr	r3, [pc, #168]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	695b      	ldr	r3, [r3, #20]
 8000ccc:	00db      	lsls	r3, r3, #3
 8000cce:	4927      	ldr	r1, [pc, #156]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	600b      	str	r3, [r1, #0]
 8000cd4:	e015      	b.n	8000d02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cd6:	4b26      	ldr	r3, [pc, #152]	; (8000d70 <HAL_RCC_OscConfig+0x270>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cdc:	f7ff fc4c 	bl	8000578 <HAL_GetTick>
 8000ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ce2:	e008      	b.n	8000cf6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ce4:	f7ff fc48 	bl	8000578 <HAL_GetTick>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	693b      	ldr	r3, [r7, #16]
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d901      	bls.n	8000cf6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	e180      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cf6:	4b1d      	ldr	r3, [pc, #116]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f003 0302 	and.w	r3, r3, #2
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d1f0      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0308 	and.w	r3, r3, #8
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d03a      	beq.n	8000d84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	699b      	ldr	r3, [r3, #24]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d019      	beq.n	8000d4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d16:	4b17      	ldr	r3, [pc, #92]	; (8000d74 <HAL_RCC_OscConfig+0x274>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d1c:	f7ff fc2c 	bl	8000578 <HAL_GetTick>
 8000d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d22:	e008      	b.n	8000d36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d24:	f7ff fc28 	bl	8000578 <HAL_GetTick>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d901      	bls.n	8000d36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d32:	2303      	movs	r3, #3
 8000d34:	e160      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d36:	4b0d      	ldr	r3, [pc, #52]	; (8000d6c <HAL_RCC_OscConfig+0x26c>)
 8000d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d3a:	f003 0302 	and.w	r3, r3, #2
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d0f0      	beq.n	8000d24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d42:	2001      	movs	r0, #1
 8000d44:	f000 face 	bl	80012e4 <RCC_Delay>
 8000d48:	e01c      	b.n	8000d84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	; (8000d74 <HAL_RCC_OscConfig+0x274>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d50:	f7ff fc12 	bl	8000578 <HAL_GetTick>
 8000d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d56:	e00f      	b.n	8000d78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d58:	f7ff fc0e 	bl	8000578 <HAL_GetTick>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d908      	bls.n	8000d78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d66:	2303      	movs	r3, #3
 8000d68:	e146      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
 8000d6a:	bf00      	nop
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	42420000 	.word	0x42420000
 8000d74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d78:	4b92      	ldr	r3, [pc, #584]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d7c:	f003 0302 	and.w	r3, r3, #2
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d1e9      	bne.n	8000d58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f003 0304 	and.w	r3, r3, #4
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	f000 80a6 	beq.w	8000ede <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d92:	2300      	movs	r3, #0
 8000d94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d96:	4b8b      	ldr	r3, [pc, #556]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000d98:	69db      	ldr	r3, [r3, #28]
 8000d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d10d      	bne.n	8000dbe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000da2:	4b88      	ldr	r3, [pc, #544]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000da4:	69db      	ldr	r3, [r3, #28]
 8000da6:	4a87      	ldr	r2, [pc, #540]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dac:	61d3      	str	r3, [r2, #28]
 8000dae:	4b85      	ldr	r3, [pc, #532]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000db0:	69db      	ldr	r3, [r3, #28]
 8000db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db6:	60bb      	str	r3, [r7, #8]
 8000db8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dbe:	4b82      	ldr	r3, [pc, #520]	; (8000fc8 <HAL_RCC_OscConfig+0x4c8>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d118      	bne.n	8000dfc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000dca:	4b7f      	ldr	r3, [pc, #508]	; (8000fc8 <HAL_RCC_OscConfig+0x4c8>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a7e      	ldr	r2, [pc, #504]	; (8000fc8 <HAL_RCC_OscConfig+0x4c8>)
 8000dd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dd6:	f7ff fbcf 	bl	8000578 <HAL_GetTick>
 8000dda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ddc:	e008      	b.n	8000df0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000dde:	f7ff fbcb 	bl	8000578 <HAL_GetTick>
 8000de2:	4602      	mov	r2, r0
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	1ad3      	subs	r3, r2, r3
 8000de8:	2b64      	cmp	r3, #100	; 0x64
 8000dea:	d901      	bls.n	8000df0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000dec:	2303      	movs	r3, #3
 8000dee:	e103      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000df0:	4b75      	ldr	r3, [pc, #468]	; (8000fc8 <HAL_RCC_OscConfig+0x4c8>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d0f0      	beq.n	8000dde <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d106      	bne.n	8000e12 <HAL_RCC_OscConfig+0x312>
 8000e04:	4b6f      	ldr	r3, [pc, #444]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e06:	6a1b      	ldr	r3, [r3, #32]
 8000e08:	4a6e      	ldr	r2, [pc, #440]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e0a:	f043 0301 	orr.w	r3, r3, #1
 8000e0e:	6213      	str	r3, [r2, #32]
 8000e10:	e02d      	b.n	8000e6e <HAL_RCC_OscConfig+0x36e>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d10c      	bne.n	8000e34 <HAL_RCC_OscConfig+0x334>
 8000e1a:	4b6a      	ldr	r3, [pc, #424]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e1c:	6a1b      	ldr	r3, [r3, #32]
 8000e1e:	4a69      	ldr	r2, [pc, #420]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e20:	f023 0301 	bic.w	r3, r3, #1
 8000e24:	6213      	str	r3, [r2, #32]
 8000e26:	4b67      	ldr	r3, [pc, #412]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e28:	6a1b      	ldr	r3, [r3, #32]
 8000e2a:	4a66      	ldr	r2, [pc, #408]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e2c:	f023 0304 	bic.w	r3, r3, #4
 8000e30:	6213      	str	r3, [r2, #32]
 8000e32:	e01c      	b.n	8000e6e <HAL_RCC_OscConfig+0x36e>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	2b05      	cmp	r3, #5
 8000e3a:	d10c      	bne.n	8000e56 <HAL_RCC_OscConfig+0x356>
 8000e3c:	4b61      	ldr	r3, [pc, #388]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e3e:	6a1b      	ldr	r3, [r3, #32]
 8000e40:	4a60      	ldr	r2, [pc, #384]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e42:	f043 0304 	orr.w	r3, r3, #4
 8000e46:	6213      	str	r3, [r2, #32]
 8000e48:	4b5e      	ldr	r3, [pc, #376]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e4a:	6a1b      	ldr	r3, [r3, #32]
 8000e4c:	4a5d      	ldr	r2, [pc, #372]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e4e:	f043 0301 	orr.w	r3, r3, #1
 8000e52:	6213      	str	r3, [r2, #32]
 8000e54:	e00b      	b.n	8000e6e <HAL_RCC_OscConfig+0x36e>
 8000e56:	4b5b      	ldr	r3, [pc, #364]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e58:	6a1b      	ldr	r3, [r3, #32]
 8000e5a:	4a5a      	ldr	r2, [pc, #360]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e5c:	f023 0301 	bic.w	r3, r3, #1
 8000e60:	6213      	str	r3, [r2, #32]
 8000e62:	4b58      	ldr	r3, [pc, #352]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e64:	6a1b      	ldr	r3, [r3, #32]
 8000e66:	4a57      	ldr	r2, [pc, #348]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e68:	f023 0304 	bic.w	r3, r3, #4
 8000e6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	68db      	ldr	r3, [r3, #12]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d015      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e76:	f7ff fb7f 	bl	8000578 <HAL_GetTick>
 8000e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e7c:	e00a      	b.n	8000e94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e7e:	f7ff fb7b 	bl	8000578 <HAL_GetTick>
 8000e82:	4602      	mov	r2, r0
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d901      	bls.n	8000e94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e90:	2303      	movs	r3, #3
 8000e92:	e0b1      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e94:	4b4b      	ldr	r3, [pc, #300]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000e96:	6a1b      	ldr	r3, [r3, #32]
 8000e98:	f003 0302 	and.w	r3, r3, #2
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d0ee      	beq.n	8000e7e <HAL_RCC_OscConfig+0x37e>
 8000ea0:	e014      	b.n	8000ecc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ea2:	f7ff fb69 	bl	8000578 <HAL_GetTick>
 8000ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ea8:	e00a      	b.n	8000ec0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000eaa:	f7ff fb65 	bl	8000578 <HAL_GetTick>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	1ad3      	subs	r3, r2, r3
 8000eb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d901      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	e09b      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ec0:	4b40      	ldr	r3, [pc, #256]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000ec2:	6a1b      	ldr	r3, [r3, #32]
 8000ec4:	f003 0302 	and.w	r3, r3, #2
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d1ee      	bne.n	8000eaa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000ecc:	7dfb      	ldrb	r3, [r7, #23]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d105      	bne.n	8000ede <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ed2:	4b3c      	ldr	r3, [pc, #240]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	4a3b      	ldr	r2, [pc, #236]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000ed8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000edc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	69db      	ldr	r3, [r3, #28]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	f000 8087 	beq.w	8000ff6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ee8:	4b36      	ldr	r3, [pc, #216]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f003 030c 	and.w	r3, r3, #12
 8000ef0:	2b08      	cmp	r3, #8
 8000ef2:	d061      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	69db      	ldr	r3, [r3, #28]
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d146      	bne.n	8000f8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000efc:	4b33      	ldr	r3, [pc, #204]	; (8000fcc <HAL_RCC_OscConfig+0x4cc>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f02:	f7ff fb39 	bl	8000578 <HAL_GetTick>
 8000f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f08:	e008      	b.n	8000f1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f0a:	f7ff fb35 	bl	8000578 <HAL_GetTick>
 8000f0e:	4602      	mov	r2, r0
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d901      	bls.n	8000f1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	e06d      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f1c:	4b29      	ldr	r3, [pc, #164]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d1f0      	bne.n	8000f0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6a1b      	ldr	r3, [r3, #32]
 8000f2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f30:	d108      	bne.n	8000f44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f32:	4b24      	ldr	r3, [pc, #144]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	4921      	ldr	r1, [pc, #132]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000f40:	4313      	orrs	r3, r2
 8000f42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f44:	4b1f      	ldr	r3, [pc, #124]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	6a19      	ldr	r1, [r3, #32]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f54:	430b      	orrs	r3, r1
 8000f56:	491b      	ldr	r1, [pc, #108]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f5c:	4b1b      	ldr	r3, [pc, #108]	; (8000fcc <HAL_RCC_OscConfig+0x4cc>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f62:	f7ff fb09 	bl	8000578 <HAL_GetTick>
 8000f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f68:	e008      	b.n	8000f7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f6a:	f7ff fb05 	bl	8000578 <HAL_GetTick>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d901      	bls.n	8000f7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	e03d      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f7c:	4b11      	ldr	r3, [pc, #68]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d0f0      	beq.n	8000f6a <HAL_RCC_OscConfig+0x46a>
 8000f88:	e035      	b.n	8000ff6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f8a:	4b10      	ldr	r3, [pc, #64]	; (8000fcc <HAL_RCC_OscConfig+0x4cc>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f90:	f7ff faf2 	bl	8000578 <HAL_GetTick>
 8000f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f96:	e008      	b.n	8000faa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f98:	f7ff faee 	bl	8000578 <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d901      	bls.n	8000faa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e026      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000faa:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <HAL_RCC_OscConfig+0x4c4>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f0      	bne.n	8000f98 <HAL_RCC_OscConfig+0x498>
 8000fb6:	e01e      	b.n	8000ff6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	69db      	ldr	r3, [r3, #28]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d107      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e019      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	40007000 	.word	0x40007000
 8000fcc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000fd0:	4b0b      	ldr	r3, [pc, #44]	; (8001000 <HAL_RCC_OscConfig+0x500>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6a1b      	ldr	r3, [r3, #32]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d106      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d001      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e000      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000ff6:	2300      	movs	r3, #0
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40021000 	.word	0x40021000

08001004 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d101      	bne.n	8001018 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001014:	2301      	movs	r3, #1
 8001016:	e0d0      	b.n	80011ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001018:	4b6a      	ldr	r3, [pc, #424]	; (80011c4 <HAL_RCC_ClockConfig+0x1c0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 0307 	and.w	r3, r3, #7
 8001020:	683a      	ldr	r2, [r7, #0]
 8001022:	429a      	cmp	r2, r3
 8001024:	d910      	bls.n	8001048 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001026:	4b67      	ldr	r3, [pc, #412]	; (80011c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f023 0207 	bic.w	r2, r3, #7
 800102e:	4965      	ldr	r1, [pc, #404]	; (80011c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	4313      	orrs	r3, r2
 8001034:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001036:	4b63      	ldr	r3, [pc, #396]	; (80011c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0307 	and.w	r3, r3, #7
 800103e:	683a      	ldr	r2, [r7, #0]
 8001040:	429a      	cmp	r2, r3
 8001042:	d001      	beq.n	8001048 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001044:	2301      	movs	r3, #1
 8001046:	e0b8      	b.n	80011ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 0302 	and.w	r3, r3, #2
 8001050:	2b00      	cmp	r3, #0
 8001052:	d020      	beq.n	8001096 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f003 0304 	and.w	r3, r3, #4
 800105c:	2b00      	cmp	r3, #0
 800105e:	d005      	beq.n	800106c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001060:	4b59      	ldr	r3, [pc, #356]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	4a58      	ldr	r2, [pc, #352]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001066:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800106a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 0308 	and.w	r3, r3, #8
 8001074:	2b00      	cmp	r3, #0
 8001076:	d005      	beq.n	8001084 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001078:	4b53      	ldr	r3, [pc, #332]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	4a52      	ldr	r2, [pc, #328]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 800107e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001082:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001084:	4b50      	ldr	r3, [pc, #320]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	494d      	ldr	r1, [pc, #308]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001092:	4313      	orrs	r3, r2
 8001094:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d040      	beq.n	8001124 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d107      	bne.n	80010ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010aa:	4b47      	ldr	r3, [pc, #284]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d115      	bne.n	80010e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e07f      	b.n	80011ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d107      	bne.n	80010d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010c2:	4b41      	ldr	r3, [pc, #260]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d109      	bne.n	80010e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e073      	b.n	80011ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010d2:	4b3d      	ldr	r3, [pc, #244]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0302 	and.w	r3, r3, #2
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d101      	bne.n	80010e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e06b      	b.n	80011ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010e2:	4b39      	ldr	r3, [pc, #228]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f023 0203 	bic.w	r2, r3, #3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	4936      	ldr	r1, [pc, #216]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 80010f0:	4313      	orrs	r3, r2
 80010f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010f4:	f7ff fa40 	bl	8000578 <HAL_GetTick>
 80010f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010fa:	e00a      	b.n	8001112 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010fc:	f7ff fa3c 	bl	8000578 <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	f241 3288 	movw	r2, #5000	; 0x1388
 800110a:	4293      	cmp	r3, r2
 800110c:	d901      	bls.n	8001112 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e053      	b.n	80011ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001112:	4b2d      	ldr	r3, [pc, #180]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f003 020c 	and.w	r2, r3, #12
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	429a      	cmp	r2, r3
 8001122:	d1eb      	bne.n	80010fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001124:	4b27      	ldr	r3, [pc, #156]	; (80011c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0307 	and.w	r3, r3, #7
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	429a      	cmp	r2, r3
 8001130:	d210      	bcs.n	8001154 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001132:	4b24      	ldr	r3, [pc, #144]	; (80011c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f023 0207 	bic.w	r2, r3, #7
 800113a:	4922      	ldr	r1, [pc, #136]	; (80011c4 <HAL_RCC_ClockConfig+0x1c0>)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	4313      	orrs	r3, r2
 8001140:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001142:	4b20      	ldr	r3, [pc, #128]	; (80011c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	429a      	cmp	r2, r3
 800114e:	d001      	beq.n	8001154 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001150:	2301      	movs	r3, #1
 8001152:	e032      	b.n	80011ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0304 	and.w	r3, r3, #4
 800115c:	2b00      	cmp	r3, #0
 800115e:	d008      	beq.n	8001172 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001160:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	4916      	ldr	r1, [pc, #88]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 800116e:	4313      	orrs	r3, r2
 8001170:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f003 0308 	and.w	r3, r3, #8
 800117a:	2b00      	cmp	r3, #0
 800117c:	d009      	beq.n	8001192 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800117e:	4b12      	ldr	r3, [pc, #72]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	691b      	ldr	r3, [r3, #16]
 800118a:	00db      	lsls	r3, r3, #3
 800118c:	490e      	ldr	r1, [pc, #56]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 800118e:	4313      	orrs	r3, r2
 8001190:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001192:	f000 f821 	bl	80011d8 <HAL_RCC_GetSysClockFreq>
 8001196:	4602      	mov	r2, r0
 8001198:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <HAL_RCC_ClockConfig+0x1c4>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	091b      	lsrs	r3, r3, #4
 800119e:	f003 030f 	and.w	r3, r3, #15
 80011a2:	490a      	ldr	r1, [pc, #40]	; (80011cc <HAL_RCC_ClockConfig+0x1c8>)
 80011a4:	5ccb      	ldrb	r3, [r1, r3]
 80011a6:	fa22 f303 	lsr.w	r3, r2, r3
 80011aa:	4a09      	ldr	r2, [pc, #36]	; (80011d0 <HAL_RCC_ClockConfig+0x1cc>)
 80011ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80011ae:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <HAL_RCC_ClockConfig+0x1d0>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff f99e 	bl	80004f4 <HAL_InitTick>

  return HAL_OK;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40022000 	.word	0x40022000
 80011c8:	40021000 	.word	0x40021000
 80011cc:	08002074 	.word	0x08002074
 80011d0:	20000000 	.word	0x20000000
 80011d4:	20000004 	.word	0x20000004

080011d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	b087      	sub	sp, #28
 80011dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	2300      	movs	r3, #0
 80011e4:	60bb      	str	r3, [r7, #8]
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80011f2:	4b1e      	ldr	r3, [pc, #120]	; (800126c <HAL_RCC_GetSysClockFreq+0x94>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f003 030c 	and.w	r3, r3, #12
 80011fe:	2b04      	cmp	r3, #4
 8001200:	d002      	beq.n	8001208 <HAL_RCC_GetSysClockFreq+0x30>
 8001202:	2b08      	cmp	r3, #8
 8001204:	d003      	beq.n	800120e <HAL_RCC_GetSysClockFreq+0x36>
 8001206:	e027      	b.n	8001258 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001208:	4b19      	ldr	r3, [pc, #100]	; (8001270 <HAL_RCC_GetSysClockFreq+0x98>)
 800120a:	613b      	str	r3, [r7, #16]
      break;
 800120c:	e027      	b.n	800125e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	0c9b      	lsrs	r3, r3, #18
 8001212:	f003 030f 	and.w	r3, r3, #15
 8001216:	4a17      	ldr	r2, [pc, #92]	; (8001274 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001218:	5cd3      	ldrb	r3, [r2, r3]
 800121a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d010      	beq.n	8001248 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <HAL_RCC_GetSysClockFreq+0x94>)
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	0c5b      	lsrs	r3, r3, #17
 800122c:	f003 0301 	and.w	r3, r3, #1
 8001230:	4a11      	ldr	r2, [pc, #68]	; (8001278 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001232:	5cd3      	ldrb	r3, [r2, r3]
 8001234:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a0d      	ldr	r2, [pc, #52]	; (8001270 <HAL_RCC_GetSysClockFreq+0x98>)
 800123a:	fb03 f202 	mul.w	r2, r3, r2
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	fbb2 f3f3 	udiv	r3, r2, r3
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	e004      	b.n	8001252 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4a0c      	ldr	r2, [pc, #48]	; (800127c <HAL_RCC_GetSysClockFreq+0xa4>)
 800124c:	fb02 f303 	mul.w	r3, r2, r3
 8001250:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	613b      	str	r3, [r7, #16]
      break;
 8001256:	e002      	b.n	800125e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001258:	4b05      	ldr	r3, [pc, #20]	; (8001270 <HAL_RCC_GetSysClockFreq+0x98>)
 800125a:	613b      	str	r3, [r7, #16]
      break;
 800125c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800125e:	693b      	ldr	r3, [r7, #16]
}
 8001260:	4618      	mov	r0, r3
 8001262:	371c      	adds	r7, #28
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40021000 	.word	0x40021000
 8001270:	007a1200 	.word	0x007a1200
 8001274:	0800208c 	.word	0x0800208c
 8001278:	0800209c 	.word	0x0800209c
 800127c:	003d0900 	.word	0x003d0900

08001280 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001284:	4b02      	ldr	r3, [pc, #8]	; (8001290 <HAL_RCC_GetHCLKFreq+0x10>)
 8001286:	681b      	ldr	r3, [r3, #0]
}
 8001288:	4618      	mov	r0, r3
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr
 8001290:	20000000 	.word	0x20000000

08001294 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001298:	f7ff fff2 	bl	8001280 <HAL_RCC_GetHCLKFreq>
 800129c:	4602      	mov	r2, r0
 800129e:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	0a1b      	lsrs	r3, r3, #8
 80012a4:	f003 0307 	and.w	r3, r3, #7
 80012a8:	4903      	ldr	r1, [pc, #12]	; (80012b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012aa:	5ccb      	ldrb	r3, [r1, r3]
 80012ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40021000 	.word	0x40021000
 80012b8:	08002084 	.word	0x08002084

080012bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80012c0:	f7ff ffde 	bl	8001280 <HAL_RCC_GetHCLKFreq>
 80012c4:	4602      	mov	r2, r0
 80012c6:	4b05      	ldr	r3, [pc, #20]	; (80012dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	0adb      	lsrs	r3, r3, #11
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	4903      	ldr	r1, [pc, #12]	; (80012e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80012d2:	5ccb      	ldrb	r3, [r1, r3]
 80012d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012d8:	4618      	mov	r0, r3
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	40021000 	.word	0x40021000
 80012e0:	08002084 	.word	0x08002084

080012e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80012ec:	4b0a      	ldr	r3, [pc, #40]	; (8001318 <RCC_Delay+0x34>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0a      	ldr	r2, [pc, #40]	; (800131c <RCC_Delay+0x38>)
 80012f2:	fba2 2303 	umull	r2, r3, r2, r3
 80012f6:	0a5b      	lsrs	r3, r3, #9
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	fb02 f303 	mul.w	r3, r2, r3
 80012fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001300:	bf00      	nop
  }
  while (Delay --);
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	1e5a      	subs	r2, r3, #1
 8001306:	60fa      	str	r2, [r7, #12]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1f9      	bne.n	8001300 <RCC_Delay+0x1c>
}
 800130c:	bf00      	nop
 800130e:	bf00      	nop
 8001310:	3714      	adds	r7, #20
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	20000000 	.word	0x20000000
 800131c:	10624dd3 	.word	0x10624dd3

08001320 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d101      	bne.n	8001332 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e042      	b.n	80013b8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2b00      	cmp	r3, #0
 800133c:	d106      	bne.n	800134c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f7ff f81a 	bl	8000380 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2224      	movs	r2, #36	; 0x24
 8001350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001362:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f000 f91d 	bl	80015a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	691a      	ldr	r2, [r3, #16]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001378:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	695a      	ldr	r2, [r3, #20]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001388:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	68da      	ldr	r2, [r3, #12]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001398:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2200      	movs	r2, #0
 800139e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2220      	movs	r2, #32
 80013a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2220      	movs	r2, #32
 80013ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2200      	movs	r2, #0
 80013b4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80013b6:	2300      	movs	r3, #0
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	; 0x28
 80013c4:	af02      	add	r7, sp, #8
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	603b      	str	r3, [r7, #0]
 80013cc:	4613      	mov	r3, r2
 80013ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80013d0:	2300      	movs	r3, #0
 80013d2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	2b20      	cmp	r3, #32
 80013de:	d16d      	bne.n	80014bc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d002      	beq.n	80013ec <HAL_UART_Transmit+0x2c>
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e066      	b.n	80014be <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	2200      	movs	r2, #0
 80013f4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	2221      	movs	r2, #33	; 0x21
 80013fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80013fe:	f7ff f8bb 	bl	8000578 <HAL_GetTick>
 8001402:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	88fa      	ldrh	r2, [r7, #6]
 8001408:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	88fa      	ldrh	r2, [r7, #6]
 800140e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001418:	d108      	bne.n	800142c <HAL_UART_Transmit+0x6c>
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	691b      	ldr	r3, [r3, #16]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d104      	bne.n	800142c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001422:	2300      	movs	r3, #0
 8001424:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	61bb      	str	r3, [r7, #24]
 800142a:	e003      	b.n	8001434 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001430:	2300      	movs	r3, #0
 8001432:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001434:	e02a      	b.n	800148c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	9300      	str	r3, [sp, #0]
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	2200      	movs	r2, #0
 800143e:	2180      	movs	r1, #128	; 0x80
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f000 f840 	bl	80014c6 <UART_WaitOnFlagUntilTimeout>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e036      	b.n	80014be <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d10b      	bne.n	800146e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	881b      	ldrh	r3, [r3, #0]
 800145a:	461a      	mov	r2, r3
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001464:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	3302      	adds	r3, #2
 800146a:	61bb      	str	r3, [r7, #24]
 800146c:	e007      	b.n	800147e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	781a      	ldrb	r2, [r3, #0]
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	3301      	adds	r3, #1
 800147c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001482:	b29b      	uxth	r3, r3
 8001484:	3b01      	subs	r3, #1
 8001486:	b29a      	uxth	r2, r3
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001490:	b29b      	uxth	r3, r3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1cf      	bne.n	8001436 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	2200      	movs	r2, #0
 800149e:	2140      	movs	r1, #64	; 0x40
 80014a0:	68f8      	ldr	r0, [r7, #12]
 80014a2:	f000 f810 	bl	80014c6 <UART_WaitOnFlagUntilTimeout>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80014ac:	2303      	movs	r3, #3
 80014ae:	e006      	b.n	80014be <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	2220      	movs	r2, #32
 80014b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80014b8:	2300      	movs	r3, #0
 80014ba:	e000      	b.n	80014be <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80014bc:	2302      	movs	r3, #2
  }
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3720      	adds	r7, #32
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b090      	sub	sp, #64	; 0x40
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	60f8      	str	r0, [r7, #12]
 80014ce:	60b9      	str	r1, [r7, #8]
 80014d0:	603b      	str	r3, [r7, #0]
 80014d2:	4613      	mov	r3, r2
 80014d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80014d6:	e050      	b.n	800157a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80014d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014de:	d04c      	beq.n	800157a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80014e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d007      	beq.n	80014f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80014e6:	f7ff f847 	bl	8000578 <HAL_GetTick>
 80014ea:	4602      	mov	r2, r0
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d241      	bcs.n	800157a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	330c      	adds	r3, #12
 80014fc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001500:	e853 3f00 	ldrex	r3, [r3]
 8001504:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001508:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800150c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	330c      	adds	r3, #12
 8001514:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001516:	637a      	str	r2, [r7, #52]	; 0x34
 8001518:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800151a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800151c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800151e:	e841 2300 	strex	r3, r2, [r1]
 8001522:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1e5      	bne.n	80014f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	3314      	adds	r3, #20
 8001530:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	e853 3f00 	ldrex	r3, [r3]
 8001538:	613b      	str	r3, [r7, #16]
   return(result);
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	f023 0301 	bic.w	r3, r3, #1
 8001540:	63bb      	str	r3, [r7, #56]	; 0x38
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	3314      	adds	r3, #20
 8001548:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800154a:	623a      	str	r2, [r7, #32]
 800154c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800154e:	69f9      	ldr	r1, [r7, #28]
 8001550:	6a3a      	ldr	r2, [r7, #32]
 8001552:	e841 2300 	strex	r3, r2, [r1]
 8001556:	61bb      	str	r3, [r7, #24]
   return(result);
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1e5      	bne.n	800152a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2220      	movs	r2, #32
 8001562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2220      	movs	r2, #32
 800156a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e00f      	b.n	800159a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	4013      	ands	r3, r2
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	429a      	cmp	r2, r3
 8001588:	bf0c      	ite	eq
 800158a:	2301      	moveq	r3, #1
 800158c:	2300      	movne	r3, #0
 800158e:	b2db      	uxtb	r3, r3
 8001590:	461a      	mov	r2, r3
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	429a      	cmp	r2, r3
 8001596:	d09f      	beq.n	80014d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3740      	adds	r7, #64	; 0x40
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	691b      	ldr	r3, [r3, #16]
 80015b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	68da      	ldr	r2, [r3, #12]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	430a      	orrs	r2, r1
 80015c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	431a      	orrs	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	695b      	ldr	r3, [r3, #20]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80015de:	f023 030c 	bic.w	r3, r3, #12
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	6812      	ldr	r2, [r2, #0]
 80015e6:	68b9      	ldr	r1, [r7, #8]
 80015e8:	430b      	orrs	r3, r1
 80015ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	695b      	ldr	r3, [r3, #20]
 80015f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	699a      	ldr	r2, [r3, #24]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	430a      	orrs	r2, r1
 8001600:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a2c      	ldr	r2, [pc, #176]	; (80016b8 <UART_SetConfig+0x114>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d103      	bne.n	8001614 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800160c:	f7ff fe56 	bl	80012bc <HAL_RCC_GetPCLK2Freq>
 8001610:	60f8      	str	r0, [r7, #12]
 8001612:	e002      	b.n	800161a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001614:	f7ff fe3e 	bl	8001294 <HAL_RCC_GetPCLK1Freq>
 8001618:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800161a:	68fa      	ldr	r2, [r7, #12]
 800161c:	4613      	mov	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	4413      	add	r3, r2
 8001622:	009a      	lsls	r2, r3, #2
 8001624:	441a      	add	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001630:	4a22      	ldr	r2, [pc, #136]	; (80016bc <UART_SetConfig+0x118>)
 8001632:	fba2 2303 	umull	r2, r3, r2, r3
 8001636:	095b      	lsrs	r3, r3, #5
 8001638:	0119      	lsls	r1, r3, #4
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	4613      	mov	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	4413      	add	r3, r2
 8001642:	009a      	lsls	r2, r3, #2
 8001644:	441a      	add	r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001650:	4b1a      	ldr	r3, [pc, #104]	; (80016bc <UART_SetConfig+0x118>)
 8001652:	fba3 0302 	umull	r0, r3, r3, r2
 8001656:	095b      	lsrs	r3, r3, #5
 8001658:	2064      	movs	r0, #100	; 0x64
 800165a:	fb00 f303 	mul.w	r3, r0, r3
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	011b      	lsls	r3, r3, #4
 8001662:	3332      	adds	r3, #50	; 0x32
 8001664:	4a15      	ldr	r2, [pc, #84]	; (80016bc <UART_SetConfig+0x118>)
 8001666:	fba2 2303 	umull	r2, r3, r2, r3
 800166a:	095b      	lsrs	r3, r3, #5
 800166c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001670:	4419      	add	r1, r3
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	009a      	lsls	r2, r3, #2
 800167c:	441a      	add	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	fbb2 f2f3 	udiv	r2, r2, r3
 8001688:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <UART_SetConfig+0x118>)
 800168a:	fba3 0302 	umull	r0, r3, r3, r2
 800168e:	095b      	lsrs	r3, r3, #5
 8001690:	2064      	movs	r0, #100	; 0x64
 8001692:	fb00 f303 	mul.w	r3, r0, r3
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	011b      	lsls	r3, r3, #4
 800169a:	3332      	adds	r3, #50	; 0x32
 800169c:	4a07      	ldr	r2, [pc, #28]	; (80016bc <UART_SetConfig+0x118>)
 800169e:	fba2 2303 	umull	r2, r3, r2, r3
 80016a2:	095b      	lsrs	r3, r3, #5
 80016a4:	f003 020f 	and.w	r2, r3, #15
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	440a      	add	r2, r1
 80016ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80016b0:	bf00      	nop
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40013800 	.word	0x40013800
 80016bc:	51eb851f 	.word	0x51eb851f

080016c0 <__errno>:
 80016c0:	4b01      	ldr	r3, [pc, #4]	; (80016c8 <__errno+0x8>)
 80016c2:	6818      	ldr	r0, [r3, #0]
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	2000000c 	.word	0x2000000c

080016cc <__libc_init_array>:
 80016cc:	b570      	push	{r4, r5, r6, lr}
 80016ce:	2600      	movs	r6, #0
 80016d0:	4d0c      	ldr	r5, [pc, #48]	; (8001704 <__libc_init_array+0x38>)
 80016d2:	4c0d      	ldr	r4, [pc, #52]	; (8001708 <__libc_init_array+0x3c>)
 80016d4:	1b64      	subs	r4, r4, r5
 80016d6:	10a4      	asrs	r4, r4, #2
 80016d8:	42a6      	cmp	r6, r4
 80016da:	d109      	bne.n	80016f0 <__libc_init_array+0x24>
 80016dc:	f000 fc9c 	bl	8002018 <_init>
 80016e0:	2600      	movs	r6, #0
 80016e2:	4d0a      	ldr	r5, [pc, #40]	; (800170c <__libc_init_array+0x40>)
 80016e4:	4c0a      	ldr	r4, [pc, #40]	; (8001710 <__libc_init_array+0x44>)
 80016e6:	1b64      	subs	r4, r4, r5
 80016e8:	10a4      	asrs	r4, r4, #2
 80016ea:	42a6      	cmp	r6, r4
 80016ec:	d105      	bne.n	80016fa <__libc_init_array+0x2e>
 80016ee:	bd70      	pop	{r4, r5, r6, pc}
 80016f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80016f4:	4798      	blx	r3
 80016f6:	3601      	adds	r6, #1
 80016f8:	e7ee      	b.n	80016d8 <__libc_init_array+0xc>
 80016fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80016fe:	4798      	blx	r3
 8001700:	3601      	adds	r6, #1
 8001702:	e7f2      	b.n	80016ea <__libc_init_array+0x1e>
 8001704:	080020d4 	.word	0x080020d4
 8001708:	080020d4 	.word	0x080020d4
 800170c:	080020d4 	.word	0x080020d4
 8001710:	080020d8 	.word	0x080020d8

08001714 <memset>:
 8001714:	4603      	mov	r3, r0
 8001716:	4402      	add	r2, r0
 8001718:	4293      	cmp	r3, r2
 800171a:	d100      	bne.n	800171e <memset+0xa>
 800171c:	4770      	bx	lr
 800171e:	f803 1b01 	strb.w	r1, [r3], #1
 8001722:	e7f9      	b.n	8001718 <memset+0x4>

08001724 <siprintf>:
 8001724:	b40e      	push	{r1, r2, r3}
 8001726:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800172a:	b500      	push	{lr}
 800172c:	b09c      	sub	sp, #112	; 0x70
 800172e:	ab1d      	add	r3, sp, #116	; 0x74
 8001730:	9002      	str	r0, [sp, #8]
 8001732:	9006      	str	r0, [sp, #24]
 8001734:	9107      	str	r1, [sp, #28]
 8001736:	9104      	str	r1, [sp, #16]
 8001738:	4808      	ldr	r0, [pc, #32]	; (800175c <siprintf+0x38>)
 800173a:	4909      	ldr	r1, [pc, #36]	; (8001760 <siprintf+0x3c>)
 800173c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001740:	9105      	str	r1, [sp, #20]
 8001742:	6800      	ldr	r0, [r0, #0]
 8001744:	a902      	add	r1, sp, #8
 8001746:	9301      	str	r3, [sp, #4]
 8001748:	f000 f868 	bl	800181c <_svfiprintf_r>
 800174c:	2200      	movs	r2, #0
 800174e:	9b02      	ldr	r3, [sp, #8]
 8001750:	701a      	strb	r2, [r3, #0]
 8001752:	b01c      	add	sp, #112	; 0x70
 8001754:	f85d eb04 	ldr.w	lr, [sp], #4
 8001758:	b003      	add	sp, #12
 800175a:	4770      	bx	lr
 800175c:	2000000c 	.word	0x2000000c
 8001760:	ffff0208 	.word	0xffff0208

08001764 <__ssputs_r>:
 8001764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001768:	688e      	ldr	r6, [r1, #8]
 800176a:	4682      	mov	sl, r0
 800176c:	429e      	cmp	r6, r3
 800176e:	460c      	mov	r4, r1
 8001770:	4690      	mov	r8, r2
 8001772:	461f      	mov	r7, r3
 8001774:	d838      	bhi.n	80017e8 <__ssputs_r+0x84>
 8001776:	898a      	ldrh	r2, [r1, #12]
 8001778:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800177c:	d032      	beq.n	80017e4 <__ssputs_r+0x80>
 800177e:	6825      	ldr	r5, [r4, #0]
 8001780:	6909      	ldr	r1, [r1, #16]
 8001782:	3301      	adds	r3, #1
 8001784:	eba5 0901 	sub.w	r9, r5, r1
 8001788:	6965      	ldr	r5, [r4, #20]
 800178a:	444b      	add	r3, r9
 800178c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001790:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001794:	106d      	asrs	r5, r5, #1
 8001796:	429d      	cmp	r5, r3
 8001798:	bf38      	it	cc
 800179a:	461d      	movcc	r5, r3
 800179c:	0553      	lsls	r3, r2, #21
 800179e:	d531      	bpl.n	8001804 <__ssputs_r+0xa0>
 80017a0:	4629      	mov	r1, r5
 80017a2:	f000 fb6f 	bl	8001e84 <_malloc_r>
 80017a6:	4606      	mov	r6, r0
 80017a8:	b950      	cbnz	r0, 80017c0 <__ssputs_r+0x5c>
 80017aa:	230c      	movs	r3, #12
 80017ac:	f04f 30ff 	mov.w	r0, #4294967295
 80017b0:	f8ca 3000 	str.w	r3, [sl]
 80017b4:	89a3      	ldrh	r3, [r4, #12]
 80017b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017ba:	81a3      	strh	r3, [r4, #12]
 80017bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80017c0:	464a      	mov	r2, r9
 80017c2:	6921      	ldr	r1, [r4, #16]
 80017c4:	f000 face 	bl	8001d64 <memcpy>
 80017c8:	89a3      	ldrh	r3, [r4, #12]
 80017ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80017ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017d2:	81a3      	strh	r3, [r4, #12]
 80017d4:	6126      	str	r6, [r4, #16]
 80017d6:	444e      	add	r6, r9
 80017d8:	6026      	str	r6, [r4, #0]
 80017da:	463e      	mov	r6, r7
 80017dc:	6165      	str	r5, [r4, #20]
 80017de:	eba5 0509 	sub.w	r5, r5, r9
 80017e2:	60a5      	str	r5, [r4, #8]
 80017e4:	42be      	cmp	r6, r7
 80017e6:	d900      	bls.n	80017ea <__ssputs_r+0x86>
 80017e8:	463e      	mov	r6, r7
 80017ea:	4632      	mov	r2, r6
 80017ec:	4641      	mov	r1, r8
 80017ee:	6820      	ldr	r0, [r4, #0]
 80017f0:	f000 fac6 	bl	8001d80 <memmove>
 80017f4:	68a3      	ldr	r3, [r4, #8]
 80017f6:	2000      	movs	r0, #0
 80017f8:	1b9b      	subs	r3, r3, r6
 80017fa:	60a3      	str	r3, [r4, #8]
 80017fc:	6823      	ldr	r3, [r4, #0]
 80017fe:	4433      	add	r3, r6
 8001800:	6023      	str	r3, [r4, #0]
 8001802:	e7db      	b.n	80017bc <__ssputs_r+0x58>
 8001804:	462a      	mov	r2, r5
 8001806:	f000 fbb1 	bl	8001f6c <_realloc_r>
 800180a:	4606      	mov	r6, r0
 800180c:	2800      	cmp	r0, #0
 800180e:	d1e1      	bne.n	80017d4 <__ssputs_r+0x70>
 8001810:	4650      	mov	r0, sl
 8001812:	6921      	ldr	r1, [r4, #16]
 8001814:	f000 face 	bl	8001db4 <_free_r>
 8001818:	e7c7      	b.n	80017aa <__ssputs_r+0x46>
	...

0800181c <_svfiprintf_r>:
 800181c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001820:	4698      	mov	r8, r3
 8001822:	898b      	ldrh	r3, [r1, #12]
 8001824:	4607      	mov	r7, r0
 8001826:	061b      	lsls	r3, r3, #24
 8001828:	460d      	mov	r5, r1
 800182a:	4614      	mov	r4, r2
 800182c:	b09d      	sub	sp, #116	; 0x74
 800182e:	d50e      	bpl.n	800184e <_svfiprintf_r+0x32>
 8001830:	690b      	ldr	r3, [r1, #16]
 8001832:	b963      	cbnz	r3, 800184e <_svfiprintf_r+0x32>
 8001834:	2140      	movs	r1, #64	; 0x40
 8001836:	f000 fb25 	bl	8001e84 <_malloc_r>
 800183a:	6028      	str	r0, [r5, #0]
 800183c:	6128      	str	r0, [r5, #16]
 800183e:	b920      	cbnz	r0, 800184a <_svfiprintf_r+0x2e>
 8001840:	230c      	movs	r3, #12
 8001842:	603b      	str	r3, [r7, #0]
 8001844:	f04f 30ff 	mov.w	r0, #4294967295
 8001848:	e0d1      	b.n	80019ee <_svfiprintf_r+0x1d2>
 800184a:	2340      	movs	r3, #64	; 0x40
 800184c:	616b      	str	r3, [r5, #20]
 800184e:	2300      	movs	r3, #0
 8001850:	9309      	str	r3, [sp, #36]	; 0x24
 8001852:	2320      	movs	r3, #32
 8001854:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001858:	2330      	movs	r3, #48	; 0x30
 800185a:	f04f 0901 	mov.w	r9, #1
 800185e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001862:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8001a08 <_svfiprintf_r+0x1ec>
 8001866:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800186a:	4623      	mov	r3, r4
 800186c:	469a      	mov	sl, r3
 800186e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001872:	b10a      	cbz	r2, 8001878 <_svfiprintf_r+0x5c>
 8001874:	2a25      	cmp	r2, #37	; 0x25
 8001876:	d1f9      	bne.n	800186c <_svfiprintf_r+0x50>
 8001878:	ebba 0b04 	subs.w	fp, sl, r4
 800187c:	d00b      	beq.n	8001896 <_svfiprintf_r+0x7a>
 800187e:	465b      	mov	r3, fp
 8001880:	4622      	mov	r2, r4
 8001882:	4629      	mov	r1, r5
 8001884:	4638      	mov	r0, r7
 8001886:	f7ff ff6d 	bl	8001764 <__ssputs_r>
 800188a:	3001      	adds	r0, #1
 800188c:	f000 80aa 	beq.w	80019e4 <_svfiprintf_r+0x1c8>
 8001890:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001892:	445a      	add	r2, fp
 8001894:	9209      	str	r2, [sp, #36]	; 0x24
 8001896:	f89a 3000 	ldrb.w	r3, [sl]
 800189a:	2b00      	cmp	r3, #0
 800189c:	f000 80a2 	beq.w	80019e4 <_svfiprintf_r+0x1c8>
 80018a0:	2300      	movs	r3, #0
 80018a2:	f04f 32ff 	mov.w	r2, #4294967295
 80018a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80018aa:	f10a 0a01 	add.w	sl, sl, #1
 80018ae:	9304      	str	r3, [sp, #16]
 80018b0:	9307      	str	r3, [sp, #28]
 80018b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80018b6:	931a      	str	r3, [sp, #104]	; 0x68
 80018b8:	4654      	mov	r4, sl
 80018ba:	2205      	movs	r2, #5
 80018bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018c0:	4851      	ldr	r0, [pc, #324]	; (8001a08 <_svfiprintf_r+0x1ec>)
 80018c2:	f000 fa41 	bl	8001d48 <memchr>
 80018c6:	9a04      	ldr	r2, [sp, #16]
 80018c8:	b9d8      	cbnz	r0, 8001902 <_svfiprintf_r+0xe6>
 80018ca:	06d0      	lsls	r0, r2, #27
 80018cc:	bf44      	itt	mi
 80018ce:	2320      	movmi	r3, #32
 80018d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80018d4:	0711      	lsls	r1, r2, #28
 80018d6:	bf44      	itt	mi
 80018d8:	232b      	movmi	r3, #43	; 0x2b
 80018da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80018de:	f89a 3000 	ldrb.w	r3, [sl]
 80018e2:	2b2a      	cmp	r3, #42	; 0x2a
 80018e4:	d015      	beq.n	8001912 <_svfiprintf_r+0xf6>
 80018e6:	4654      	mov	r4, sl
 80018e8:	2000      	movs	r0, #0
 80018ea:	f04f 0c0a 	mov.w	ip, #10
 80018ee:	9a07      	ldr	r2, [sp, #28]
 80018f0:	4621      	mov	r1, r4
 80018f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80018f6:	3b30      	subs	r3, #48	; 0x30
 80018f8:	2b09      	cmp	r3, #9
 80018fa:	d94e      	bls.n	800199a <_svfiprintf_r+0x17e>
 80018fc:	b1b0      	cbz	r0, 800192c <_svfiprintf_r+0x110>
 80018fe:	9207      	str	r2, [sp, #28]
 8001900:	e014      	b.n	800192c <_svfiprintf_r+0x110>
 8001902:	eba0 0308 	sub.w	r3, r0, r8
 8001906:	fa09 f303 	lsl.w	r3, r9, r3
 800190a:	4313      	orrs	r3, r2
 800190c:	46a2      	mov	sl, r4
 800190e:	9304      	str	r3, [sp, #16]
 8001910:	e7d2      	b.n	80018b8 <_svfiprintf_r+0x9c>
 8001912:	9b03      	ldr	r3, [sp, #12]
 8001914:	1d19      	adds	r1, r3, #4
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	9103      	str	r1, [sp, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	bfbb      	ittet	lt
 800191e:	425b      	neglt	r3, r3
 8001920:	f042 0202 	orrlt.w	r2, r2, #2
 8001924:	9307      	strge	r3, [sp, #28]
 8001926:	9307      	strlt	r3, [sp, #28]
 8001928:	bfb8      	it	lt
 800192a:	9204      	strlt	r2, [sp, #16]
 800192c:	7823      	ldrb	r3, [r4, #0]
 800192e:	2b2e      	cmp	r3, #46	; 0x2e
 8001930:	d10c      	bne.n	800194c <_svfiprintf_r+0x130>
 8001932:	7863      	ldrb	r3, [r4, #1]
 8001934:	2b2a      	cmp	r3, #42	; 0x2a
 8001936:	d135      	bne.n	80019a4 <_svfiprintf_r+0x188>
 8001938:	9b03      	ldr	r3, [sp, #12]
 800193a:	3402      	adds	r4, #2
 800193c:	1d1a      	adds	r2, r3, #4
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	9203      	str	r2, [sp, #12]
 8001942:	2b00      	cmp	r3, #0
 8001944:	bfb8      	it	lt
 8001946:	f04f 33ff 	movlt.w	r3, #4294967295
 800194a:	9305      	str	r3, [sp, #20]
 800194c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8001a0c <_svfiprintf_r+0x1f0>
 8001950:	2203      	movs	r2, #3
 8001952:	4650      	mov	r0, sl
 8001954:	7821      	ldrb	r1, [r4, #0]
 8001956:	f000 f9f7 	bl	8001d48 <memchr>
 800195a:	b140      	cbz	r0, 800196e <_svfiprintf_r+0x152>
 800195c:	2340      	movs	r3, #64	; 0x40
 800195e:	eba0 000a 	sub.w	r0, r0, sl
 8001962:	fa03 f000 	lsl.w	r0, r3, r0
 8001966:	9b04      	ldr	r3, [sp, #16]
 8001968:	3401      	adds	r4, #1
 800196a:	4303      	orrs	r3, r0
 800196c:	9304      	str	r3, [sp, #16]
 800196e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001972:	2206      	movs	r2, #6
 8001974:	4826      	ldr	r0, [pc, #152]	; (8001a10 <_svfiprintf_r+0x1f4>)
 8001976:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800197a:	f000 f9e5 	bl	8001d48 <memchr>
 800197e:	2800      	cmp	r0, #0
 8001980:	d038      	beq.n	80019f4 <_svfiprintf_r+0x1d8>
 8001982:	4b24      	ldr	r3, [pc, #144]	; (8001a14 <_svfiprintf_r+0x1f8>)
 8001984:	bb1b      	cbnz	r3, 80019ce <_svfiprintf_r+0x1b2>
 8001986:	9b03      	ldr	r3, [sp, #12]
 8001988:	3307      	adds	r3, #7
 800198a:	f023 0307 	bic.w	r3, r3, #7
 800198e:	3308      	adds	r3, #8
 8001990:	9303      	str	r3, [sp, #12]
 8001992:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001994:	4433      	add	r3, r6
 8001996:	9309      	str	r3, [sp, #36]	; 0x24
 8001998:	e767      	b.n	800186a <_svfiprintf_r+0x4e>
 800199a:	460c      	mov	r4, r1
 800199c:	2001      	movs	r0, #1
 800199e:	fb0c 3202 	mla	r2, ip, r2, r3
 80019a2:	e7a5      	b.n	80018f0 <_svfiprintf_r+0xd4>
 80019a4:	2300      	movs	r3, #0
 80019a6:	f04f 0c0a 	mov.w	ip, #10
 80019aa:	4619      	mov	r1, r3
 80019ac:	3401      	adds	r4, #1
 80019ae:	9305      	str	r3, [sp, #20]
 80019b0:	4620      	mov	r0, r4
 80019b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80019b6:	3a30      	subs	r2, #48	; 0x30
 80019b8:	2a09      	cmp	r2, #9
 80019ba:	d903      	bls.n	80019c4 <_svfiprintf_r+0x1a8>
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d0c5      	beq.n	800194c <_svfiprintf_r+0x130>
 80019c0:	9105      	str	r1, [sp, #20]
 80019c2:	e7c3      	b.n	800194c <_svfiprintf_r+0x130>
 80019c4:	4604      	mov	r4, r0
 80019c6:	2301      	movs	r3, #1
 80019c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80019cc:	e7f0      	b.n	80019b0 <_svfiprintf_r+0x194>
 80019ce:	ab03      	add	r3, sp, #12
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	462a      	mov	r2, r5
 80019d4:	4638      	mov	r0, r7
 80019d6:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <_svfiprintf_r+0x1fc>)
 80019d8:	a904      	add	r1, sp, #16
 80019da:	f3af 8000 	nop.w
 80019de:	1c42      	adds	r2, r0, #1
 80019e0:	4606      	mov	r6, r0
 80019e2:	d1d6      	bne.n	8001992 <_svfiprintf_r+0x176>
 80019e4:	89ab      	ldrh	r3, [r5, #12]
 80019e6:	065b      	lsls	r3, r3, #25
 80019e8:	f53f af2c 	bmi.w	8001844 <_svfiprintf_r+0x28>
 80019ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80019ee:	b01d      	add	sp, #116	; 0x74
 80019f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019f4:	ab03      	add	r3, sp, #12
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	462a      	mov	r2, r5
 80019fa:	4638      	mov	r0, r7
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <_svfiprintf_r+0x1fc>)
 80019fe:	a904      	add	r1, sp, #16
 8001a00:	f000 f87c 	bl	8001afc <_printf_i>
 8001a04:	e7eb      	b.n	80019de <_svfiprintf_r+0x1c2>
 8001a06:	bf00      	nop
 8001a08:	0800209e 	.word	0x0800209e
 8001a0c:	080020a4 	.word	0x080020a4
 8001a10:	080020a8 	.word	0x080020a8
 8001a14:	00000000 	.word	0x00000000
 8001a18:	08001765 	.word	0x08001765

08001a1c <_printf_common>:
 8001a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a20:	4616      	mov	r6, r2
 8001a22:	4699      	mov	r9, r3
 8001a24:	688a      	ldr	r2, [r1, #8]
 8001a26:	690b      	ldr	r3, [r1, #16]
 8001a28:	4607      	mov	r7, r0
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	bfb8      	it	lt
 8001a2e:	4613      	movlt	r3, r2
 8001a30:	6033      	str	r3, [r6, #0]
 8001a32:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001a36:	460c      	mov	r4, r1
 8001a38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001a3c:	b10a      	cbz	r2, 8001a42 <_printf_common+0x26>
 8001a3e:	3301      	adds	r3, #1
 8001a40:	6033      	str	r3, [r6, #0]
 8001a42:	6823      	ldr	r3, [r4, #0]
 8001a44:	0699      	lsls	r1, r3, #26
 8001a46:	bf42      	ittt	mi
 8001a48:	6833      	ldrmi	r3, [r6, #0]
 8001a4a:	3302      	addmi	r3, #2
 8001a4c:	6033      	strmi	r3, [r6, #0]
 8001a4e:	6825      	ldr	r5, [r4, #0]
 8001a50:	f015 0506 	ands.w	r5, r5, #6
 8001a54:	d106      	bne.n	8001a64 <_printf_common+0x48>
 8001a56:	f104 0a19 	add.w	sl, r4, #25
 8001a5a:	68e3      	ldr	r3, [r4, #12]
 8001a5c:	6832      	ldr	r2, [r6, #0]
 8001a5e:	1a9b      	subs	r3, r3, r2
 8001a60:	42ab      	cmp	r3, r5
 8001a62:	dc28      	bgt.n	8001ab6 <_printf_common+0x9a>
 8001a64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001a68:	1e13      	subs	r3, r2, #0
 8001a6a:	6822      	ldr	r2, [r4, #0]
 8001a6c:	bf18      	it	ne
 8001a6e:	2301      	movne	r3, #1
 8001a70:	0692      	lsls	r2, r2, #26
 8001a72:	d42d      	bmi.n	8001ad0 <_printf_common+0xb4>
 8001a74:	4649      	mov	r1, r9
 8001a76:	4638      	mov	r0, r7
 8001a78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001a7c:	47c0      	blx	r8
 8001a7e:	3001      	adds	r0, #1
 8001a80:	d020      	beq.n	8001ac4 <_printf_common+0xa8>
 8001a82:	6823      	ldr	r3, [r4, #0]
 8001a84:	68e5      	ldr	r5, [r4, #12]
 8001a86:	f003 0306 	and.w	r3, r3, #6
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	bf18      	it	ne
 8001a8e:	2500      	movne	r5, #0
 8001a90:	6832      	ldr	r2, [r6, #0]
 8001a92:	f04f 0600 	mov.w	r6, #0
 8001a96:	68a3      	ldr	r3, [r4, #8]
 8001a98:	bf08      	it	eq
 8001a9a:	1aad      	subeq	r5, r5, r2
 8001a9c:	6922      	ldr	r2, [r4, #16]
 8001a9e:	bf08      	it	eq
 8001aa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	bfc4      	itt	gt
 8001aa8:	1a9b      	subgt	r3, r3, r2
 8001aaa:	18ed      	addgt	r5, r5, r3
 8001aac:	341a      	adds	r4, #26
 8001aae:	42b5      	cmp	r5, r6
 8001ab0:	d11a      	bne.n	8001ae8 <_printf_common+0xcc>
 8001ab2:	2000      	movs	r0, #0
 8001ab4:	e008      	b.n	8001ac8 <_printf_common+0xac>
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	4652      	mov	r2, sl
 8001aba:	4649      	mov	r1, r9
 8001abc:	4638      	mov	r0, r7
 8001abe:	47c0      	blx	r8
 8001ac0:	3001      	adds	r0, #1
 8001ac2:	d103      	bne.n	8001acc <_printf_common+0xb0>
 8001ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001acc:	3501      	adds	r5, #1
 8001ace:	e7c4      	b.n	8001a5a <_printf_common+0x3e>
 8001ad0:	2030      	movs	r0, #48	; 0x30
 8001ad2:	18e1      	adds	r1, r4, r3
 8001ad4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001ad8:	1c5a      	adds	r2, r3, #1
 8001ada:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001ade:	4422      	add	r2, r4
 8001ae0:	3302      	adds	r3, #2
 8001ae2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001ae6:	e7c5      	b.n	8001a74 <_printf_common+0x58>
 8001ae8:	2301      	movs	r3, #1
 8001aea:	4622      	mov	r2, r4
 8001aec:	4649      	mov	r1, r9
 8001aee:	4638      	mov	r0, r7
 8001af0:	47c0      	blx	r8
 8001af2:	3001      	adds	r0, #1
 8001af4:	d0e6      	beq.n	8001ac4 <_printf_common+0xa8>
 8001af6:	3601      	adds	r6, #1
 8001af8:	e7d9      	b.n	8001aae <_printf_common+0x92>
	...

08001afc <_printf_i>:
 8001afc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001b00:	7e0f      	ldrb	r7, [r1, #24]
 8001b02:	4691      	mov	r9, r2
 8001b04:	2f78      	cmp	r7, #120	; 0x78
 8001b06:	4680      	mov	r8, r0
 8001b08:	460c      	mov	r4, r1
 8001b0a:	469a      	mov	sl, r3
 8001b0c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001b0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001b12:	d807      	bhi.n	8001b24 <_printf_i+0x28>
 8001b14:	2f62      	cmp	r7, #98	; 0x62
 8001b16:	d80a      	bhi.n	8001b2e <_printf_i+0x32>
 8001b18:	2f00      	cmp	r7, #0
 8001b1a:	f000 80d9 	beq.w	8001cd0 <_printf_i+0x1d4>
 8001b1e:	2f58      	cmp	r7, #88	; 0x58
 8001b20:	f000 80a4 	beq.w	8001c6c <_printf_i+0x170>
 8001b24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001b28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001b2c:	e03a      	b.n	8001ba4 <_printf_i+0xa8>
 8001b2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001b32:	2b15      	cmp	r3, #21
 8001b34:	d8f6      	bhi.n	8001b24 <_printf_i+0x28>
 8001b36:	a101      	add	r1, pc, #4	; (adr r1, 8001b3c <_printf_i+0x40>)
 8001b38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001b3c:	08001b95 	.word	0x08001b95
 8001b40:	08001ba9 	.word	0x08001ba9
 8001b44:	08001b25 	.word	0x08001b25
 8001b48:	08001b25 	.word	0x08001b25
 8001b4c:	08001b25 	.word	0x08001b25
 8001b50:	08001b25 	.word	0x08001b25
 8001b54:	08001ba9 	.word	0x08001ba9
 8001b58:	08001b25 	.word	0x08001b25
 8001b5c:	08001b25 	.word	0x08001b25
 8001b60:	08001b25 	.word	0x08001b25
 8001b64:	08001b25 	.word	0x08001b25
 8001b68:	08001cb7 	.word	0x08001cb7
 8001b6c:	08001bd9 	.word	0x08001bd9
 8001b70:	08001c99 	.word	0x08001c99
 8001b74:	08001b25 	.word	0x08001b25
 8001b78:	08001b25 	.word	0x08001b25
 8001b7c:	08001cd9 	.word	0x08001cd9
 8001b80:	08001b25 	.word	0x08001b25
 8001b84:	08001bd9 	.word	0x08001bd9
 8001b88:	08001b25 	.word	0x08001b25
 8001b8c:	08001b25 	.word	0x08001b25
 8001b90:	08001ca1 	.word	0x08001ca1
 8001b94:	682b      	ldr	r3, [r5, #0]
 8001b96:	1d1a      	adds	r2, r3, #4
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	602a      	str	r2, [r5, #0]
 8001b9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001ba0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e0a4      	b.n	8001cf2 <_printf_i+0x1f6>
 8001ba8:	6820      	ldr	r0, [r4, #0]
 8001baa:	6829      	ldr	r1, [r5, #0]
 8001bac:	0606      	lsls	r6, r0, #24
 8001bae:	f101 0304 	add.w	r3, r1, #4
 8001bb2:	d50a      	bpl.n	8001bca <_printf_i+0xce>
 8001bb4:	680e      	ldr	r6, [r1, #0]
 8001bb6:	602b      	str	r3, [r5, #0]
 8001bb8:	2e00      	cmp	r6, #0
 8001bba:	da03      	bge.n	8001bc4 <_printf_i+0xc8>
 8001bbc:	232d      	movs	r3, #45	; 0x2d
 8001bbe:	4276      	negs	r6, r6
 8001bc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001bc4:	230a      	movs	r3, #10
 8001bc6:	485e      	ldr	r0, [pc, #376]	; (8001d40 <_printf_i+0x244>)
 8001bc8:	e019      	b.n	8001bfe <_printf_i+0x102>
 8001bca:	680e      	ldr	r6, [r1, #0]
 8001bcc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001bd0:	602b      	str	r3, [r5, #0]
 8001bd2:	bf18      	it	ne
 8001bd4:	b236      	sxthne	r6, r6
 8001bd6:	e7ef      	b.n	8001bb8 <_printf_i+0xbc>
 8001bd8:	682b      	ldr	r3, [r5, #0]
 8001bda:	6820      	ldr	r0, [r4, #0]
 8001bdc:	1d19      	adds	r1, r3, #4
 8001bde:	6029      	str	r1, [r5, #0]
 8001be0:	0601      	lsls	r1, r0, #24
 8001be2:	d501      	bpl.n	8001be8 <_printf_i+0xec>
 8001be4:	681e      	ldr	r6, [r3, #0]
 8001be6:	e002      	b.n	8001bee <_printf_i+0xf2>
 8001be8:	0646      	lsls	r6, r0, #25
 8001bea:	d5fb      	bpl.n	8001be4 <_printf_i+0xe8>
 8001bec:	881e      	ldrh	r6, [r3, #0]
 8001bee:	2f6f      	cmp	r7, #111	; 0x6f
 8001bf0:	bf0c      	ite	eq
 8001bf2:	2308      	moveq	r3, #8
 8001bf4:	230a      	movne	r3, #10
 8001bf6:	4852      	ldr	r0, [pc, #328]	; (8001d40 <_printf_i+0x244>)
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001bfe:	6865      	ldr	r5, [r4, #4]
 8001c00:	2d00      	cmp	r5, #0
 8001c02:	bfa8      	it	ge
 8001c04:	6821      	ldrge	r1, [r4, #0]
 8001c06:	60a5      	str	r5, [r4, #8]
 8001c08:	bfa4      	itt	ge
 8001c0a:	f021 0104 	bicge.w	r1, r1, #4
 8001c0e:	6021      	strge	r1, [r4, #0]
 8001c10:	b90e      	cbnz	r6, 8001c16 <_printf_i+0x11a>
 8001c12:	2d00      	cmp	r5, #0
 8001c14:	d04d      	beq.n	8001cb2 <_printf_i+0x1b6>
 8001c16:	4615      	mov	r5, r2
 8001c18:	fbb6 f1f3 	udiv	r1, r6, r3
 8001c1c:	fb03 6711 	mls	r7, r3, r1, r6
 8001c20:	5dc7      	ldrb	r7, [r0, r7]
 8001c22:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001c26:	4637      	mov	r7, r6
 8001c28:	42bb      	cmp	r3, r7
 8001c2a:	460e      	mov	r6, r1
 8001c2c:	d9f4      	bls.n	8001c18 <_printf_i+0x11c>
 8001c2e:	2b08      	cmp	r3, #8
 8001c30:	d10b      	bne.n	8001c4a <_printf_i+0x14e>
 8001c32:	6823      	ldr	r3, [r4, #0]
 8001c34:	07de      	lsls	r6, r3, #31
 8001c36:	d508      	bpl.n	8001c4a <_printf_i+0x14e>
 8001c38:	6923      	ldr	r3, [r4, #16]
 8001c3a:	6861      	ldr	r1, [r4, #4]
 8001c3c:	4299      	cmp	r1, r3
 8001c3e:	bfde      	ittt	le
 8001c40:	2330      	movle	r3, #48	; 0x30
 8001c42:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001c46:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001c4a:	1b52      	subs	r2, r2, r5
 8001c4c:	6122      	str	r2, [r4, #16]
 8001c4e:	464b      	mov	r3, r9
 8001c50:	4621      	mov	r1, r4
 8001c52:	4640      	mov	r0, r8
 8001c54:	f8cd a000 	str.w	sl, [sp]
 8001c58:	aa03      	add	r2, sp, #12
 8001c5a:	f7ff fedf 	bl	8001a1c <_printf_common>
 8001c5e:	3001      	adds	r0, #1
 8001c60:	d14c      	bne.n	8001cfc <_printf_i+0x200>
 8001c62:	f04f 30ff 	mov.w	r0, #4294967295
 8001c66:	b004      	add	sp, #16
 8001c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c6c:	4834      	ldr	r0, [pc, #208]	; (8001d40 <_printf_i+0x244>)
 8001c6e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001c72:	6829      	ldr	r1, [r5, #0]
 8001c74:	6823      	ldr	r3, [r4, #0]
 8001c76:	f851 6b04 	ldr.w	r6, [r1], #4
 8001c7a:	6029      	str	r1, [r5, #0]
 8001c7c:	061d      	lsls	r5, r3, #24
 8001c7e:	d514      	bpl.n	8001caa <_printf_i+0x1ae>
 8001c80:	07df      	lsls	r7, r3, #31
 8001c82:	bf44      	itt	mi
 8001c84:	f043 0320 	orrmi.w	r3, r3, #32
 8001c88:	6023      	strmi	r3, [r4, #0]
 8001c8a:	b91e      	cbnz	r6, 8001c94 <_printf_i+0x198>
 8001c8c:	6823      	ldr	r3, [r4, #0]
 8001c8e:	f023 0320 	bic.w	r3, r3, #32
 8001c92:	6023      	str	r3, [r4, #0]
 8001c94:	2310      	movs	r3, #16
 8001c96:	e7af      	b.n	8001bf8 <_printf_i+0xfc>
 8001c98:	6823      	ldr	r3, [r4, #0]
 8001c9a:	f043 0320 	orr.w	r3, r3, #32
 8001c9e:	6023      	str	r3, [r4, #0]
 8001ca0:	2378      	movs	r3, #120	; 0x78
 8001ca2:	4828      	ldr	r0, [pc, #160]	; (8001d44 <_printf_i+0x248>)
 8001ca4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001ca8:	e7e3      	b.n	8001c72 <_printf_i+0x176>
 8001caa:	0659      	lsls	r1, r3, #25
 8001cac:	bf48      	it	mi
 8001cae:	b2b6      	uxthmi	r6, r6
 8001cb0:	e7e6      	b.n	8001c80 <_printf_i+0x184>
 8001cb2:	4615      	mov	r5, r2
 8001cb4:	e7bb      	b.n	8001c2e <_printf_i+0x132>
 8001cb6:	682b      	ldr	r3, [r5, #0]
 8001cb8:	6826      	ldr	r6, [r4, #0]
 8001cba:	1d18      	adds	r0, r3, #4
 8001cbc:	6961      	ldr	r1, [r4, #20]
 8001cbe:	6028      	str	r0, [r5, #0]
 8001cc0:	0635      	lsls	r5, r6, #24
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	d501      	bpl.n	8001cca <_printf_i+0x1ce>
 8001cc6:	6019      	str	r1, [r3, #0]
 8001cc8:	e002      	b.n	8001cd0 <_printf_i+0x1d4>
 8001cca:	0670      	lsls	r0, r6, #25
 8001ccc:	d5fb      	bpl.n	8001cc6 <_printf_i+0x1ca>
 8001cce:	8019      	strh	r1, [r3, #0]
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	4615      	mov	r5, r2
 8001cd4:	6123      	str	r3, [r4, #16]
 8001cd6:	e7ba      	b.n	8001c4e <_printf_i+0x152>
 8001cd8:	682b      	ldr	r3, [r5, #0]
 8001cda:	2100      	movs	r1, #0
 8001cdc:	1d1a      	adds	r2, r3, #4
 8001cde:	602a      	str	r2, [r5, #0]
 8001ce0:	681d      	ldr	r5, [r3, #0]
 8001ce2:	6862      	ldr	r2, [r4, #4]
 8001ce4:	4628      	mov	r0, r5
 8001ce6:	f000 f82f 	bl	8001d48 <memchr>
 8001cea:	b108      	cbz	r0, 8001cf0 <_printf_i+0x1f4>
 8001cec:	1b40      	subs	r0, r0, r5
 8001cee:	6060      	str	r0, [r4, #4]
 8001cf0:	6863      	ldr	r3, [r4, #4]
 8001cf2:	6123      	str	r3, [r4, #16]
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001cfa:	e7a8      	b.n	8001c4e <_printf_i+0x152>
 8001cfc:	462a      	mov	r2, r5
 8001cfe:	4649      	mov	r1, r9
 8001d00:	4640      	mov	r0, r8
 8001d02:	6923      	ldr	r3, [r4, #16]
 8001d04:	47d0      	blx	sl
 8001d06:	3001      	adds	r0, #1
 8001d08:	d0ab      	beq.n	8001c62 <_printf_i+0x166>
 8001d0a:	6823      	ldr	r3, [r4, #0]
 8001d0c:	079b      	lsls	r3, r3, #30
 8001d0e:	d413      	bmi.n	8001d38 <_printf_i+0x23c>
 8001d10:	68e0      	ldr	r0, [r4, #12]
 8001d12:	9b03      	ldr	r3, [sp, #12]
 8001d14:	4298      	cmp	r0, r3
 8001d16:	bfb8      	it	lt
 8001d18:	4618      	movlt	r0, r3
 8001d1a:	e7a4      	b.n	8001c66 <_printf_i+0x16a>
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	4632      	mov	r2, r6
 8001d20:	4649      	mov	r1, r9
 8001d22:	4640      	mov	r0, r8
 8001d24:	47d0      	blx	sl
 8001d26:	3001      	adds	r0, #1
 8001d28:	d09b      	beq.n	8001c62 <_printf_i+0x166>
 8001d2a:	3501      	adds	r5, #1
 8001d2c:	68e3      	ldr	r3, [r4, #12]
 8001d2e:	9903      	ldr	r1, [sp, #12]
 8001d30:	1a5b      	subs	r3, r3, r1
 8001d32:	42ab      	cmp	r3, r5
 8001d34:	dcf2      	bgt.n	8001d1c <_printf_i+0x220>
 8001d36:	e7eb      	b.n	8001d10 <_printf_i+0x214>
 8001d38:	2500      	movs	r5, #0
 8001d3a:	f104 0619 	add.w	r6, r4, #25
 8001d3e:	e7f5      	b.n	8001d2c <_printf_i+0x230>
 8001d40:	080020af 	.word	0x080020af
 8001d44:	080020c0 	.word	0x080020c0

08001d48 <memchr>:
 8001d48:	4603      	mov	r3, r0
 8001d4a:	b510      	push	{r4, lr}
 8001d4c:	b2c9      	uxtb	r1, r1
 8001d4e:	4402      	add	r2, r0
 8001d50:	4293      	cmp	r3, r2
 8001d52:	4618      	mov	r0, r3
 8001d54:	d101      	bne.n	8001d5a <memchr+0x12>
 8001d56:	2000      	movs	r0, #0
 8001d58:	e003      	b.n	8001d62 <memchr+0x1a>
 8001d5a:	7804      	ldrb	r4, [r0, #0]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	428c      	cmp	r4, r1
 8001d60:	d1f6      	bne.n	8001d50 <memchr+0x8>
 8001d62:	bd10      	pop	{r4, pc}

08001d64 <memcpy>:
 8001d64:	440a      	add	r2, r1
 8001d66:	4291      	cmp	r1, r2
 8001d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8001d6c:	d100      	bne.n	8001d70 <memcpy+0xc>
 8001d6e:	4770      	bx	lr
 8001d70:	b510      	push	{r4, lr}
 8001d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001d76:	4291      	cmp	r1, r2
 8001d78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001d7c:	d1f9      	bne.n	8001d72 <memcpy+0xe>
 8001d7e:	bd10      	pop	{r4, pc}

08001d80 <memmove>:
 8001d80:	4288      	cmp	r0, r1
 8001d82:	b510      	push	{r4, lr}
 8001d84:	eb01 0402 	add.w	r4, r1, r2
 8001d88:	d902      	bls.n	8001d90 <memmove+0x10>
 8001d8a:	4284      	cmp	r4, r0
 8001d8c:	4623      	mov	r3, r4
 8001d8e:	d807      	bhi.n	8001da0 <memmove+0x20>
 8001d90:	1e43      	subs	r3, r0, #1
 8001d92:	42a1      	cmp	r1, r4
 8001d94:	d008      	beq.n	8001da8 <memmove+0x28>
 8001d96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001d9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001d9e:	e7f8      	b.n	8001d92 <memmove+0x12>
 8001da0:	4601      	mov	r1, r0
 8001da2:	4402      	add	r2, r0
 8001da4:	428a      	cmp	r2, r1
 8001da6:	d100      	bne.n	8001daa <memmove+0x2a>
 8001da8:	bd10      	pop	{r4, pc}
 8001daa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001dae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001db2:	e7f7      	b.n	8001da4 <memmove+0x24>

08001db4 <_free_r>:
 8001db4:	b538      	push	{r3, r4, r5, lr}
 8001db6:	4605      	mov	r5, r0
 8001db8:	2900      	cmp	r1, #0
 8001dba:	d040      	beq.n	8001e3e <_free_r+0x8a>
 8001dbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001dc0:	1f0c      	subs	r4, r1, #4
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	bfb8      	it	lt
 8001dc6:	18e4      	addlt	r4, r4, r3
 8001dc8:	f000 f910 	bl	8001fec <__malloc_lock>
 8001dcc:	4a1c      	ldr	r2, [pc, #112]	; (8001e40 <_free_r+0x8c>)
 8001dce:	6813      	ldr	r3, [r2, #0]
 8001dd0:	b933      	cbnz	r3, 8001de0 <_free_r+0x2c>
 8001dd2:	6063      	str	r3, [r4, #4]
 8001dd4:	6014      	str	r4, [r2, #0]
 8001dd6:	4628      	mov	r0, r5
 8001dd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001ddc:	f000 b90c 	b.w	8001ff8 <__malloc_unlock>
 8001de0:	42a3      	cmp	r3, r4
 8001de2:	d908      	bls.n	8001df6 <_free_r+0x42>
 8001de4:	6820      	ldr	r0, [r4, #0]
 8001de6:	1821      	adds	r1, r4, r0
 8001de8:	428b      	cmp	r3, r1
 8001dea:	bf01      	itttt	eq
 8001dec:	6819      	ldreq	r1, [r3, #0]
 8001dee:	685b      	ldreq	r3, [r3, #4]
 8001df0:	1809      	addeq	r1, r1, r0
 8001df2:	6021      	streq	r1, [r4, #0]
 8001df4:	e7ed      	b.n	8001dd2 <_free_r+0x1e>
 8001df6:	461a      	mov	r2, r3
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	b10b      	cbz	r3, 8001e00 <_free_r+0x4c>
 8001dfc:	42a3      	cmp	r3, r4
 8001dfe:	d9fa      	bls.n	8001df6 <_free_r+0x42>
 8001e00:	6811      	ldr	r1, [r2, #0]
 8001e02:	1850      	adds	r0, r2, r1
 8001e04:	42a0      	cmp	r0, r4
 8001e06:	d10b      	bne.n	8001e20 <_free_r+0x6c>
 8001e08:	6820      	ldr	r0, [r4, #0]
 8001e0a:	4401      	add	r1, r0
 8001e0c:	1850      	adds	r0, r2, r1
 8001e0e:	4283      	cmp	r3, r0
 8001e10:	6011      	str	r1, [r2, #0]
 8001e12:	d1e0      	bne.n	8001dd6 <_free_r+0x22>
 8001e14:	6818      	ldr	r0, [r3, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	4401      	add	r1, r0
 8001e1a:	6011      	str	r1, [r2, #0]
 8001e1c:	6053      	str	r3, [r2, #4]
 8001e1e:	e7da      	b.n	8001dd6 <_free_r+0x22>
 8001e20:	d902      	bls.n	8001e28 <_free_r+0x74>
 8001e22:	230c      	movs	r3, #12
 8001e24:	602b      	str	r3, [r5, #0]
 8001e26:	e7d6      	b.n	8001dd6 <_free_r+0x22>
 8001e28:	6820      	ldr	r0, [r4, #0]
 8001e2a:	1821      	adds	r1, r4, r0
 8001e2c:	428b      	cmp	r3, r1
 8001e2e:	bf01      	itttt	eq
 8001e30:	6819      	ldreq	r1, [r3, #0]
 8001e32:	685b      	ldreq	r3, [r3, #4]
 8001e34:	1809      	addeq	r1, r1, r0
 8001e36:	6021      	streq	r1, [r4, #0]
 8001e38:	6063      	str	r3, [r4, #4]
 8001e3a:	6054      	str	r4, [r2, #4]
 8001e3c:	e7cb      	b.n	8001dd6 <_free_r+0x22>
 8001e3e:	bd38      	pop	{r3, r4, r5, pc}
 8001e40:	200000dc 	.word	0x200000dc

08001e44 <sbrk_aligned>:
 8001e44:	b570      	push	{r4, r5, r6, lr}
 8001e46:	4e0e      	ldr	r6, [pc, #56]	; (8001e80 <sbrk_aligned+0x3c>)
 8001e48:	460c      	mov	r4, r1
 8001e4a:	6831      	ldr	r1, [r6, #0]
 8001e4c:	4605      	mov	r5, r0
 8001e4e:	b911      	cbnz	r1, 8001e56 <sbrk_aligned+0x12>
 8001e50:	f000 f8bc 	bl	8001fcc <_sbrk_r>
 8001e54:	6030      	str	r0, [r6, #0]
 8001e56:	4621      	mov	r1, r4
 8001e58:	4628      	mov	r0, r5
 8001e5a:	f000 f8b7 	bl	8001fcc <_sbrk_r>
 8001e5e:	1c43      	adds	r3, r0, #1
 8001e60:	d00a      	beq.n	8001e78 <sbrk_aligned+0x34>
 8001e62:	1cc4      	adds	r4, r0, #3
 8001e64:	f024 0403 	bic.w	r4, r4, #3
 8001e68:	42a0      	cmp	r0, r4
 8001e6a:	d007      	beq.n	8001e7c <sbrk_aligned+0x38>
 8001e6c:	1a21      	subs	r1, r4, r0
 8001e6e:	4628      	mov	r0, r5
 8001e70:	f000 f8ac 	bl	8001fcc <_sbrk_r>
 8001e74:	3001      	adds	r0, #1
 8001e76:	d101      	bne.n	8001e7c <sbrk_aligned+0x38>
 8001e78:	f04f 34ff 	mov.w	r4, #4294967295
 8001e7c:	4620      	mov	r0, r4
 8001e7e:	bd70      	pop	{r4, r5, r6, pc}
 8001e80:	200000e0 	.word	0x200000e0

08001e84 <_malloc_r>:
 8001e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e88:	1ccd      	adds	r5, r1, #3
 8001e8a:	f025 0503 	bic.w	r5, r5, #3
 8001e8e:	3508      	adds	r5, #8
 8001e90:	2d0c      	cmp	r5, #12
 8001e92:	bf38      	it	cc
 8001e94:	250c      	movcc	r5, #12
 8001e96:	2d00      	cmp	r5, #0
 8001e98:	4607      	mov	r7, r0
 8001e9a:	db01      	blt.n	8001ea0 <_malloc_r+0x1c>
 8001e9c:	42a9      	cmp	r1, r5
 8001e9e:	d905      	bls.n	8001eac <_malloc_r+0x28>
 8001ea0:	230c      	movs	r3, #12
 8001ea2:	2600      	movs	r6, #0
 8001ea4:	603b      	str	r3, [r7, #0]
 8001ea6:	4630      	mov	r0, r6
 8001ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001eac:	4e2e      	ldr	r6, [pc, #184]	; (8001f68 <_malloc_r+0xe4>)
 8001eae:	f000 f89d 	bl	8001fec <__malloc_lock>
 8001eb2:	6833      	ldr	r3, [r6, #0]
 8001eb4:	461c      	mov	r4, r3
 8001eb6:	bb34      	cbnz	r4, 8001f06 <_malloc_r+0x82>
 8001eb8:	4629      	mov	r1, r5
 8001eba:	4638      	mov	r0, r7
 8001ebc:	f7ff ffc2 	bl	8001e44 <sbrk_aligned>
 8001ec0:	1c43      	adds	r3, r0, #1
 8001ec2:	4604      	mov	r4, r0
 8001ec4:	d14d      	bne.n	8001f62 <_malloc_r+0xde>
 8001ec6:	6834      	ldr	r4, [r6, #0]
 8001ec8:	4626      	mov	r6, r4
 8001eca:	2e00      	cmp	r6, #0
 8001ecc:	d140      	bne.n	8001f50 <_malloc_r+0xcc>
 8001ece:	6823      	ldr	r3, [r4, #0]
 8001ed0:	4631      	mov	r1, r6
 8001ed2:	4638      	mov	r0, r7
 8001ed4:	eb04 0803 	add.w	r8, r4, r3
 8001ed8:	f000 f878 	bl	8001fcc <_sbrk_r>
 8001edc:	4580      	cmp	r8, r0
 8001ede:	d13a      	bne.n	8001f56 <_malloc_r+0xd2>
 8001ee0:	6821      	ldr	r1, [r4, #0]
 8001ee2:	3503      	adds	r5, #3
 8001ee4:	1a6d      	subs	r5, r5, r1
 8001ee6:	f025 0503 	bic.w	r5, r5, #3
 8001eea:	3508      	adds	r5, #8
 8001eec:	2d0c      	cmp	r5, #12
 8001eee:	bf38      	it	cc
 8001ef0:	250c      	movcc	r5, #12
 8001ef2:	4638      	mov	r0, r7
 8001ef4:	4629      	mov	r1, r5
 8001ef6:	f7ff ffa5 	bl	8001e44 <sbrk_aligned>
 8001efa:	3001      	adds	r0, #1
 8001efc:	d02b      	beq.n	8001f56 <_malloc_r+0xd2>
 8001efe:	6823      	ldr	r3, [r4, #0]
 8001f00:	442b      	add	r3, r5
 8001f02:	6023      	str	r3, [r4, #0]
 8001f04:	e00e      	b.n	8001f24 <_malloc_r+0xa0>
 8001f06:	6822      	ldr	r2, [r4, #0]
 8001f08:	1b52      	subs	r2, r2, r5
 8001f0a:	d41e      	bmi.n	8001f4a <_malloc_r+0xc6>
 8001f0c:	2a0b      	cmp	r2, #11
 8001f0e:	d916      	bls.n	8001f3e <_malloc_r+0xba>
 8001f10:	1961      	adds	r1, r4, r5
 8001f12:	42a3      	cmp	r3, r4
 8001f14:	6025      	str	r5, [r4, #0]
 8001f16:	bf18      	it	ne
 8001f18:	6059      	strne	r1, [r3, #4]
 8001f1a:	6863      	ldr	r3, [r4, #4]
 8001f1c:	bf08      	it	eq
 8001f1e:	6031      	streq	r1, [r6, #0]
 8001f20:	5162      	str	r2, [r4, r5]
 8001f22:	604b      	str	r3, [r1, #4]
 8001f24:	4638      	mov	r0, r7
 8001f26:	f104 060b 	add.w	r6, r4, #11
 8001f2a:	f000 f865 	bl	8001ff8 <__malloc_unlock>
 8001f2e:	f026 0607 	bic.w	r6, r6, #7
 8001f32:	1d23      	adds	r3, r4, #4
 8001f34:	1af2      	subs	r2, r6, r3
 8001f36:	d0b6      	beq.n	8001ea6 <_malloc_r+0x22>
 8001f38:	1b9b      	subs	r3, r3, r6
 8001f3a:	50a3      	str	r3, [r4, r2]
 8001f3c:	e7b3      	b.n	8001ea6 <_malloc_r+0x22>
 8001f3e:	6862      	ldr	r2, [r4, #4]
 8001f40:	42a3      	cmp	r3, r4
 8001f42:	bf0c      	ite	eq
 8001f44:	6032      	streq	r2, [r6, #0]
 8001f46:	605a      	strne	r2, [r3, #4]
 8001f48:	e7ec      	b.n	8001f24 <_malloc_r+0xa0>
 8001f4a:	4623      	mov	r3, r4
 8001f4c:	6864      	ldr	r4, [r4, #4]
 8001f4e:	e7b2      	b.n	8001eb6 <_malloc_r+0x32>
 8001f50:	4634      	mov	r4, r6
 8001f52:	6876      	ldr	r6, [r6, #4]
 8001f54:	e7b9      	b.n	8001eca <_malloc_r+0x46>
 8001f56:	230c      	movs	r3, #12
 8001f58:	4638      	mov	r0, r7
 8001f5a:	603b      	str	r3, [r7, #0]
 8001f5c:	f000 f84c 	bl	8001ff8 <__malloc_unlock>
 8001f60:	e7a1      	b.n	8001ea6 <_malloc_r+0x22>
 8001f62:	6025      	str	r5, [r4, #0]
 8001f64:	e7de      	b.n	8001f24 <_malloc_r+0xa0>
 8001f66:	bf00      	nop
 8001f68:	200000dc 	.word	0x200000dc

08001f6c <_realloc_r>:
 8001f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f70:	4680      	mov	r8, r0
 8001f72:	4614      	mov	r4, r2
 8001f74:	460e      	mov	r6, r1
 8001f76:	b921      	cbnz	r1, 8001f82 <_realloc_r+0x16>
 8001f78:	4611      	mov	r1, r2
 8001f7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f7e:	f7ff bf81 	b.w	8001e84 <_malloc_r>
 8001f82:	b92a      	cbnz	r2, 8001f90 <_realloc_r+0x24>
 8001f84:	f7ff ff16 	bl	8001db4 <_free_r>
 8001f88:	4625      	mov	r5, r4
 8001f8a:	4628      	mov	r0, r5
 8001f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f90:	f000 f838 	bl	8002004 <_malloc_usable_size_r>
 8001f94:	4284      	cmp	r4, r0
 8001f96:	4607      	mov	r7, r0
 8001f98:	d802      	bhi.n	8001fa0 <_realloc_r+0x34>
 8001f9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001f9e:	d812      	bhi.n	8001fc6 <_realloc_r+0x5a>
 8001fa0:	4621      	mov	r1, r4
 8001fa2:	4640      	mov	r0, r8
 8001fa4:	f7ff ff6e 	bl	8001e84 <_malloc_r>
 8001fa8:	4605      	mov	r5, r0
 8001faa:	2800      	cmp	r0, #0
 8001fac:	d0ed      	beq.n	8001f8a <_realloc_r+0x1e>
 8001fae:	42bc      	cmp	r4, r7
 8001fb0:	4622      	mov	r2, r4
 8001fb2:	4631      	mov	r1, r6
 8001fb4:	bf28      	it	cs
 8001fb6:	463a      	movcs	r2, r7
 8001fb8:	f7ff fed4 	bl	8001d64 <memcpy>
 8001fbc:	4631      	mov	r1, r6
 8001fbe:	4640      	mov	r0, r8
 8001fc0:	f7ff fef8 	bl	8001db4 <_free_r>
 8001fc4:	e7e1      	b.n	8001f8a <_realloc_r+0x1e>
 8001fc6:	4635      	mov	r5, r6
 8001fc8:	e7df      	b.n	8001f8a <_realloc_r+0x1e>
	...

08001fcc <_sbrk_r>:
 8001fcc:	b538      	push	{r3, r4, r5, lr}
 8001fce:	2300      	movs	r3, #0
 8001fd0:	4d05      	ldr	r5, [pc, #20]	; (8001fe8 <_sbrk_r+0x1c>)
 8001fd2:	4604      	mov	r4, r0
 8001fd4:	4608      	mov	r0, r1
 8001fd6:	602b      	str	r3, [r5, #0]
 8001fd8:	f7fe fa14 	bl	8000404 <_sbrk>
 8001fdc:	1c43      	adds	r3, r0, #1
 8001fde:	d102      	bne.n	8001fe6 <_sbrk_r+0x1a>
 8001fe0:	682b      	ldr	r3, [r5, #0]
 8001fe2:	b103      	cbz	r3, 8001fe6 <_sbrk_r+0x1a>
 8001fe4:	6023      	str	r3, [r4, #0]
 8001fe6:	bd38      	pop	{r3, r4, r5, pc}
 8001fe8:	200000e4 	.word	0x200000e4

08001fec <__malloc_lock>:
 8001fec:	4801      	ldr	r0, [pc, #4]	; (8001ff4 <__malloc_lock+0x8>)
 8001fee:	f000 b811 	b.w	8002014 <__retarget_lock_acquire_recursive>
 8001ff2:	bf00      	nop
 8001ff4:	200000e8 	.word	0x200000e8

08001ff8 <__malloc_unlock>:
 8001ff8:	4801      	ldr	r0, [pc, #4]	; (8002000 <__malloc_unlock+0x8>)
 8001ffa:	f000 b80c 	b.w	8002016 <__retarget_lock_release_recursive>
 8001ffe:	bf00      	nop
 8002000:	200000e8 	.word	0x200000e8

08002004 <_malloc_usable_size_r>:
 8002004:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002008:	1f18      	subs	r0, r3, #4
 800200a:	2b00      	cmp	r3, #0
 800200c:	bfbc      	itt	lt
 800200e:	580b      	ldrlt	r3, [r1, r0]
 8002010:	18c0      	addlt	r0, r0, r3
 8002012:	4770      	bx	lr

08002014 <__retarget_lock_acquire_recursive>:
 8002014:	4770      	bx	lr

08002016 <__retarget_lock_release_recursive>:
 8002016:	4770      	bx	lr

08002018 <_init>:
 8002018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800201a:	bf00      	nop
 800201c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800201e:	bc08      	pop	{r3}
 8002020:	469e      	mov	lr, r3
 8002022:	4770      	bx	lr

08002024 <_fini>:
 8002024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002026:	bf00      	nop
 8002028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800202a:	bc08      	pop	{r3}
 800202c:	469e      	mov	lr, r3
 800202e:	4770      	bx	lr
