
---------- Begin Simulation Statistics ----------
final_tick                                35253540000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 934196                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684544                       # Number of bytes of host memory used
host_op_rate                                  1653110                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.02                       # Real time elapsed on the host
host_tick_rate                             1354846166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24307985                       # Number of instructions simulated
sim_ops                                      43014418                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035254                       # Number of seconds simulated
sim_ticks                                 35253540000                       # Number of ticks simulated
system.cpu.Branches                           1784595                       # Number of branches fetched
system.cpu.committedInsts                    24307985                       # Number of instructions committed
system.cpu.committedOps                      43014418                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     5153538                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       67297                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    29674979                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            55                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         70507080                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               70507079.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              9219669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            23716538                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1772651                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  88162                       # Number of float alu accesses
system.cpu.num_fp_insts                         88162                       # number of float instructions
system.cpu.num_fp_register_reads               138086                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               76741                       # number of times the floating registers were written
system.cpu.num_func_calls                        3646                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              42831872                       # Number of integer alu accesses
system.cpu.num_int_insts                     42831872                       # number of integer instructions
system.cpu.num_int_register_reads            84417793                       # number of times the integer registers were read
system.cpu.num_int_register_writes           44342158                       # number of times the integer registers were written
system.cpu.num_load_insts                     5153085                       # Number of load instructions
system.cpu.num_mem_refs                       5219940                       # number of memory refs
system.cpu.num_store_insts                      66855                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                123871      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                  34300206     79.74%     80.03% # Class of executed instruction
system.cpu.op_class::IntMult                  3272661      7.61%     87.64% # Class of executed instruction
system.cpu.op_class::IntDiv                     50585      0.12%     87.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    8129      0.02%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4064      0.01%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                      128      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                    5418      0.01%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               12512      0.03%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                4945      0.01%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 738      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              11557      0.03%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::MemRead                  5134419     11.94%     99.80% # Class of executed instruction
system.cpu.op_class::MemWrite                   62132      0.14%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead               18666      0.04%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               4723      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43015314                       # Class of executed instruction
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12518                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4871                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2291                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1426                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2414                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1516                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1516                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1554                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3317                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        95360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        95360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       227968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       227968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  323328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6387                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6387    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6387                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20044000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5147250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           15963500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          49728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         154656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             204384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2291                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1410582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4386964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5797545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1410582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1410582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2079564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2079564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2079564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1410582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4386964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7877110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034145820500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24873                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2663                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6387                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3717                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6387                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3717                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   854                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     55777000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   30695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               170883250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9085.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27835.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4710                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2402                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  6387                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 3717                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.959569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.544677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.402278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          843     45.44%     45.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          327     17.63%     63.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          146      7.87%     70.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          104      5.61%     76.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           69      3.72%     80.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      2.64%     82.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      1.62%     84.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.08%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          267     14.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1855                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.994286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.118936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.357865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            131     74.86%     74.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            23     13.14%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            14      8.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      2.29%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.194286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.649466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              160     91.43%     91.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11      6.29%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           175                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 392896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  181376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  204384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               118944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        11.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   35253534000                       # Total gap between requests
system.mem_ctrls.avgGap                    3489067.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        48512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       147936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        90688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1376088.755909335567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4196344.537314550951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2572450.880110195838                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3717                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42618750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    128264500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 839431382000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27425.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26539.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 225835722.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8375220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4443945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            32301360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            9803160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2782475280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1677798420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12124476480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16639673865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.000085                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31503224000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1177020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2573296000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4912320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2595780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            11531100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4990320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2782475280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        698048790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12949528800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16454082390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.735607                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  33659151750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1177020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    417368250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     29673425                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29673425                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29673425                       # number of overall hits
system.cpu.icache.overall_hits::total        29673425                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1554                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1554                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1554                       # number of overall misses
system.cpu.icache.overall_misses::total          1554                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92648500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92648500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92648500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92648500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29674979                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29674979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29674979                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29674979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59619.369369                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59619.369369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59619.369369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59619.369369                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1426                       # number of writebacks
system.cpu.icache.writebacks::total              1426                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1554                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1554                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1554                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1554                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91094500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91094500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58619.369369                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58619.369369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58619.369369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58619.369369                       # average overall mshr miss latency
system.cpu.icache.replacements                   1426                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29673425                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29673425                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1554                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1554                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92648500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92648500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29674979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29674979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59619.369369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59619.369369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1554                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1554                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58619.369369                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58619.369369                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.964337                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29674979                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1554                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19095.868082                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.964337                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59351512                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59351512                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5214882                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5214882                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5215106                       # number of overall hits
system.cpu.dcache.overall_hits::total         5215106                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4833                       # number of overall misses
system.cpu.dcache.overall_misses::total          4833                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    270970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    270970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    270970000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    270970000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5219491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5219491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5219939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5219939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000883                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000883                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000926                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58791.494901                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58791.494901                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56066.625285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56066.625285                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2291                       # number of writebacks
system.cpu.dcache.writebacks::total              2291                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         4609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4833                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4833                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    266361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    266361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    277928000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    277928000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000883                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000883                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000926                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57791.494901                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57791.494901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57506.310780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57506.310780                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4705                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5149997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5149997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    179680000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    179680000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5153090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5153090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58092.466861                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58092.466861                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3093                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3093                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    176587000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    176587000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57092.466861                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57092.466861                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        64885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          64885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     91290000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     91290000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        66401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022831                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022831                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60217.678100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60217.678100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1516                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1516                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     89774000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89774000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022831                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59217.678100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59217.678100                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          224                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          224                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          224                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          224                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11567000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11567000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 51638.392857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 51638.392857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  35253540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.958407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5219939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1080.061866                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            146000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.958407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20884589                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20884589                       # Number of data accesses

---------- End Simulation Statistics   ----------
