
name: "BERT Demo"
description: "Hugging face BERT model"

extends: "../../brainsmith/blueprints/bert.yaml"

# Configuration overrides
clock_ns: 5.0                       # Target clock period in nanoseconds
output: "bitfile"                   # estimates | rtl | bitfile
board: "V80"                        # Target FPGA board
save_intermediate_models: true      # Save intermediate ONNX models

finn_config:
  loop_body_hierarchy: ['encoder', 'encoder.layer.0']
  split_large_fifos: true
  fifosim_n_inferences: 2           # Speed up FIFO
  verify_steps: ['folded_hls_cppsim', 'stitched_ip_rtlsim']
    #verify_save_rtlsim_waveforms: true


design_space:
  # Inherit kernels from parent blueprint (don't override with empty list)
  # kernels are defined in parent bert.yaml

  # Add pre/post-processing steps to standard BERT blueprint
  steps:
    - at_start:
        insert:
          - "bert_cleanup"
          - "remove_head"
          - "remove_tail"
          - "generate_reference_io"

    - at_end:
        insert: "shell_metadata_handover"
