===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 15.5543 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2093 ( 21.3%)    4.2093 ( 27.1%)  FIR Parser
    9.2161 ( 46.6%)    6.4112 ( 41.2%)  'firrtl.circuit' Pipeline
    1.8646 (  9.4%)    0.9340 (  6.0%)    'firrtl.module' Pipeline
    1.8616 (  9.4%)    0.9326 (  6.0%)      CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1008 (  0.5%)    0.1008 (  0.6%)    InferWidths
    0.6253 (  3.2%)    0.6253 (  4.0%)    LowerFIRRTLTypes
    3.7328 ( 18.9%)    1.8709 ( 12.0%)    'firrtl.module' Pipeline
    1.9691 ( 10.0%)    1.0765 (  6.9%)      ExpandWhens
    1.7586 (  8.9%)    0.9667 (  6.2%)      Canonicalizer
    0.5814 (  2.9%)    0.5814 (  3.7%)    Inliner
    2.2939 ( 11.6%)    2.2939 ( 14.7%)    IMConstProp
    0.0368 (  0.2%)    0.0368 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    1.0170 (  5.1%)    1.0170 (  6.5%)  LowerFIRRTLToHW
    0.2487 (  1.3%)    0.2487 (  1.6%)  HWMemSimImpl
    2.4409 ( 12.3%)    1.2205 (  7.8%)  'hw.module' Pipeline
    0.0643 (  0.3%)    0.0362 (  0.2%)    HWCleanup
    0.9222 (  4.7%)    0.4770 (  3.1%)    CSE
    0.0015 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.4457 (  7.3%)    0.7348 (  4.7%)    Canonicalizer
    0.4386 (  2.2%)    0.4386 (  2.8%)  HWLegalizeNames
    0.4088 (  2.1%)    0.2060 (  1.3%)  'hw.module' Pipeline
    0.4048 (  2.0%)    0.2042 (  1.3%)    PrettifyVerilog
    1.7917 (  9.1%)    1.7917 ( 11.5%)  Output
    0.0062 (  0.0%)    0.0062 (  0.0%)  Rest
   19.7826 (100.0%)   15.5543 (100.0%)  Total

{
  totalTime: 15.59,
  maxMemory: 781242368
}
