Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Wed Dec 21 04:45:05 2016
| Host             : yshyang running 64-bit major release  (build 9200)
| Command          : report_power -file Record_mode_power_routed.rpt -pb Record_mode_power_summary_routed.pb -rpx Record_mode_power_routed.rpx
| Design           : Record_mode
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.570 |
| Dynamic (W)              | 3.488 |
| Device Static (W)        | 0.082 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 67.2  |
| Junction Temperature (C) | 42.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.663 |     1954 |       --- |             --- |
|   LUT as Logic           |     0.603 |     1139 |     20800 |            5.48 |
|   CARRY4                 |     0.028 |      224 |      8150 |            2.75 |
|   Register               |     0.025 |      309 |     41600 |            0.74 |
|   BUFG                   |     0.007 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |    <0.001 |       67 |     32600 |            0.21 |
|   LUT as Distributed RAM |     0.000 |       88 |      9600 |            0.92 |
|   Others                 |     0.000 |       23 |       --- |             --- |
| Signals                  |     0.689 |     1491 |       --- |             --- |
| DSPs                     |     0.000 |        2 |        90 |            2.22 |
| I/O                      |     2.136 |        9 |       106 |            8.49 |
| Static Power             |     0.082 |          |           |                 |
| Total                    |     3.570 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.383 |       1.364 |      0.019 |
| Vccaux    |       1.800 |     0.091 |       0.078 |      0.013 |
| Vcco33    |       3.300 |     0.602 |       0.601 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| Record_mode                   |     3.488 |
|   REC/pitch_reg_0_255_0_0     |     0.000 |
|   REC/pitch_reg_0_255_10_10   |     0.000 |
|   REC/pitch_reg_0_255_1_1     |     0.000 |
|   REC/pitch_reg_0_255_2_2     |     0.000 |
|   REC/pitch_reg_0_255_3_3     |     0.000 |
|   REC/pitch_reg_0_255_4_4     |     0.000 |
|   REC/pitch_reg_0_255_5_5     |     0.000 |
|   REC/pitch_reg_0_255_6_6     |     0.000 |
|   REC/pitch_reg_0_255_7_7     |     0.000 |
|   REC/pitch_reg_0_255_8_8     |     0.000 |
|   REC/pitch_reg_0_255_9_9     |     0.000 |
|   REC/pitch_reg_256_511_0_0   |     0.000 |
|   REC/pitch_reg_256_511_10_10 |     0.000 |
|   REC/pitch_reg_256_511_1_1   |     0.000 |
|   REC/pitch_reg_256_511_2_2   |     0.000 |
|   REC/pitch_reg_256_511_3_3   |     0.000 |
|   REC/pitch_reg_256_511_4_4   |     0.000 |
|   REC/pitch_reg_256_511_5_5   |     0.000 |
|   REC/pitch_reg_256_511_6_6   |     0.000 |
|   REC/pitch_reg_256_511_7_7   |     0.000 |
|   REC/pitch_reg_256_511_8_8   |     0.000 |
|   REC/pitch_reg_256_511_9_9   |     0.000 |
|   clk16_divider               |     0.046 |
|   controler                   |     0.664 |
|     REC                       |     0.290 |
|     beat_gen                  |     0.013 |
|     music_gen                 |     0.361 |
|   keyboardDEC                 |     0.535 |
|     inst                      |     0.535 |
|       inst                    |     0.535 |
|         Ps2Interface_i        |     0.471 |
|           IOBUF_inst_0        |     0.044 |
|           IOBUF_inst_1        |     0.007 |
|     op                        |     0.000 |
|   keysDEC                     |     0.010 |
|   pb_1p_reset                 |     0.000 |
|   pb_deb_reset                |     0.000 |
+-------------------------------+-----------+


