Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\work\z8t\boardout_fiber\Z8_out_fiber_1.20_20220711_testversion5\src\param_tx\IP\Up08_conv_dpram.ip --block-symbol-file --output-directory=F:\work\z8t\boardout_fiber\Z8_out_fiber_1.20_20220711_testversion5\src\param_tx\IP\Up08_conv_dpram --family="Arria 10" --part=10AX027H4F34E3SG
: Up08_conv_dpram.ram_2port_0: Targeting device family: Arria 10.
: Up08_conv_dpram.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: Up08_conv_dpram.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: Up08_conv_dpram.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\work\z8t\boardout_fiber\Z8_out_fiber_1.20_20220711_testversion5\src\param_tx\IP\Up08_conv_dpram.ip --synthesis=VERILOG --output-directory=F:\work\z8t\boardout_fiber\Z8_out_fiber_1.20_20220711_testversion5\src\param_tx\IP\Up08_conv_dpram --family="Arria 10" --part=10AX027H4F34E3SG
: Up08_conv_dpram.ram_2port_0: Targeting device family: Arria 10.
: Up08_conv_dpram.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: Up08_conv_dpram.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: Up08_conv_dpram.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: Up08_conv_dpram: "Transforming system: Up08_conv_dpram"
Info: Up08_conv_dpram: "Naming system components in system: Up08_conv_dpram"
Info: Up08_conv_dpram: "Processing generation queue"
Info: Up08_conv_dpram: "Generating: Up08_conv_dpram"
Info: Up08_conv_dpram: "Generating: Up08_conv_dpram_ram_2port_181_kk5q5xi"
Info: Up08_conv_dpram: Done "Up08_conv_dpram" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in Up08_conv_dpram. No files generated.
Info: Finished: Generate IP Core Documentation
