# ğŸ§  Chip-GNN-Opt: Predicting Netlist Wire Delay with Graph Neural Networks

This project simulates synthetic semiconductor netlists as graphs and uses Graph Neural Networks (GNNs) â€” specifically GATConv with BatchNorm and Dropout â€” to predict **total wire delay**. Itâ€™s designed to showcase how AI can help in optimizing chip design timing.

---

## ğŸ”§ Features

- Generates synthetic netlist graphs using NetworkX
- GATConv-based model with Dropout and BatchNorm
- Global mean pooling for graph-level regression
- Trains on 200+ synthetic graphs
- Predicts total signal propagation delay
- Visualizes prediction vs ground truth

---

## ğŸ“ Project Structure

chip-gnn-opt/
â”œâ”€â”€ src/
â”‚ â”œâ”€â”€ train.py # Training loop
â”‚ â”œâ”€â”€ graph_dataset.py # Custom PyG dataset
â”‚ â”œâ”€â”€ graph_to_pyg.py # Convert networkx to PyG format
â”‚ â””â”€â”€ netlist_graph_gen.py # Generates synthetic netlist graphs
â”œâ”€â”€ models/
â”‚ â””â”€â”€ gnn_model.py # GATConv model definition
â”œâ”€â”€ outputs/
â”‚ â””â”€â”€ pred_vs_true.png # Plot of predicted vs true delay
â”œâ”€â”€ requirements.txt # Dependencies
â””â”€â”€ README.md # This file


---

## ğŸ“ˆ Results

<p align="center">
  <img src="outputs/pred_vs_true.png" width="500" alt="Prediction Plot">
</p>

- **Input**: Graph of chip components with edge delays
- **Output**: Predicted total netlist delay
- Most predictions closely align with ground truth

---

## ğŸš€ Getting Started

### 1. Clone the repo

```bash
git clone https://github.com/AayushA10/chip-gnn-opt.git
cd chip-gnn-opt
