<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (STM32F7xx): Src/MCU/STM32F7xx/Src/FMC.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (STM32F7xx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_f_m_c_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">FMC.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_f_m_c_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span><span class="comment">// see: www.element14.com/community, STM: Software examples for STM32F4xx, STM32F4xx_LCD_Example.zip</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef _HW_FMC_MCU_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define _HW_FMC_MCU_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classc_hw_f_m_c.html">   24</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classc_hw_f_m_c.html">cHwFMC</a></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;{</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="comment">//cHwDMA xdma;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;      NOR         = 0x00,</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;      NAND        = 0x01,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;      SDRAM       = 0x02,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;      SDRAM_Bank1 = (0&lt;&lt;4) | SDRAM,</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;      SDRAM_Bank2 = (1&lt;&lt;4) | SDRAM</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    } FMCtype;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classc_hw_f_m_c.html#a3eaf459d6f01a588a03c5a5793c4052c">   44</a></span>&#160;<span class="comment"></span>    <a class="code" href="classc_hw_f_m_c.html#a3eaf459d6f01a588a03c5a5793c4052c">cHwFMC</a>( FMCtype typeIn, <span class="keywordtype">bool</span> bothIn = <span class="keyword">false</span> )</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;      type = typeIn&amp;0x0F;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;      bank = (typeIn&gt;&gt;4)&amp;0x0F;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;      both = bothIn;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      WORD mode =  <a class="code" href="classc_hw_pin_config.html#a404ee113b8c1413de3acfa4a92c92627a5411a03234804ad64510842e11689d8e">cHwPinConfig::FAST_SPEED</a></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                 | <a class="code" href="classc_hw_pin_config.html#a404ee113b8c1413de3acfa4a92c92627ab8f9b53c17348b7803025f0092a2bf3f">cHwPinConfig::PUSH_PULL</a></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                 | <a class="code" href="classc_hw_pin_config.html#a404ee113b8c1413de3acfa4a92c92627a503fca046915f443255037f80a6cfe3b">cHwPinConfig::PULL_UP</a> <span class="comment">// ???</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                 | <a class="code" href="classc_hw_pin_config.html#a404ee113b8c1413de3acfa4a92c92627a8f735e549cd6edea81dc5b05e38bb660">cHwPinConfig::NO_PUPD</a>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D0,mode);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D1,mode);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D2,mode);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D3,mode);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D4,mode);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D5,mode);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D6,mode);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D7,mode);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D8,mode);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D9,mode);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D10,mode);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D11,mode);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D12,mode);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D13,mode);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D14,mode);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D15,mode);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D16,mode);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D17,mode);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D18,mode);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D19,mode);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D20,mode);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D21,mode);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D22,mode);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D23,mode);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D24,mode);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D25,mode);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D26,mode);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D27,mode);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D28,mode);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D29,mode);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D30,mode);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_D31,mode);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_NBL0,mode);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_NBL1,mode);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A0,mode);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A1,mode);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A2,mode);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A3,mode);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A4,mode);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A5,mode);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A6,mode);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A7,mode);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A8,mode);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A9,mode);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A10,mode);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A11,mode);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A12,mode);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A13,mode);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A14,mode);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_A15,mode);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_SDCLK,mode);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_SDNCAS,mode);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_SDNRAS,mode);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_SDCKE0,mode);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_SDNE0,mode);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_SDNWE,mode);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_NBL2,mode);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <a class="code" href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a>(cHwPinConfig::FMC_NBL3,mode);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      <span class="comment">/* Enable FMC clock */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      RCC-&gt;AHB3ENR |= RCC_AHB3ENR_FMCEN;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      <span class="keywordflow">if</span>( type == SDRAM )</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        SDRAM_Init( );</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    uint32_t startAddr( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="keywordflow">if</span>( bank == 0 )</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="keywordflow">return</span>( 0xC0000000 );</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keywordflow">return</span>( 0xD0000000 );</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    </div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordtype">void</span> SDRAM_Init(  )</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    {</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      uint32_t reg  = 0;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="comment">// Step 1 and 2</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="comment">// Common initialization,</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <span class="comment">// see Reference Manual, DocID028270-Rev 3, page 388</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="comment">//--------------------------------------------------</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <span class="comment">// SDRAM Control registers</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      reg  = FMC_Bank5_6-&gt;SDCR[0<span class="comment">/*BANK1*/</span>];</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      reg &amp;= ~( <a class="code" href="group___peripheral___registers___bits___definition.html#ga1d22db08969e3e4c2f5026ba7d909fc4">FMC_SDCR1_SDCLK</a></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#ga334057f73f228afd64d153cd8f1ac262">FMC_SDCR1_RBURST</a></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#gafcbd27dae5f45c02cdc1b27d2838d767">FMC_SDCR1_RPIPE</a> );</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      reg |=  (  (2&lt;&lt;10)          <span class="comment">// Clock configuration: 2xHCLK periods</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;              |  <a class="code" href="group___peripheral___registers___bits___definition.html#ga334057f73f228afd64d153cd8f1ac262">FMC_SDCR1_RBURST</a> <span class="comment">// Burst read:enable</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;              |  (0&lt;&lt;13) );       <span class="comment">// Read pipe: No HCLK clock cycle delay</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      FMC_Bank5_6-&gt;SDCR[0<span class="comment">/*BANK1*/</span>] = reg;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      <span class="comment">// SDRAM Timing registers</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      reg  = FMC_Bank5_6-&gt;SDTR[0<span class="comment">/*BANK1*/</span>];</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      reg &amp;= ~( <a class="code" href="group___peripheral___registers___bits___definition.html#ga3d0123ad7b93374bbc08987a4143bcd3">FMC_SDTR1_TRC</a></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#gaeb3982d998c6d3fae9db38ff73c6ad2c">FMC_SDTR1_TRP</a> );</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      reg |=  ( ((7 - 1) &lt;&lt; 12)    <span class="comment">// Row cycle delay: 7 cycles</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;              | ((2 - 1) &lt;&lt; 20) ); <span class="comment">// Row precharge delay: 2 cycles</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      FMC_Bank5_6-&gt;SDTR[0<span class="comment">/*BANK1*/</span>] = reg;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="comment">// Bank specific initialization</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      <span class="comment">//-----------------------------</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="comment">// SDRAM Control registers</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      reg  = FMC_Bank5_6-&gt;SDCR[bank];</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      reg &amp;= ~( <a class="code" href="group___peripheral___registers___bits___definition.html#ga5eeb21e821732533aaae6604ff44098e">FMC_SDCR1_NC</a></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#ga59ba0a387944cfabbe55a7423bb236e1">FMC_SDCR1_NR</a></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#gac0bb45a38d71be0faba70883a40ed456">FMC_SDCR1_MWID</a></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4880d6d6e02e44a16dae8020fb1fd5b1">FMC_SDCR1_NB</a></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#gafde0761dd55b3f9abbd0b9a9c4397362">FMC_SDCR1_CAS</a></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#ga6ff88cdf28fdd800474bd01ecc68fa5e">FMC_SDCR1_WP</a> );</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      reg |=  ( (0 &lt;&lt;  0)       <span class="comment">// Number of column address bits:8</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;              | (1 &lt;&lt;  2)       <span class="comment">// Number of row address bits:12</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;              | (2 &lt;&lt;  4)       <span class="comment">// Memory data bus width:32 bits</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;              | (1 &lt;&lt;  6)       <span class="comment">// Number of internal banks:4</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;              | (3 &lt;&lt;  7)       <span class="comment">// CAS Latency:3 (must be same as in Load Mode Register)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;              |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga6ff88cdf28fdd800474bd01ecc68fa5e">FMC_SDCR1_WP</a> ); <span class="comment">// Write protection: disable</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      FMC_Bank5_6-&gt;SDCR[bank] = reg;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <span class="comment">// SDRAM Timing registers</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      reg  = FMC_Bank5_6-&gt;SDTR[bank];</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      reg &amp;= ~( <a class="code" href="group___peripheral___registers___bits___definition.html#gabb6ebfa7b3b1a412aa1f9f623655b4a8">FMC_SDTR1_TMRD</a></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#ga47630734e66766d09fcab1e568a2db95">FMC_SDTR1_TXSR</a></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#ga48919a6cbb4b2a2e943c710a23a4bd43">FMC_SDTR1_TRAS</a></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4fb44a3c894f28dd39c934ec90ba56ac">FMC_SDTR1_TWR</a></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;              | <a class="code" href="group___peripheral___registers___bits___definition.html#gab70da38dd9906e2f4c20e3c029a40f28">FMC_SDTR1_TRCD</a> );</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      reg |=  ( ((2 - 1) &lt;&lt;  0)   <span class="comment">// Load Mode Register to Active: 2 cycles</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;              | ((7 - 1) &lt;&lt;  4)   <span class="comment">// Exit Self-refresh delay: 7 cycles</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;              | ((4 - 1) &lt;&lt;  8)   <span class="comment">// Self refresh time: 4 cycles</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;              | ((2 - 1) &lt;&lt; 16)   <span class="comment">// Recovery delay: 2 cycles</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;              | ((2 - 1) &lt;&lt; 24)); <span class="comment">// Row to column delay: 2 cycles</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      FMC_Bank5_6-&gt;SDTR[bank] = reg;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="comment">// Device specific initialization</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="comment">//-------------------------------</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="comment">// Step 3: Configure a clock configuration enable command</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      SendCommand( 0x01<span class="comment">/*Clock Configuration Enable*/</span>, 1, 0 );</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      <span class="comment">// Step 4: Insert 100 us minimum delay</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <a class="code" href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a>(1);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="comment">// Step 5: Configure a PALL (precharge all) command</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      SendCommand( 0x02<span class="comment">/*PALL Command*/</span>, 1, 0 );</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="comment">// Step 6: Configure an Auto Refresh command</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      SendCommand( 0x03<span class="comment">/*Auto Refresh Command*/</span>, 8, 0 );</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <span class="comment">// Step 7: Program the external memory mode register</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="comment">// see: Micron SDR SDRAM &quot;MT48LC4M32B2&quot;, Datasheet</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      reg = ( (0&lt;&lt;0)   <span class="comment">// Burst length: 1</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            | (0&lt;&lt;3)   <span class="comment">// Burst type:sequential</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            | (3&lt;&lt;4)   <span class="comment">// CAS Latency:3 (must be same as in SDCR)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            | (0&lt;&lt;7)   <span class="comment">// Operating Mode: standard</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            | (1&lt;&lt;9) );<span class="comment">// Write Burst Mode: single</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      SendCommand(0x04<span class="comment">/*Load Mode Register*/</span>, 1, reg);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <span class="comment">// Step 8: Set the refresh rate counter</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      <span class="comment">// see: Micron SDR SDRAM &quot;MT48LC4M32B2&quot;, Datasheet:</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <span class="comment">//      Refresh period: 64ms</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      <span class="comment">//      Refresh count:  4k = 4096</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="comment">// here:fclkSD = 100 MHz</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <span class="comment">//      COUNT = RefreshPeriod/RefreshCount*fclkSD + 20</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      <span class="comment">//            = 64E-3/4096*100E6 +20 = 1583</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      FMC_Bank5_6-&gt;SDRTR |= (1583 &lt;&lt; 1);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordtype">void</span> SendCommand( uint32_t Command,       </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                      uint32_t AutoRefresh,   </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                              <span class="comment">//   command issued in auto refresh mode</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                      uint32_t ModeRegister ) </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      uint32_t ctb;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="comment">// see: Reference Manual, DocID028270-Rev 3, page 402:</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <span class="comment">//      &quot;If two SDRAM banks are used, the Auto-refresh and</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <span class="comment">//       PALL command must be issued simultaneously to the two devices</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="comment">//       with CTB1 and CTB2 bits set&quot;</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">if</span>( both &amp;&amp; (   Command == 0x02    <span class="comment">// PALL Command</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                   || Command == 0x03 )) <span class="comment">// Auto Refresh Mode</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        ctb = 3; <span class="comment">// use CTB1 and CTB2 simultanously</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span>( bank == 0)</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        ctb = 1&lt;&lt;1; <span class="comment">// CTB1</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        ctb = 1&lt;&lt;0; <span class="comment">// CTB2</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      FMC_Bank5_6-&gt;SDCMR = ( (Command         &lt;&lt; 0)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                           | (ctb             &lt;&lt; 3)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                           | ((AutoRefresh-1) &lt;&lt; 5)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                           | (ModeRegister    &lt;&lt; 9) );</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      <span class="comment">// TODO: timeout</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keywordflow">while</span>( FMC_Bank5_6-&gt;SDSR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4a1fac2c6ca51889b974cae07f51839b">FMC_SDSR_BUSY</a> ); <span class="comment">// wait until command is send</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    uint8_t type;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    uint8_t bank;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordtype">bool</span>    both;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;}; <span class="comment">// class cHwFMC</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4fb44a3c894f28dd39c934ec90ba56ac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4fb44a3c894f28dd39c934ec90ba56ac">FMC_SDTR1_TWR</a></div><div class="ttdeci">#define FMC_SDTR1_TWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08880">stm32f769xx.h:8880</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5eeb21e821732533aaae6604ff44098e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5eeb21e821732533aaae6604ff44098e">FMC_SDCR1_NC</a></div><div class="ttdeci">#define FMC_SDCR1_NC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08771">stm32f769xx.h:8771</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga47630734e66766d09fcab1e568a2db95"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga47630734e66766d09fcab1e568a2db95">FMC_SDTR1_TXSR</a></div><div class="ttdeci">#define FMC_SDTR1_TXSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08860">stm32f769xx.h:8860</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1d22db08969e3e4c2f5026ba7d909fc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1d22db08969e3e4c2f5026ba7d909fc4">FMC_SDCR1_SDCLK</a></div><div class="ttdeci">#define FMC_SDCR1_SDCLK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08797">stm32f769xx.h:8797</a></div></div>
<div class="ttc" id="classc_system_html_a00ae6d8ef78befcecc0ebe7f33593534"><div class="ttname"><a href="classc_system.html#a00ae6d8ef78befcecc0ebe7f33593534">cSystem::delayMilliSec</a></div><div class="ttdeci">static void delayMilliSec(unsigned short delay)</div><div class="ttdef"><b>Definition:</b> <a href="_system_8cpp_source.html#l00142">System.cpp:142</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3d0123ad7b93374bbc08987a4143bcd3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3d0123ad7b93374bbc08987a4143bcd3">FMC_SDTR1_TRC</a></div><div class="ttdeci">#define FMC_SDTR1_TRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08874">stm32f769xx.h:8874</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafcbd27dae5f45c02cdc1b27d2838d767"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafcbd27dae5f45c02cdc1b27d2838d767">FMC_SDCR1_RPIPE</a></div><div class="ttdeci">#define FMC_SDCR1_RPIPE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08805">stm32f769xx.h:8805</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga48919a6cbb4b2a2e943c710a23a4bd43"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga48919a6cbb4b2a2e943c710a23a4bd43">FMC_SDTR1_TRAS</a></div><div class="ttdeci">#define FMC_SDTR1_TRAS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08867">stm32f769xx.h:8867</a></div></div>
<div class="ttc" id="classc_hw_f_m_c_html_a3eaf459d6f01a588a03c5a5793c4052c"><div class="ttname"><a href="classc_hw_f_m_c.html#a3eaf459d6f01a588a03c5a5793c4052c">cHwFMC::cHwFMC</a></div><div class="ttdeci">cHwFMC(FMCtype typeIn, bool bothIn=false)</div><div class="ttdef"><b>Definition:</b> <a href="_f_m_c_8h_source.html#l00044">FMC.h:44</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga59ba0a387944cfabbe55a7423bb236e1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59ba0a387944cfabbe55a7423bb236e1">FMC_SDCR1_NR</a></div><div class="ttdeci">#define FMC_SDCR1_NR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08776">stm32f769xx.h:8776</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4880d6d6e02e44a16dae8020fb1fd5b1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4880d6d6e02e44a16dae8020fb1fd5b1">FMC_SDCR1_NB</a></div><div class="ttdeci">#define FMC_SDCR1_NB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08786">stm32f769xx.h:8786</a></div></div>
<div class="ttc" id="classc_hw_pin_config_html_a9dbea15c98986dcaaf7c6af23da73d28"><div class="ttname"><a href="classc_hw_pin_config.html#a9dbea15c98986dcaaf7c6af23da73d28">cHwPinConfig::set</a></div><div class="ttdeci">static void set(GPIO_TypeDef *gpio, BYTE pinId, DWORD mode, BYTE af=0)</div><div class="ttdef"><b>Definition:</b> <a href="_pin_config_8cpp_source.html#l00016">PinConfig.cpp:16</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaeb3982d998c6d3fae9db38ff73c6ad2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb3982d998c6d3fae9db38ff73c6ad2c">FMC_SDTR1_TRP</a></div><div class="ttdeci">#define FMC_SDTR1_TRP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08886">stm32f769xx.h:8886</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4a1fac2c6ca51889b974cae07f51839b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a1fac2c6ca51889b974cae07f51839b">FMC_SDSR_BUSY</a></div><div class="ttdeci">#define FMC_SDSR_BUSY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08995">stm32f769xx.h:8995</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac0bb45a38d71be0faba70883a40ed456"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac0bb45a38d71be0faba70883a40ed456">FMC_SDCR1_MWID</a></div><div class="ttdeci">#define FMC_SDCR1_MWID</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08781">stm32f769xx.h:8781</a></div></div>
<div class="ttc" id="classc_hw_pin_config_html_a404ee113b8c1413de3acfa4a92c92627a5411a03234804ad64510842e11689d8e"><div class="ttname"><a href="classc_hw_pin_config.html#a404ee113b8c1413de3acfa4a92c92627a5411a03234804ad64510842e11689d8e">cHwPinConfig::FAST_SPEED</a></div><div class="ttdoc">Fast speed mode. </div><div class="ttdef"><b>Definition:</b> <a href="_pin_config_8h_source.html#l00053">PinConfig.h:53</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafde0761dd55b3f9abbd0b9a9c4397362"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafde0761dd55b3f9abbd0b9a9c4397362">FMC_SDCR1_CAS</a></div><div class="ttdeci">#define FMC_SDCR1_CAS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08789">stm32f769xx.h:8789</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab70da38dd9906e2f4c20e3c029a40f28"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab70da38dd9906e2f4c20e3c029a40f28">FMC_SDTR1_TRCD</a></div><div class="ttdeci">#define FMC_SDTR1_TRCD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08892">stm32f769xx.h:8892</a></div></div>
<div class="ttc" id="classc_hw_pin_config_html_a404ee113b8c1413de3acfa4a92c92627a503fca046915f443255037f80a6cfe3b"><div class="ttname"><a href="classc_hw_pin_config.html#a404ee113b8c1413de3acfa4a92c92627a503fca046915f443255037f80a6cfe3b">cHwPinConfig::PULL_UP</a></div><div class="ttdoc">Enable pull-up. </div><div class="ttdef"><b>Definition:</b> <a href="_pin_config_8h_source.html#l00047">PinConfig.h:47</a></div></div>
<div class="ttc" id="classc_hw_pin_config_html_a404ee113b8c1413de3acfa4a92c92627ab8f9b53c17348b7803025f0092a2bf3f"><div class="ttname"><a href="classc_hw_pin_config.html#a404ee113b8c1413de3acfa4a92c92627ab8f9b53c17348b7803025f0092a2bf3f">cHwPinConfig::PUSH_PULL</a></div><div class="ttdoc">Enable push-pull. </div><div class="ttdef"><b>Definition:</b> <a href="_pin_config_8h_source.html#l00042">PinConfig.h:42</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga334057f73f228afd64d153cd8f1ac262"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga334057f73f228afd64d153cd8f1ac262">FMC_SDCR1_RBURST</a></div><div class="ttdeci">#define FMC_SDCR1_RBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08802">stm32f769xx.h:8802</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabb6ebfa7b3b1a412aa1f9f623655b4a8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabb6ebfa7b3b1a412aa1f9f623655b4a8">FMC_SDTR1_TMRD</a></div><div class="ttdeci">#define FMC_SDTR1_TMRD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08853">stm32f769xx.h:8853</a></div></div>
<div class="ttc" id="classc_hw_f_m_c_html"><div class="ttname"><a href="classc_hw_f_m_c.html">cHwFMC</a></div><div class="ttdef"><b>Definition:</b> <a href="_f_m_c_8h_source.html#l00024">FMC.h:24</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6ff88cdf28fdd800474bd01ecc68fa5e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ff88cdf28fdd800474bd01ecc68fa5e">FMC_SDCR1_WP</a></div><div class="ttdeci">#define FMC_SDCR1_WP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l08794">stm32f769xx.h:8794</a></div></div>
<div class="ttc" id="classc_hw_pin_config_html_a404ee113b8c1413de3acfa4a92c92627a8f735e549cd6edea81dc5b05e38bb660"><div class="ttname"><a href="classc_hw_pin_config.html#a404ee113b8c1413de3acfa4a92c92627a8f735e549cd6edea81dc5b05e38bb660">cHwPinConfig::NO_PUPD</a></div><div class="ttdoc">No pull-up or pull down. </div><div class="ttdef"><b>Definition:</b> <a href="_pin_config_8h_source.html#l00046">PinConfig.h:46</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_413f4e031a85da0d68269c6fd2f76e1c.html">Src</a></li><li class="navelem"><a class="el" href="dir_9c07b6f6cc004f3a3b80dfa585542b38.html">MCU</a></li><li class="navelem"><a class="el" href="dir_b77c033deeca566f0847c68c68cc5034.html">STM32F7xx</a></li><li class="navelem"><a class="el" href="dir_1b447feb80553055b4e150da51ea04dd.html">Src</a></li><li class="navelem"><a class="el" href="_f_m_c_8h.html">FMC.h</a></li>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:10 for Embedded-System-Library (STM32F7xx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
