Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb  5 09:25:30 2025
| Host         : LaithLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LED_Display_timing_summary_routed.rpt -pb LED_Display_timing_summary_routed.pb -rpx LED_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   74          inf        0.000                      0                   74           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.476ns (60.719%)  route 2.896ns (39.281%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDSE                         0.000     0.000 r  number_reg[2]/C
    SLICE_X65Y19         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  number_reg[2]/Q
                         net (fo=9, routed)           1.027     1.446    number[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.324     1.770 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.869     3.639    LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733     7.372 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.372    LED[0]
    U7                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.487ns (60.858%)  route 2.886ns (39.142%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDSE                         0.000     0.000 r  number_reg[2]/C
    SLICE_X65Y19         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  number_reg[2]/Q
                         net (fo=9, routed)           1.026     1.445    number[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.324     1.769 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.860     3.629    LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.372 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.372    LED[3]
    V8                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 4.219ns (60.954%)  route 2.703ns (39.046%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDSE                         0.000     0.000 r  number_reg[2]/C
    SLICE_X65Y19         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  number_reg[2]/Q
                         net (fo=9, routed)           1.027     1.446    number[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.296     1.742 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     3.418    LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.922 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.922    LED[1]
    V5                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 4.339ns (62.941%)  route 2.555ns (37.059%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE                         0.000     0.000 r  number_reg[0]/C
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  number_reg[0]/Q
                         net (fo=11, routed)          0.838     1.294    number[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.446 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.163    LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731     6.894 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.894    LED[5]
    W6                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.115ns (60.476%)  route 2.689ns (39.524%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE                         0.000     0.000 r  number_reg[0]/C
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  number_reg[0]/Q
                         net (fo=11, routed)          0.838     1.294    number[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124     1.418 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.851     3.269    LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.805 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.805    LED[4]
    U8                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 4.091ns (60.145%)  route 2.711ns (39.855%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE                         0.000     0.000 r  number_reg[0]/C
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  number_reg[0]/Q
                         net (fo=11, routed)          0.849     1.305    number[0]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     1.429 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.861     3.291    LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.801 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.801    LED[6]
    W7                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.786ns  (logic 4.235ns (62.407%)  route 2.551ns (37.593%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDSE                         0.000     0.000 r  number_reg[2]/C
    SLICE_X65Y19         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  number_reg[2]/Q
                         net (fo=9, routed)           1.026     1.445    number[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.296     1.741 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     3.266    LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.786 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.786    LED[2]
    U5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.510ns  (logic 1.580ns (35.037%)  route 2.930ns (64.963%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=6, routed)           1.957     3.413    RST_IBUF
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.973     4.510    counter[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.510ns  (logic 1.580ns (35.037%)  route 2.930ns (64.963%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=6, routed)           1.957     3.413    RST_IBUF
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.973     4.510    counter[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.510ns  (logic 1.580ns (35.037%)  route 2.930ns (64.963%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=6, routed)           1.957     3.413    RST_IBUF
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.537 r  counter[0]_i_1/O
                         net (fo=27, routed)          0.973     4.510    counter[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            number_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.463%)  route 0.133ns (48.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  update_reg/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  update_reg/Q
                         net (fo=5, routed)           0.133     0.274    sel0[27]
    SLICE_X65Y19         FDSE                                         r  number_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            number_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.463%)  route 0.133ns (48.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  update_reg/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  update_reg/Q
                         net (fo=5, routed)           0.133     0.274    sel0[27]
    SLICE_X65Y19         FDSE                                         r  number_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            number_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.138%)  route 0.186ns (56.862%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  update_reg/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  update_reg/Q
                         net (fo=5, routed)           0.186     0.327    sel0[27]
    SLICE_X65Y18         FDSE                                         r  number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            number_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.138%)  route 0.186ns (56.862%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  update_reg/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  update_reg/Q
                         net (fo=5, routed)           0.186     0.327    sel0[27]
    SLICE_X65Y18         FDSE                                         r  number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            update_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  update_reg/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  update_reg/Q
                         net (fo=5, routed)           0.168     0.309    sel0[27]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  update_i_1/O
                         net (fo=1, routed)           0.000     0.354    update_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  update_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            number_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE                         0.000     0.000 r  number_reg[0]/C
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  number_reg[0]/Q
                         net (fo=11, routed)          0.182     0.323    number[0]
    SLICE_X65Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  number[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    number[0]_i_1_n_0
    SLICE_X65Y18         FDSE                                         r  number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[10]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    counter_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[18]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    counter_reg[16]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[22]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    counter_reg[20]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.125     0.289    counter_reg[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.399    counter_reg[0]_i_2_n_5
    SLICE_X64Y19         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





