\subsection{mcfg\+\_\+components.\+vhd}
\label{mcfg__components_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/mcfg\+\_\+components.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/mcfg\+\_\+components.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00002 \textcolor{keyword}{-- FILE:    mcfg\_components.vhd}
00003 \textcolor{keyword}{-- DESCRIPTION: This package contains all component declarations.}
00004 \textcolor{keyword}{-- DATE:    Dec 31, 2013}
00005 \textcolor{keyword}{-- AUTHOR(s):   Lime Microsystems}
00006 \textcolor{keyword}{-- REVISION}
00007 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00008 
00009 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00010 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00011 
00012 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00013 \textcolor{keyword}{-- Package declaration}
00014 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00015 
00016 \textcolor{keywordflow}{package }mcfg_components \textcolor{keywordflow}{is}
00017 
00018 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00019 
00020 
00021 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00022 \textcolor{keywordflow}{component} mcfg32w\_fsm
00023     \textcolor{keywordflow}{port} (        
00024         address: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});   \textcolor{keyword}{-- Hardware address}
00025         inst\_reg: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Instruction register (read only here)}
00026         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};             \textcolor{keyword}{-- Serial clock}
00027         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Serial enable}
00028         reset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};                \textcolor{keyword}{-- Reset}
00029         inst\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Instruction register enable}
00030         din\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- Data in register enable}
00031         dout\_reg\_sen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register shift enable}
00032         dout\_reg\_len: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register load enable}
00033         mem\_we: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Memory write enable}
00034         oe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Output enable}
00035         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00036     );
00037 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00038 
00039 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00040 \textcolor{keywordflow}{component} mcfg32wm_fsm
00041     \textcolor{keywordflow}{port}(
00042         address: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});   \textcolor{keyword}{-- Hardware address}
00043         mimo_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00044         inst_reg: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Instruction register (read only here)}
00045         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};             \textcolor{keyword}{-- Serial clock}
00046         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Serial enable}
00047         reset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};                \textcolor{keyword}{-- Reset}
00048         inst_reg_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Instruction register enable}
00049         din_reg_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- Data in register enable}
00050         dout_reg_sen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register shift enable}
00051         dout_reg_len: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register load enable}
00052         mem_we: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Memory write enable}
00053         oe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Output enable}
00054         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00055     );
00056 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00057 
00058 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00059 \textcolor{keywordflow}{component} mcfg32wmp\_fsm
00060     \textcolor{keywordflow}{port}(
00061         address: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});   \textcolor{keyword}{-- Hardware address}
00062         mimo\_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00063         inst\_reg: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Instruction register (read only here)}
00064         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};             \textcolor{keyword}{-- Serial clock}
00065         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Serial enable}
00066         reset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};                \textcolor{keyword}{-- Reset}
00067         inst\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Instruction register enable}
00068         din\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- Data in register enable}
00069         dout\_reg\_sen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register shift enable}
00070         dout\_reg\_len: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register load enable}
00071         mem\_we: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Memory write enable}
00072         oe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Output enable}
00073         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00074 
00075         iodir: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                               \textcolor{keyword}{-- IO pin direction control}
00076         mode: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}\textcolor{keyword}{                                                  -- 3 or 4 SPI mode}
00077     );
00078 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00079 
00080 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00081 \textcolor{keywordflow}{component} mcfg64w\_fsm
00082     \textcolor{keywordflow}{port} (        
00083         address: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});   \textcolor{keyword}{-- Hardware address}
00084         inst\_reg: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Instruction register (read only here)}
00085         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};             \textcolor{keyword}{-- Serial clock}
00086         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Serial enable}
00087         reset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};                \textcolor{keyword}{-- Reset}
00088         inst\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Instruction register enable}
00089         din\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- Data in register enable}
00090         dout\_reg\_sen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register shift enable}
00091         dout\_reg\_len: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register load enable}
00092         mem\_we: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Memory write enable}
00093         oe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Output enable}
00094         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00095     );
00096 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00097 
00098 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00099 \textcolor{keywordflow}{component} mcfg64wm\_fsm
00100     \textcolor{keywordflow}{port}(
00101         address: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});   \textcolor{keyword}{-- Hardware address}
00102         mimo\_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00103         inst\_reg: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Instruction register (read only here)}
00104         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};             \textcolor{keyword}{-- Serial clock}
00105         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Serial enable}
00106         reset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};                \textcolor{keyword}{-- Reset}
00107         inst\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Instruction register enable}
00108         din\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- Data in register enable}
00109         dout\_reg\_sen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register shift enable}
00110         dout\_reg\_len: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register load enable}
00111         mem\_we: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Memory write enable}
00112         oe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Output enable}
00113         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00114     );
00115 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00116 
00117 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00118 \textcolor{keywordflow}{component} mcfg128w\_fsm
00119     \textcolor{keywordflow}{port}(
00120         address: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});   \textcolor{keyword}{-- Hardware address}
00121         mimo\_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00122         inst\_reg: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Instruction register (read only here)}
00123         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};             \textcolor{keyword}{-- Serial clock}
00124         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Serial enable}
00125         reset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};                \textcolor{keyword}{-- Reset}
00126         inst\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Instruction register enable}
00127         din\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- Data in register enable}
00128         dout\_reg\_sen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register shift enable}
00129         dout\_reg\_len: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register load enable}
00130         mem\_we: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Memory write enable}
00131         oe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Output enable}
00132         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00133         iodir: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                               \textcolor{keyword}{-- IO pin direction control}
00134         mode: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}\textcolor{keyword}{                                                  -- 3 or 4 SPI mode}
00135     );
00136 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00137 
00138 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00139 \textcolor{keywordflow}{component} mcfg128wm\_fsm
00140     \textcolor{keywordflow}{port}(
00141         address: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});   \textcolor{keyword}{-- Hardware address}
00142         mimo\_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00143         inst\_reg: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Instruction register (read only here)}
00144         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};             \textcolor{keyword}{-- Serial clock}
00145         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Serial enable}
00146         reset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};                \textcolor{keyword}{-- Reset}
00147         inst\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Instruction register enable}
00148         din\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- Data in register enable}
00149         dout\_reg\_sen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register shift enable}
00150         dout\_reg\_len: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register load enable}
00151         mem\_we: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Memory write enable}
00152         oe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Output enable}
00153         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00154         iodir: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                               \textcolor{keyword}{-- IO pin direction control}
00155         mode: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}\textcolor{keyword}{                                                  -- 3 or 4 SPI mode}
00156     );
00157 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00158 
00159 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00160 \textcolor{keywordflow}{component} mcfg
00161     \textcolor{keywordflow}{port} (
00162 \textcolor{keyword}{        -- Address and location of this module}
00163 \textcolor{keyword}{        -- Will be hard wired at the top level}
00164         maddress: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00165         mimo\_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- MIMO enable, from TOP SPI}
00166     
00167 \textcolor{keyword}{        -- Serial port IOs}
00168         sdin: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data in}
00169         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data clock}
00170         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- Enable signal (active low)}
00171         sdout: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Data out}
00172     
00173 \textcolor{keyword}{        -- Signals coming from the pins or top level serial interface}
00174         hreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Hard reset signal, resets everything}
00175         txen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}; \textcolor{keyword}{-- Power down all modules when txen=0}
00176         
00177         oen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00178         
00179         en      : \textcolor{keywordflow}{buffer} \textcolor{comment}{std\_logic};
00180         NCOF    : \textcolor{keywordflow}{buffer} \textcolor{comment}{std\_logic\_vector} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00181         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00182         gcorri: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00183         gcorrq: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00184         iqcorr: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00185         dccorri: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00186         dccorrq: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00187     fsinc\_polarity: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- 1: frame start, when 1; 0: frame start, when 0.}
00188     interleave\_mode: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};    \textcolor{keyword}{-- 0: IQ; 1: QI.}
00189     clk\_pol: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- 0: positive; 1: negative.}
00190         ovr: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{--HBI interpolation ratio }
00191         gfir1l: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Length of GPFIR1}
00192         gfir1n: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Clock division ratio of GPFIR1}
00193         gfir2l: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Length of GPFIR2}
00194         gfir2n: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Clock division ratio of GPFIR2}
00195         gfir3l: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Length of GPFIR3}
00196         gfir3n: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Clock division ratio of GPFIR3}
00197         TNCOF   : \textcolor{keywordflow}{buffer} \textcolor{comment}{std\_logic\_vector} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00198         insel: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00199         ph\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00200         gc\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00201         gfir1\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00202         gfir2\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00203         gfir3\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00204         dc\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00205         cmix\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00206         isinc\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}
00207     );
00208 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00209 
00210 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00211 \textcolor{keywordflow}{component} ncocfg
00212     \textcolor{keywordflow}{port} (
00213 \textcolor{keyword}{        -- Address and location of this module}
00214 \textcolor{keyword}{        -- Will be hard wired at the top level}
00215         maddress: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00216         mimo\_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- MIMO enable, from TOP SPI}
00217         
00218 \textcolor{keyword}{        -- Clock for shadow register}
00219         clk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00220     
00221 \textcolor{keyword}{        -- Serial port IOs}
00222         sdin: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data in}
00223         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data clock}
00224         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- Enable signal (active low)}
00225         sdout: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Data out}
00226     
00227 \textcolor{keyword}{        -- Signals coming from the pins or top level serial interface}
00228         lreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Logic reset signal, resets logic cells only}
00229         mreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Memory reset signal, resets configuration memory only}
00230         oen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00231         
00232         pho: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00233         fcw: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00234         
00235         dthbit: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00236     );
00237 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00238 
00239 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00240 \textcolor{keywordflow}{component} mcfg12c64w16b\_fsm
00241     \textcolor{keywordflow}{port}(
00242         address: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});   \textcolor{keyword}{-- Hardware address}
00243         inst\_reg: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Instruction register (read only here)}
00244         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};             \textcolor{keyword}{-- Serial clock}
00245         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Serial enable}
00246         reset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};                \textcolor{keyword}{-- Reset}
00247         inst\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Instruction register enable}
00248         din\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- Data in register enable}
00249         dout\_reg\_sen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register shift enable}
00250         dout\_reg\_len: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register load enable}
00251         mem\_we: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Memory write enable}
00252         oe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Output enable}
00253         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00254     );
00255 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00256 
00257 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00258 \textcolor{keywordflow}{component} mcfg12c128w16b\_fsm
00259     \textcolor{keywordflow}{port}(
00260         address: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});   \textcolor{keyword}{-- Hardware address}
00261         inst\_reg: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Instruction register (read only here)}
00262         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};             \textcolor{keyword}{-- Serial clock}
00263         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Serial enable}
00264         reset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};                \textcolor{keyword}{-- Reset}
00265         inst\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Instruction register enable}
00266         din\_reg\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- Data in register enable}
00267         dout\_reg\_sen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register shift enable}
00268         dout\_reg\_len: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};            \textcolor{keyword}{-- Data out register load enable}
00269         mem\_we: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Memory write enable}
00270         oe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};              \textcolor{keyword}{-- Output enable}
00271         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00272     );
00273 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00274 
00275 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00276 \textcolor{keywordflow}{component} topcfg
00277     \textcolor{keywordflow}{port} (
00278 \textcolor{keyword}{        -- Address and location of this module}
00279 \textcolor{keyword}{        -- These signals will be hard wired at the top level}
00280         maddress: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00281     
00282 \textcolor{keyword}{        -- Serial port A IOs}
00283         sdin: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data in}
00284         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data clock}
00285         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- Enable signal (active low)}
00286         sdout: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Data out}
00287         oen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Enable for data out}
00288         sddir: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- SDIO  direction control}
00289     
00290 \textcolor{keyword}{        -- Signals coming from the pins or top level serial interface}
00291         hreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Hard reset signal, resets everything}
00292         clk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- Master clock (40MHz), drives shadow register}
00293         
00294 \textcolor{keyword}{        --=== Control lines ===--}
00295         
00296 \textcolor{keyword}{        -- MIMO channel select}
00297         mimo1en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00298 \textcolor{keyword}{        --mimo2en: in std\_logic;}
00299         
00300 \textcolor{keyword}{        -- Soft enables}
00301 \textcolor{keyword}{        --stxen1: in std\_logic;}
00302 \textcolor{keyword}{        --stxen2: in std\_logic;}
00303 \textcolor{keyword}{        --srxen1: in std\_logic;}
00304 \textcolor{keyword}{        --srxen2: in std\_logic;}
00305         
00306 
00307 \textcolor{keyword}{        -- AFE control lines}
00308         ISEL\_DAC\_AFE                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00309         MODE\_INTERLEAVE\_AFE : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00310         MUX\_AFE\_1                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00311         MUX\_AFE\_2                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00312         PD\_AFE                          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00313         PD\_RX\_AFE1                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00314         PD\_RX\_AFE2                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00315         PD\_TX\_AFE1                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00316         PD\_TX\_AFE2                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00317         
00318 \textcolor{keyword}{        -- BIAS control lines}
00319         RESRV\_BIAS          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00320         MUX\_BIAS\_OUT        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00321         RP\_CALIB\_BIAS       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00322         PD\_FRP\_BIAS         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00323         PD\_F\_BIAS               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00324         PD\_PTRP\_BIAS        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00325         PD\_PT\_BIAS          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00326         PD\_BIAS\_MASTER  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00327         
00328 \textcolor{keyword}{        -- XBUF control lines}
00329         SLFB\_XBUF\_RX            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00330         SLFB\_XBUF\_TX            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00331         BYP\_XBUF\_RX             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00332         BYP\_XBUF\_TX             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00333         EN\_OUT2\_XBUF\_TX     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00334         EN\_TBUFIN\_XBUF\_RX   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00335         PD\_XBUF\_RX              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00336         PD\_XBUF\_TX              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00337 
00338 \textcolor{keyword}{        -- CLKGEN control lines     }
00339         RESRV\_CGN                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1});
00340         
00341         VCO\_CMPHO\_CGEN: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00342         VCO\_CMPLO\_CGEN: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00343         COARSEPLL\_COMPO\_CGEN:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00344         COARSE\_STEPDONE\_CGEN:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00345         
00346         REV\_CLKDAC\_CGEN         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00347         REV\_CLKADC\_CGEN         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}; 
00348 
00349         CP2\_CLKGEN                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00350         CP3\_CLKGEN                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00351         CZ\_CLKGEN                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00352 
00353         ICT\_VCO\_CGEN                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00354         CSW\_VCO\_CGEN                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00355         COARSE\_START\_CGEN       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00356 
00357         REVPH\_PFD\_CGEN          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00358         IOFFSET\_CP\_CGEN         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00359         IPULSE\_CP\_CGEN          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00360 
00361         CLKH\_OV\_CLKL\_CLKGN  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00362         DIV\_OUTCH\_CLKGEN        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00363         TST\_CLKGEN                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00364 
00365         REV\_SDMCLK\_CGEN         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00366         SEL\_SDMCLK\_CGEN         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00367         SX\_DITHER\_EN\_CGEN       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00368         INT\_SDM\_CGEN                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00369         FRAC\_SDM\_CGEN               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00370 
00371         SPDUP\_VCO\_CGEN          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00372         RESET\_N\_CGEN                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00373         EN\_ADCCLKH\_CLKGN        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00374         EN\_COARSE\_CKLGEN        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00375         EN\_INTONLY\_SDM\_CGEN : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00376         EN\_SDM\_CLK\_CGEN         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00377         EN\_SDM\_TSTO\_CGEN        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00378         PD\_CP\_CGEN                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00379         PD\_FDIV\_FB\_CGEN         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00380         PD\_FDIV\_O\_CGEN          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00381         PD\_SDM\_CGEN                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00382         PD\_VCO\_CGEN                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00383         PD\_VCO\_COMP\_CGEN        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00384         
00385 \textcolor{keyword}{        -- LDO control lines    }
00386         RDIV\_AFE            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00387         RDIV\_SPIBUF: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00388 
00389         RDIV\_CPGN           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00390         RDIV\_CPSXR      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00391 
00392         RDIV\_CPSXT      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00393         RDIV\_DIG        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00394 
00395         RDIV\_DIGGN      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00396         RDIV\_DIGSXR     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00397 
00398         RDIV\_DIGSXT     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00399         RDIV\_DIVGN      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00400 
00401         RDIV\_DIVSXR     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00402         RDIV\_DIVSXT     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00403 
00404         RDIV\_LNA12      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00405         RDIV\_LNA14      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00406 
00407         RDIV\_MXRFE      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00408         RDIV\_RBB        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00409 
00410         RDIV\_RXBUF      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00411         RDIV\_TBB            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00412 
00413         RDIV\_TIA12      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00414         RDIV\_TIA14      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00415 
00416         RDIV\_TLOB           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00417         RDIV\_TPAD           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00418 
00419         RDIV\_TXBUF      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00420         RDIV\_VCOGN      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00421 
00422         RDIV\_VCOSXR     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00423         RDIV\_VCOSXT     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00424 
00425         SPDUP\_LDO\_AFE                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00426         SPDUP\_LDO\_CPGN                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00427         SPDUP\_LDO\_CPSXR                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00428         SPDUP\_LDO\_CPSXT                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00429         SPDUP\_LDO\_DIG                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00430         SPDUP\_LDO\_DIGGN                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00431         SPDUP\_LDO\_DIGSXR                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00432         SPDUP\_LDO\_DIGSXT                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00433         SPDUP\_LDO\_DIVGN                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00434 
00435         SPDUP\_LDO\_DIVSXR                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00436         SPDUP\_LDO\_DIVSXT                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00437         SPDUP\_LDO\_LNA12                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00438         SPDUP\_LDO\_LNA14                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00439         SPDUP\_LDO\_MXRFE                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00440         SPDUP\_LDO\_RBB                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00441         SPDUP\_LDO\_RXBUF                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00442         SPDUP\_LDO\_TBB                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00443         SPDUP\_LDO\_TIA12                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00444         SPDUP\_LDO\_TIA14                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00445         SPDUP\_LDO\_TLOB                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00446         SPDUP\_LDO\_TPAD                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00447         SPDUP\_LDO\_TXBUF                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00448         SPDUP\_LDO\_VCOGN                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00449         SPDUP\_LDO\_VCOSXR                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00450         SPDUP\_LDO\_VCOSXT                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00451 
00452         BYP\_LDO\_AFE                         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00453         BYP\_LDO\_CPGN                        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00454         BYP\_LDO\_CPSXR                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00455         BYP\_LDO\_CPSXT                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00456         BYP\_LDO\_DIG                         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00457         BYP\_LDO\_DIGGN                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00458         BYP\_LDO\_DIGSXR                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00459         BYP\_LDO\_DIGSXT                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00460         BYP\_LDO\_DIVGN                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00461         BYP\_LDO\_DIVSXR                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00462         BYP\_LDO\_DIVSXT                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00463         BYP\_LDO\_LNA12                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00464         BYP\_LDO\_LNA14                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00465         BYP\_LDO\_MXRFE                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00466         BYP\_LDO\_RBB                         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00467         BYP\_LDO\_RXBUF                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00468 
00469         BYP\_LDO\_TBB                     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00470         BYP\_LDO\_TIA12         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00471         BYP\_LDO\_TIA14         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00472         BYP\_LDO\_TLOB          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00473         BYP\_LDO\_TPAD          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00474         BYP\_LDO\_TXBUF         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00475         BYP\_LDO\_VCOGN         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00476         BYP\_LDO\_VCOSXR        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00477         BYP\_LDO\_VCOSXT        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00478                       
00479         EN\_LOADIMP\_LDO\_AFE    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00480         EN\_LOADIMP\_LDO\_CPGN   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00481         EN\_LOADIMP\_LDO\_CPSXR  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00482 
00483         EN\_LOADIMP\_LDO\_CPSXT    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00484         EN\_LOADIMP\_LDO\_DIG    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00485         EN\_LOADIMP\_LDO\_DIGGN  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00486         EN\_LOADIMP\_LDO\_DIGSXR : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00487         EN\_LOADIMP\_LDO\_DIGSXT : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00488         EN\_LOADIMP\_LDO\_DIVGN  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00489         EN\_LOADIMP\_LDO\_DIVSXR : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00490         EN\_LOADIMP\_LDO\_DIVSXT : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00491         EN\_LOADIMP\_LDO\_LNA12  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00492         EN\_LOADIMP\_LDO\_LNA14  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00493         EN\_LOADIMP\_LDO\_MXRFE  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00494         EN\_LOADIMP\_LDO\_RBB    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00495         EN\_LOADIMP\_LDO\_RXBUF  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00496         EN\_LOADIMP\_LDO\_TBB    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00497         EN\_LOADIMP\_LDO\_TIA12  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00498         EN\_LOADIMP\_LDO\_TIA14  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00499 
00500         EN\_LOADIMP\_LDO\_TLOB         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00501         EN\_LOADIMP\_LDO\_TPAD     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00502         EN\_LOADIMP\_LDO\_TXBUF    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00503         EN\_LOADIMP\_LDO\_VCOGN    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00504         EN\_LOADIMP\_LDO\_VCOSXR   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00505         EN\_LOADIMP\_LDO\_VCOSXT   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00506         EN\_LDO\_AFE              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00507         EN\_LDO\_CPGN             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00508         EN\_LDO\_CPSXR            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00509         EN\_LDO\_TLOB             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00510         EN\_LDO\_TPAD             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00511         EN\_LDO\_TXBUF            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00512         EN\_LDO\_VCOGN            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00513         EN\_LDO\_VCOSXR           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00514         EN\_LDO\_VCOSXT           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00515         EN\_LDO\_CPSXT            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00516 
00517         EN\_LDO\_DIG          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00518         EN\_LDO\_DIGGN    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00519         EN\_LDO\_DIGSXR   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00520         EN\_LDO\_DIGSXT   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00521         EN\_LDO\_DIVGN    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00522         EN\_LDO\_DIVSXR   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00523         EN\_LDO\_DIVSXT   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00524         EN\_LDO\_LNA12    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00525         EN\_LDO\_LNA14    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00526         EN\_LDO\_MXRFE    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00527         EN\_LDO\_RBB      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00528         EN\_LDO\_RXBUF    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00529         EN\_LDO\_TBB      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00530         EN\_LDO\_TIA12    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00531         EN\_LDO\_TIA14    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00532         
00533         BYP\_LDO\_DIGIp1              :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00534         pd\_LDO\_DIGIp1                   :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00535         EN\_LOADIMP\_LDO\_DIGIp1   :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00536         RDIV\_DIGIp1                     :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00537         SPDUP\_LDO\_DIGIp1            :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00538         BYP\_LDO\_DIGIp2              :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00539         pd\_LDO\_DIGIp2                   :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00540         EN\_LOADIMP\_LDO\_DIGIp2   :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00541         RDIV\_DIGIp2                     :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00542         SPDUP\_LDO\_DIGIp2            :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00543         PD\_LDO\_SPIBUF : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00544         EN\_LOADIMP\_LDO\_SPIBUF : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00545         BYP\_LDO\_SPIBUF  :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00546         SPDUP\_LDO\_SPIBUF  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00547         
00548 \textcolor{keyword}{        -- BIST}
00549         bsigt       : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{22} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- SXT BIST signature}
00550         bsigr       : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{22} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- SXR BIST signature}
00551         bsigc       : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{22} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- CGEN BIST signature}
00552         bstate  : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};                                         \textcolor{keyword}{-- State of BIST}
00553         bstart  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- Sart BIST}
00554         bent        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- BIST enable for SXT}
00555         benr        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- BIST enable for SXR}
00556         benc        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- BIST enable for CGEN}
00557 
00558 \textcolor{keyword}{    -- Clock delay buffer related}
00559     cdsn\_txatsp   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00560     cdsn\_txbtsp   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00561     cdsn\_rxatsp   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00562     cdsn\_rxbtsp   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00563     cdsn\_txalml   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00564     cdsn\_txblml   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00565     cdsn\_rxalml   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00566     cdsn\_rxblml   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00567     cdsn\_mclk2    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00568     cdsn\_mclk1    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00569      
00570     cds\_txatsp    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00571     cds\_txbtsp    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00572     cds\_rxatsp    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00573     cds\_rxbtsp    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00574      
00575     cds\_txalml    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00576     cds\_txblml    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00577     cds\_rxalml    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00578     cds\_rxblml    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00579 
00580     cds\_mclk2    :  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00581     cds\_mclk1    :  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00582     
00583     EN\_SDM\_TSTO\_SXR, EN\_SDM\_TSTO\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00584 
00585 \textcolor{keyword}{        -- SPARE}
00586         spare0: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00587         spare1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00588         spare2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00589         spare3: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00590 
00591     );
00592 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00593 
00594 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00595 \textcolor{keywordflow}{component} atrxcfg
00596     \textcolor{keywordflow}{port} (
00597 \textcolor{keyword}{        -- Address and location of this module}
00598 \textcolor{keyword}{        -- These signals will be hard wired at the top level}
00599         maddress: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00600     
00601 \textcolor{keyword}{        -- Serial port A IOs}
00602         sdin: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data in}
00603         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data clock}
00604         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- Enable signal (active low)}
00605         sdout: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Data out}
00606         oen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};         \textcolor{keyword}{-- Enable for data out}
00607     
00608 \textcolor{keyword}{        -- Signals coming from the pins or top level serial interface}
00609         hreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Hard reset signal, resets everything}
00610         clk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- Master clock (40MHz), drives shadow register}
00611         
00612 \textcolor{keyword}{        --=== Control lines ===--}
00613         
00614 \textcolor{keyword}{        -- MIMO channel select}
00615 \textcolor{keyword}{        --msid: in std\_logic;               -- MIMO/SISO identification. From PAD.}
00616         mimo\_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- }
00617         bnaid: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};        \textcolor{keyword}{-- A/B ID: 1: B, 0: A}
00618 
00619         
00620 \textcolor{keyword}{        -- Soft enables}
00621         stxen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00622         srxen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00623         
00624     
00625 \textcolor{keyword}{        -- TRF control lines}
00626         CDC\_I\_TRF, CDC\_Q\_TRF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00627 \textcolor{keyword}{        --}
00628         LOBIASN\_TXM\_TRF             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00629         LOBIASP\_TXX\_TRF             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00630 \textcolor{keyword}{        --}
00631         GCAS\_GNDREF\_TXPAD\_TRF   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00632         ICT\_LIN\_TXPAD\_TRF           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00633         ICT\_MAIN\_TXPAD\_TRF      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00634         VGCAS\_TXPAD\_TRF             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00635 \textcolor{keyword}{        --}
00636         SEL\_BAND1\_TRF                   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00637         SEL\_BAND2\_TRF                   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00638         F\_TXPAD\_TRF                     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00639         L\_LOOPB\_TXPAD\_TRF           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00640         LOSS\_LIN\_TXPAD\_TRF      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00641         LOSS\_MAIN\_TXPAD\_TRF     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00642         EN\_LOOPB\_TXPAD\_TRF      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00643 \textcolor{keyword}{        --}
00644         EN\_LOWBWLOMX\_TMX\_TRF    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00645         EN\_NEXTTX\_TRF                   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00646         EN\_AMPHF\_PDET\_TRF           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00647         LOADR\_PDET\_TRF              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00648 
00649         PD\_PDET\_TRF                     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00650         PD\_TLOBUF\_TRF                   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00651         PD\_TXPAD\_TRF                    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00652 
00653 
00654 \textcolor{keyword}{        -- TBB control lines}
00655         RESRV\_TBB   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00656 \textcolor{keyword}{        --}
00657         TSTIN\_TBB   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00658         BYPLADDER\_TBB       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00659         CCAL\_LPFLAD\_TBB : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00660         RCAL\_LPFS5\_TBB  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00661 \textcolor{keyword}{        --}
00662         RCAL\_LPFH\_TBB       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00663         RCAL\_LPFLAD\_TBB : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00664 \textcolor{keyword}{        --}
00665         CG\_IAMP\_TBB                 : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00666         ICT\_IAMP\_FRP\_TBB    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00667         ICT\_IAMP\_GG\_FRP\_TBB : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00668 \textcolor{keyword}{        --}
00669         ICT\_LPFH\_F\_TBB      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00670         ICT\_LPFLAD\_F\_TBB  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00671         ICT\_LPFLAD\_PT\_TBB : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00672 \textcolor{keyword}{        --}
00673         ICT\_LPFS5\_F\_TBB     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00674         ICT\_LPFS5\_PT\_TBB    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00675         ICT\_LPF\_H\_PT\_TBB    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00676 \textcolor{keyword}{        --}
00677         STATPULSE\_TBB       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00678         LOOPB\_TBB               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00679         PD\_LPFH\_TBB         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00680         PD\_LPFIAMP\_TBB  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00681         PD\_LPFLAD\_TBB       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00682         PD\_LPFS5\_TBB        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00683         PD\_TBB                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00684 
00685 
00686 \textcolor{keyword}{        -- RFE control lines}
00687         RCOMP\_TIA\_RFE   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00688         RFB\_TIA\_RFE : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00689 \textcolor{keyword}{        --}
00690         G\_LNA\_RFE           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00691         G\_RXLOOPB\_RFE   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00692         G\_TIA\_RFE           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00693 \textcolor{keyword}{        --}
00694         CAP\_RXMXO\_RFE   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00695         CCOMP\_TIA\_RFE   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00696         CFB\_TIA\_RFE     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00697         CGSIN\_LNA\_RFE   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00698 \textcolor{keyword}{        --}
00699         ICT\_LNACMO\_RFE  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00700         ICT\_LNA\_RFE     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00701         ICT\_LODC\_RFE    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00702 \textcolor{keyword}{        --}
00703         ICT\_LOOPB\_RFE       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00704         ICT\_TIAMAIN\_RFE : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00705         ICT\_TIAOUT\_RFE  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00706 \textcolor{keyword}{        --}
00707         DCOFFI\_RFE  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00708         DCOFFQ\_RFE  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00709 \textcolor{keyword}{        --}
00710         SEL\_PATH\_RFE    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00711         EN\_DCOFF\_RXFE\_RFE   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00712         EN\_INSHSW\_H\_RFE     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00713         EN\_INSHSW\_LB1\_RFE   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00714         EN\_INSHSW\_LB2\_RFE   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00715         EN\_INSHSW\_L\_RFE     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00716         EN\_INSHSW\_W\_RFE     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00717         EN\_NEXTRX\_RFE           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00718 \textcolor{keyword}{        --}
00719         CDC\_I\_RFE:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00720         CDC\_Q\_RFE:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00721         
00722         PD\_LNA\_RFE:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00723         PD\_RLOOPB\_1\_RFE     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00724         PD\_RLOOPB\_2\_RFE     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00725         PD\_MXLOBUF\_RFE      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00726         PD\_QGEN\_RFE             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00727         PD\_RSSI\_RFE             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00728         PD\_TIA\_RFE              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00729 
00730 \textcolor{keyword}{        -- RBB control lines }
00731         RESRV\_RBB   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00732 \textcolor{keyword}{        --}
00733         INPUT\_CTL\_PGA\_RBB   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00734         RCC\_CTL\_PGA\_RBB     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00735         C\_CTL\_PGA\_RBB           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00736 \textcolor{keyword}{        --}
00737         OSW\_PGA\_RBB         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00738         ICT\_PGA\_OUT\_RBB : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00739         ICT\_PGA\_IN\_RBB  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00740         G\_PGA\_RBB               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00741 \textcolor{keyword}{        --}
00742         ICT\_LPF\_IN\_RBB      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00743         ICT\_LPF\_OUT\_RBB     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00744 \textcolor{keyword}{        --}
00745         RCC\_CTL\_LPFL\_RBB    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00746         C\_CTL\_LPFL\_RBB      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00747 \textcolor{keyword}{        --}
00748         R\_CTL\_LPF\_RBB       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00749         RCC\_CTL\_LPFH\_RBB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00750         C\_CTL\_LPFH\_RBB  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00751 \textcolor{keyword}{        --}
00752         EN\_LB\_LPFH\_RBB  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00753         EN\_LB\_LPFL\_RBB  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00754         PD\_LPFH\_RBB         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00755         PD\_LPFL\_RBB         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00756         PD\_PGA\_RBB          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00757         
00758 \textcolor{keyword}{        -- SX control lines }
00759         RESRV\_SX    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00760         
00761         VCO\_CMPHO\_SX:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00762         VCO\_CMPLO\_SX:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00763         COARSEPLL\_COMPO\_SX: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00764         COARSE\_STEPDONE\_SX: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00765         
00766 \textcolor{keyword}{        --}
00767         CP2\_PLL\_SX  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00768         CP3\_PLL\_SX  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00769         CZ\_SX               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00770 \textcolor{keyword}{        --}
00771         REVPH\_PFD\_SX        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00772         IOFFSET\_CP\_SX       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00773         IPULSE\_CP\_SX        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00774 \textcolor{keyword}{        --}
00775         RSEL\_LDO\_VCO\_SX     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00776         CSW\_VCO\_SX              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00777         SEL\_VCO\_SX              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00778         COARSE\_START\_SX     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00779 \textcolor{keyword}{        --}
00780         VDIV\_VCO\_SX : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00781         ICT\_VCO\_SX  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00782 \textcolor{keyword}{        --}
00783         PW\_DIV2\_LOCH\_SX     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00784         PW\_DIV4\_LOCH\_SX     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00785         DIV\_LOCH\_SX             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00786         TST\_SX\_SX                   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00787         SEL\_SDMCLK\_SX           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00788         SX\_DITHER\_EN\_SX     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00789         REV\_SDMCLK\_SX           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00790 \textcolor{keyword}{        --}
00791         INT\_SDM\_SX  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00792         FRAC\_SDM\_SX : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00793 \textcolor{keyword}{        --}
00794         RESET\_N\_SX                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00795         SPDUP\_VCO\_SX                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00796         BYPLDO\_VCO\_SX               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00797         EN\_COARSEPLL\_SX         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00798         CURLIM\_VCO\_SX               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00799         EN\_DIV2\_DIVPROG\_SX  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00800         EN\_INTONLY\_SDM\_SX       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00801         EN\_SDM\_CLK\_SX               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00802         PD\_FBDIV\_SX             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00803         PD\_LOCH\_T2RBUF          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00804         PD\_CP\_SX                        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00805         PD\_FDIV\_SX                  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00806         PD\_SDM\_SX                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00807         PD\_VCO\_COMP\_SX          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00808         PD\_VCO\_SX                       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}     
00809 
00810     );
00811 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00812 
00813 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00814 \textcolor{keywordflow}{component} lmlcfg
00815     \textcolor{keywordflow}{port} (
00816 \textcolor{keyword}{        -- Address and location of this module}
00817 \textcolor{keyword}{        -- Will be hard wired at the top level}
00818         maddress: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00819         mimo\_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- MIMO enable, from TOP SPI}
00820     
00821 \textcolor{keyword}{        -- Serial port IOs}
00822         sdin: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data in}
00823         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data clock}
00824         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- Enable signal (active low)}
00825         sdout: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Data out}
00826         oen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00827         sdio\_InO: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};    \textcolor{keyword}{-- SDIO direction control}
00828         smdin: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});    \textcolor{keyword}{--Inputs from other SPI modules}
00829 
00830     
00831 \textcolor{keyword}{        -- Signals coming from the pins or top level serial interface}
00832         hreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Logic reset signal, resets logic cells only}
00833         txen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}; \textcolor{keyword}{-- Power down all TX modules when txen=0}
00834         rxen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}; \textcolor{keyword}{-- Power down all RX modules when rxen=0}
00835 
00836 \textcolor{keyword}{        -- Version, Revision and Mask. Hardwired in layout}
00837         ver: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00838         rev: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00839         mask: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00840         
00841 \textcolor{keyword}{        -- Clock Multiplexers}
00842         rxwrclk\_sel: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00843         rxrdclk\_sel: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00844         txwrclk\_sel: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00845         txrdclk\_sel: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00846         txmux\_sel: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00847         rxmux\_sel: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00848         
00849 \textcolor{keyword}{        -- LML Module Enable}
00850         mod\_en: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00851 
00852         
00853 \textcolor{keyword}{        -- LimeLight Control lines}
00854 \textcolor{keyword}{        -- Port1        }
00855         lml1\_aip: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- AI sample position, for RX part}
00856         lml1\_aqp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- AQ sample position, for RX part}
00857         lml1\_bip: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- BI sample position, for RX part}
00858         lml1\_bqp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- BQ sample position, for RX part}
00859 
00860         lml1\_s0s: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Sample #0 source (00:ai, 01:aq, 10:bi, 11:bq), for
       TX part}
00861         lml1\_s1s: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Sample #1 source (00:ai, 01:aq, 10:bi, 11:bq), for
       TX part}
00862         lml1\_s2s: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Sample #2 source (00:ai, 01:aq, 10:bi, 11:bq), for
       TX part}
00863         lml1\_s3s: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Sample #3 source (00:ai, 01:aq, 10:bi, 11:bq), for
       TX part}
00864         
00865         lml1\_tx\_pre: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{-- Wait for clock # before BB2RF burst}
00866         lml1\_tx\_pst: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{-- Wait for clock # after BB2RF burst}
00867         lml1\_rx\_pre: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{-- Wait for clock # before RF2BB burst}
00868         lml1\_rx\_pst: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{-- Wait for clock # after RF2BB burst}
00869 
00870     lml1\_mode: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}; \textcolor{keyword}{-- JESD207: 1; TRXIQ: 0}
00871         lml1\_txnrxiq: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};        \textcolor{keyword}{-- TXIQ/RXIQ mode selection, when mode = '0': '1' - TXIQ, '0' -
       RXIQ}
00872     lml1\_fidm: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}; \textcolor{keyword}{-- WHEN mode = 0 (TRXIQ): External Frame ID mode. }
00873 
00874 \textcolor{keyword}{        -- Port2}
00875         lml2\_aip: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- AI sample position, for RX part}
00876         lml2\_aqp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- AQ sample position, for RX part}
00877         lml2\_bip: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- BI sample position, for RX part}
00878         lml2\_bqp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- BQ sample position, for RX part}
00879 
00880         lml2\_s0s: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Sample #0 source (00:ai, 01:aq, 10:bi, 11:bq), for
       TX part}
00881         lml2\_s1s: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Sample #1 source (00:ai, 01:aq, 10:bi, 11:bq), for
       TX part}
00882         lml2\_s2s: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Sample #2 source (00:ai, 01:aq, 10:bi, 11:bq), for
       TX part}
00883         lml2\_s3s: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Sample #3 source (00:ai, 01:aq, 10:bi, 11:bq), for
       TX part}
00884 
00885         lml2\_tx\_pre: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{-- Wait for clock # before BB2RF burst}
00886         lml2\_tx\_pst: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{-- Wait for clock # after BB2RF burst}
00887         lml2\_rx\_pre: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{-- Wait for clock # before RF2BB burst}
00888         lml2\_rx\_pst: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{-- Wait for clock # after RF2BB burst}
00889 
00890     lml2\_mode: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}; \textcolor{keyword}{-- JESD207: 1; TRXIQ: 0}
00891         lml2\_txnrxiq: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};        \textcolor{keyword}{-- TXIQ/RXIQ mode selection, when mode = '0': '1' - TXIQ, '0' -
       RXIQ}
00892     lml2\_fidm: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}; \textcolor{keyword}{-- WHEN mode = 0 (TRXIQ): External Frame ID mode. }
00893         
00894 \textcolor{keyword}{        -- Direction control of ports}
00895         enabledirctr1   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00896         enabledir1      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00897         enabledirctr2   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00898         enabledir2      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00899         diqdirctr1      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00900         diqdir1             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00901         diqdirctr2      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00902         diqdir2             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00903         
00904 \textcolor{keyword}{        -- Dividers for MCLK signals, internal signals}
00905         fclk1inv: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00906         fclk2inv: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00907         mclk1dly: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00908         mclk2dly: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00909         rxdiven: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00910         txdiven: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00911         mclk1src: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00912         mclk2src: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00913         rxclkdivider: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{-- }
00914         txclkdivider: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{-- }
00915         
00916 \textcolor{keyword}{        -- Control lines for pads }
00917         sen\_pe  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00918         sclk\_pe : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00919         sdo\_pe  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00920         sdio\_pe : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00921         sdio\_ds : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00922         scl\_ds  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00923         scl\_pe  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00924         sda\_ds  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00925         sda\_pe  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00926         rxclk\_pe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00927         txclk\_pe: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00928     
00929         mclk1\_pe                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00930         fclk1\_pe                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00931         txnrx1\_pe               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00932         iq\_sel\_en\_1\_pe  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00933         diq1\_pe             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00934         diq1\_ds             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00935         mclk2\_pe                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00936         fclk2\_pe                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00937         txnrx2\_pe               : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00938         iq\_sel\_en\_2\_pe  : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00939         diq2\_pe             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00940         diq2\_ds             : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00941         
00942         mimo\_en\_A       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00943         mimo\_en\_B       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00944         txen\_A          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00945         txen\_B          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00946         rxen\_A          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00947         rxen\_B          : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00948         srst\_txfifo : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00949         srst\_rxfifo : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00950         mrst\_rx\_A       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00951         lrst\_rx\_A       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00952         mrst\_rx\_B       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00953         lrst\_rx\_B       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00954         mrst\_tx\_A       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00955         lrst\_tx\_A       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00956         mrst\_tx\_B       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00957         lrst\_tx\_B       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00958         
00959         mimo\_nen        : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}\textcolor{keyword}{  -- From PAD. 0: MIMO; 1: SISO.}
00960 
00961     );
00962 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
00963 
00964 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00965 \textcolor{keywordflow}{component} achipcfg
00966     \textcolor{keywordflow}{port} (
00967 \textcolor{keyword}{        -- Address and location of this module}
00968 \textcolor{keyword}{        -- These signals will be hard wired at the top level}
00969         maddress\_top:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00970         maddress\_atrx:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00971     
00972 \textcolor{keyword}{        -- Serial port A IOs}
00973         sdin:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Data in}
00974         sclk:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Data clock}
00975         sen:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Enable signal (active low)}
00976         sdout:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- Data out}
00977 \textcolor{keyword}{        --oen:  out std\_logic;          -- Enable for data out}
00978 \textcolor{keyword}{        --spim\_sdout:   in std\_logic\_vector (13 downto 0);  --Inputs from other SPI modules connected}
00979 \textcolor{keyword}{        --sddir:    out std\_logic;  -- SDIO direction control}
00980     
00981 \textcolor{keyword}{        -- Signals coming from the pins or top level serial interface}
00982         hreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Hard reset signal, resets everything}
00983         clk:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Master clock (40MHz), drives shadow register}
00984         bclk:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- BIST clock}
00985         
00986 \textcolor{keyword}{        --=== Control lines ===--}
00987         
00988 \textcolor{keyword}{        -- MIMO channel select}
00989         mimo1en:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00990         mimo2en:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00991         
00992 \textcolor{keyword}{        -- Soft enables}
00993         stxen1: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00994         stxen2: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00995         srxen1: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00996         srxen2: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00997         
00998 \textcolor{keyword}{        --============================= FROM TOP CONFIGURATION =============================--}
00999 \textcolor{keyword}{        -- AFE control lines}
01000         ISEL\_DAC\_AFE:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01001         MODE\_INTERLEAVE\_AFE:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01002         MUX\_AFE\_1:      \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01003         MUX\_AFE\_2:      \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01004         PD\_AFE:         \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01005         PD\_RX\_AFE1:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01006         PD\_RX\_AFE2:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01007         PD\_TX\_AFE1:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01008         PD\_TX\_AFE2:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01009         
01010 \textcolor{keyword}{        -- BIAS control lines}
01011         RESRV\_BIAS: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01012         MUX\_BIAS\_OUT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01013         RP\_CALIB\_BIAS:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01014         PD\_FRP\_BIAS:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01015         PD\_F\_BIAS:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01016         PD\_PTRP\_BIAS:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01017         PD\_PT\_BIAS: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01018         PD\_BIAS\_MASTER: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01019         
01020 \textcolor{keyword}{        -- XBUF control lines}
01021         SLFB\_XBUF\_RX:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01022         SLFB\_XBUF\_TX:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01023         BYP\_XBUF\_RX:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01024         BYP\_XBUF\_TX:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01025         EN\_OUT2\_XBUF\_TX:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01026         EN\_TBUFIN\_XBUF\_RX:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01027         PD\_XBUF\_RX:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01028         PD\_XBUF\_TX:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01029 
01030 \textcolor{keyword}{        -- CLKGEN control lines }
01031         SDM\_TSTO\_CGEN:      \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       
01032         RESRV\_CGN:          \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1});
01033         
01034         VCO\_CMPHO\_CGEN:     \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01035         VCO\_CMPLO\_CGEN:     \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01036         COARSEPLL\_COMPO\_CGEN:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01037         COARSE\_STEPDONE\_CGEN:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01038         
01039         REV\_CLKDAC\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01040         REV\_CLKADC\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01041 
01042         CP2\_CLKGEN:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01043         CP3\_CLKGEN:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01044         CZ\_CLKGEN:      \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01045 
01046         ICT\_VCO\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01047         CSW\_VCO\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01048         COARSE\_START\_CGEN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01049 
01050         REVPH\_PFD\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01051         IOFFSET\_CP\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01052         IPULSE\_CP\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01053 
01054         CLKH\_OV\_CLKL\_CLKGN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01055         DIV\_OUTCH\_CLKGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01056         TST\_CLKGEN:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01057 
01058         REV\_SDMCLK\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01059         SEL\_SDMCLK\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01060         SX\_DITHER\_EN\_CGEN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01061         INT\_SDM\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01062         FRAC\_SDM\_CGEN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01063 
01064         SPDUP\_VCO\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01065         RESET\_N\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01066         EN\_ADCCLKH\_CLKGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01067         EN\_COARSE\_CKLGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01068         EN\_INTONLY\_SDM\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01069         EN\_SDM\_CLK\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01070         EN\_SDM\_TSTO\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01071         PD\_CP\_CGEN:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01072         PD\_FDIV\_FB\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01073         PD\_FDIV\_O\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01074         PD\_SDM\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01075         PD\_VCO\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01076         PD\_VCO\_COMP\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01077         
01078 \textcolor{keyword}{        -- LDO control lines    }
01079         RDIV\_AFE:       \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01080         RDIV\_SPIBUF:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01081 
01082         RDIV\_CPGN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01083         RDIV\_CPSXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01084 
01085         RDIV\_CPSXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01086         RDIV\_DIG:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01087 
01088         RDIV\_DIGGN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01089         RDIV\_DIGSXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01090 
01091         RDIV\_DIGSXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01092         RDIV\_DIVGN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01093 
01094         RDIV\_DIVSXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01095         RDIV\_DIVSXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01096 
01097         RDIV\_LNA12: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01098         RDIV\_LNA14: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01099 
01100         RDIV\_MXRFE: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01101         RDIV\_RBB :  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01102 
01103         RDIV\_RXBUF: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01104         RDIV\_TBB:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01105 
01106         RDIV\_TIA12: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01107         RDIV\_TIA14: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01108 
01109         RDIV\_TLOB:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01110         RDIV\_TPAD:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01111 
01112         RDIV\_TXBUF: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01113         RDIV\_VCOGN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01114 
01115         RDIV\_VCOSXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01116         RDIV\_VCOSXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01117 
01118         SPDUP\_LDO\_AFE:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01119         SPDUP\_LDO\_CPGN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01120         SPDUP\_LDO\_CPSXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01121         SPDUP\_LDO\_CPSXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01122         SPDUP\_LDO\_DIG:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01123         SPDUP\_LDO\_DIGGN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01124         SPDUP\_LDO\_DIGSXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01125         SPDUP\_LDO\_DIGSXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01126         SPDUP\_LDO\_DIVGN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01127 
01128         SPDUP\_LDO\_DIVSXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01129         SPDUP\_LDO\_DIVSXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01130         SPDUP\_LDO\_LNA12:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01131         SPDUP\_LDO\_LNA14:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01132         SPDUP\_LDO\_MXRFE:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01133         SPDUP\_LDO\_RBB:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01134         SPDUP\_LDO\_RXBUF:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01135         SPDUP\_LDO\_TBB:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01136         SPDUP\_LDO\_TIA12:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01137         SPDUP\_LDO\_TIA14:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01138         SPDUP\_LDO\_TLOB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01139         SPDUP\_LDO\_TPAD: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01140         SPDUP\_LDO\_TXBUF:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01141         SPDUP\_LDO\_VCOGN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01142         SPDUP\_LDO\_VCOSXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01143         SPDUP\_LDO\_VCOSXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01144 
01145         BYP\_LDO\_AFE:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01146         BYP\_LDO\_CPGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01147         BYP\_LDO\_CPSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01148         BYP\_LDO\_CPSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01149         BYP\_LDO\_DIG:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01150         BYP\_LDO\_DIGGN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01151         BYP\_LDO\_DIGSXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01152         BYP\_LDO\_DIGSXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01153         BYP\_LDO\_DIVGN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01154         BYP\_LDO\_DIVSXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01155         BYP\_LDO\_DIVSXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01156         BYP\_LDO\_LNA12:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01157         BYP\_LDO\_LNA14:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01158         BYP\_LDO\_MXRFE:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01159         BYP\_LDO\_RBB:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01160         BYP\_LDO\_RXBUF:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01161 
01162         BYP\_LDO\_TBB:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01163         BYP\_LDO\_TIA12:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01164         BYP\_LDO\_TIA14:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01165         BYP\_LDO\_TLOB:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01166         BYP\_LDO\_TPAD:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01167         BYP\_LDO\_TXBUF:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01168         BYP\_LDO\_VCOGN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01169         BYP\_LDO\_VCOSXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01170         BYP\_LDO\_VCOSXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01171  
01172         EN\_LOADIMP\_LDO\_AFE: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01173         EN\_LOADIMP\_LDO\_CPGN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01174         EN\_LOADIMP\_LDO\_CPSXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01175 
01176         EN\_LOADIMP\_LDO\_CPSXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01177         EN\_LOADIMP\_LDO\_DIG: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01178         EN\_LOADIMP\_LDO\_DIGGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01179         EN\_LOADIMP\_LDO\_DIGSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01180         EN\_LOADIMP\_LDO\_DIGSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01181         EN\_LOADIMP\_LDO\_DIVGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01182         EN\_LOADIMP\_LDO\_DIVSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01183         EN\_LOADIMP\_LDO\_DIVSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01184         EN\_LOADIMP\_LDO\_LNA12:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01185         EN\_LOADIMP\_LDO\_LNA14:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01186         EN\_LOADIMP\_LDO\_MXRFE:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01187         EN\_LOADIMP\_LDO\_RBB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01188         EN\_LOADIMP\_LDO\_RXBUF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01189         EN\_LOADIMP\_LDO\_TBB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01190         EN\_LOADIMP\_LDO\_TIA12:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01191         EN\_LOADIMP\_LDO\_TIA14:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01192 
01193         EN\_LOADIMP\_LDO\_TLOB:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01194         EN\_LOADIMP\_LDO\_TPAD:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01195         EN\_LOADIMP\_LDO\_TXBUF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01196         EN\_LOADIMP\_LDO\_VCOGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01197         EN\_LOADIMP\_LDO\_VCOSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01198         EN\_LOADIMP\_LDO\_VCOSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01199         EN\_LDO\_AFE: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01200         EN\_LDO\_CPGN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01201         EN\_LDO\_CPSXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01202         EN\_LDO\_TLOB:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01203         EN\_LDO\_TPAD:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01204         EN\_LDO\_TXBUF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01205         EN\_LDO\_VCOGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01206         EN\_LDO\_VCOSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01207         EN\_LDO\_VCOSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01208         EN\_LDO\_CPSXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01209 
01210         EN\_LDO\_DIG: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01211         EN\_LDO\_DIGGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01212         EN\_LDO\_DIGSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01213         EN\_LDO\_DIGSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01214         EN\_LDO\_DIVGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01215         EN\_LDO\_DIVSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01216         EN\_LDO\_DIVSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01217         EN\_LDO\_LNA12:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01218         EN\_LDO\_LNA14:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01219         EN\_LDO\_MXRFE:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01220         EN\_LDO\_RBB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01221         EN\_LDO\_RXBUF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01222         EN\_LDO\_TBB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01223         EN\_LDO\_TIA12:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01224         EN\_LDO\_TIA14:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01225         
01226         BYP\_LDO\_DIGIp1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01227         pd\_LDO\_DIGIp1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01228         EN\_LOADIMP\_LDO\_DIGIp1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01229         RDIV\_DIGIp1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01230         SPDUP\_LDO\_DIGIp1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01231         BYP\_LDO\_DIGIp2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01232         pd\_LDO\_DIGIp2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01233         EN\_LOADIMP\_LDO\_DIGIp2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01234         RDIV\_DIGIp2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01235         SPDUP\_LDO\_DIGIp2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01236         PD\_LDO\_SPIBUF:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01237         EN\_LOADIMP\_LDO\_SPIBUF : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01238         BYP\_LDO\_SPIBUF: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01239         SPDUP\_LDO\_SPIBUF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01240         
01241 \textcolor{keyword}{        -- Clock delay buffer related}
01242         cdsn\_txatsp:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01243         cdsn\_txbtsp:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01244         cdsn\_rxatsp:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01245         cdsn\_rxbtsp:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01246         cdsn\_txalml:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01247         cdsn\_txblml:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01248         cdsn\_rxalml:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01249         cdsn\_rxblml:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01250         cdsn\_mclk2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01251         cdsn\_mclk1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01252          
01253         cds\_txatsp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01254         cds\_txbtsp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01255         cds\_rxatsp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01256         cds\_rxbtsp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01257          
01258         cds\_txalml: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01259         cds\_txblml: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01260         cds\_rxalml: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01261         cds\_rxblml: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01262 
01263         cds\_mclk2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01264         cds\_mclk1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01265 
01266 \textcolor{keyword}{        -- SPARE}
01267         spare0: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01268         spare1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01269         spare2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01270         spare3: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01271         
01272 \textcolor{keyword}{        --============================= FROM ATRX CONFIGURATION, CNANNEL 1 =============================--}
01273 \textcolor{keyword}{        -- TRF control lines}
01274         CDC\_I\_TRF\_1:        \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01275         CDC\_Q\_TRF\_1:        \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01276 \textcolor{keyword}{        --}
01277         LOBIASN\_TXM\_TRF\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01278         LOBIASP\_TXX\_TRF\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01279 \textcolor{keyword}{        --}
01280         GCAS\_GNDREF\_TXPAD\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01281         ICT\_LIN\_TXPAD\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01282         ICT\_MAIN\_TXPAD\_TRF\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01283         VGCAS\_TXPAD\_TRF\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01284 \textcolor{keyword}{        --}
01285         SEL\_BAND1\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01286         SEL\_BAND2\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01287         F\_TXPAD\_TRF\_1:      \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01288         L\_LOOPB\_TXPAD\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01289         LOSS\_LIN\_TXPAD\_TRF\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01290         LOSS\_MAIN\_TXPAD\_TRF\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01291         EN\_LOOPB\_TXPAD\_TRF\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01292 \textcolor{keyword}{        --}
01293         EN\_LOWBWLOMX\_TMX\_TRF\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01294         EN\_NEXTTX\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01295         EN\_AMPHF\_PDET\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01296         LOADR\_PDET\_TRF\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01297 
01298         PD\_PDET\_TRF\_1:      \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01299         PD\_TLOBUF\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01300         PD\_TXPAD\_TRF\_1:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01301 
01302 \textcolor{keyword}{        -- TBB control lines}
01303         RESRV\_TBB\_1:        \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01304 \textcolor{keyword}{        --}
01305         TSTIN\_TBB\_1:        \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01306         BYPLADDER\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01307         CCAL\_LPFLAD\_TBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01308         RCAL\_LPFS5\_TBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01309 \textcolor{keyword}{        --}
01310         RCAL\_LPFH\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01311         RCAL\_LPFLAD\_TBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01312 \textcolor{keyword}{        --}
01313         CG\_IAMP\_TBB\_1:      \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01314         ICT\_IAMP\_FRP\_TBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01315         ICT\_IAMP\_GG\_FRP\_TBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01316 \textcolor{keyword}{        --}
01317         ICT\_LPFH\_F\_TBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01318         ICT\_LPFLAD\_F\_TBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01319         ICT\_LPFLAD\_PT\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01320 \textcolor{keyword}{        --}
01321         ICT\_LPFS5\_F\_TBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01322         ICT\_LPFS5\_PT\_TBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01323         ICT\_LPF\_H\_PT\_TBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01324 \textcolor{keyword}{        --}
01325         STATPULSE\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01326         LOOPB\_TBB\_1:        \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01327         PD\_LPFH\_TBB\_1:      \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01328         PD\_LPFIAMP\_TBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01329         PD\_LPFLAD\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01330         PD\_LPFS5\_TBB\_1:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01331         PD\_TBB\_1:           \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01332 
01333 \textcolor{keyword}{        -- RFE control lines}
01334         
01335         PD\_LNA\_RFE\_1:       \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01336         SEL\_PATH\_RFE\_1:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01337         
01338 \textcolor{keyword}{        --}
01339         RCOMP\_TIA\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01340         RFB\_TIA\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01341 \textcolor{keyword}{        --}
01342         G\_LNA\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01343         G\_RXLOOPB\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01344         G\_TIA\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01345 \textcolor{keyword}{        --}
01346         CAP\_RXMXO\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01347         CCOMP\_TIA\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01348         CFB\_TIA\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01349         CGSIN\_LNA\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01350 \textcolor{keyword}{        --}
01351         ICT\_LNACMO\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01352         ICT\_LNA\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01353         ICT\_LODC\_RFE\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01354 \textcolor{keyword}{        --}
01355         ICT\_LOOPB\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01356         ICT\_TIAMAIN\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01357         ICT\_TIAOUT\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01358 \textcolor{keyword}{        --}
01359         DCOFFI\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01360         DCOFFQ\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01361 \textcolor{keyword}{        --}
01362         EN\_DCOFF\_RXFE\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01363         EN\_INSHSW\_H\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01364         EN\_INSHSW\_LB1\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01365         EN\_INSHSW\_LB2\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01366         EN\_INSHSW\_L\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01367         EN\_INSHSW\_W\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01368         EN\_NEXTRX\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01369 \textcolor{keyword}{        --}
01370         PD\_RLOOPB\_1\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01371         PD\_RLOOPB\_2\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01372         PD\_MXLOBUF\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01373         PD\_QGEN\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01374         PD\_RSSI\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01375         PD\_TIA\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01376 
01377 \textcolor{keyword}{        -- RBB control lines }
01378         RESRV\_RBB\_1:        \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01379 \textcolor{keyword}{        --}
01380         INPUT\_CTL\_PGA\_RBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01381         RCC\_CTL\_PGA\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01382         C\_CTL\_PGA\_RBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01383 \textcolor{keyword}{        --}
01384         OSW\_PGA\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01385         ICT\_PGA\_OUT\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01386         ICT\_PGA\_IN\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01387         G\_PGA\_RBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01388 \textcolor{keyword}{        --}
01389         ICT\_LPF\_IN\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01390         ICT\_LPF\_OUT\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01391 \textcolor{keyword}{        --}
01392         RCC\_CTL\_LPFL\_RBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01393         C\_CTL\_LPFL\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01394 \textcolor{keyword}{        --}
01395         R\_CTL\_LPF\_RBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01396         RCC\_CTL\_LPFH\_RBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01397         C\_CTL\_LPFH\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01398 \textcolor{keyword}{        --}
01399         EN\_LB\_LPFH\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01400         EN\_LB\_LPFL\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01401         PD\_LPFH\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01402         PD\_LPFL\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01403         PD\_PGA\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01404         
01405 \textcolor{keyword}{        -- SX control lines }
01406         RESRVE\_SXR:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01407 
01408 \textcolor{keyword}{        -- aditional, instead resrv}
01409         PD\_FBDIV\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}; 
01410         PD\_FBDIV\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01411         CDC\_I\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01412         CDC\_Q\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01413         CDC\_I\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01414         CDC\_Q\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01415 
01416 \textcolor{keyword}{        --}
01417         VCO\_CMPHO\_SXR:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01418         VCO\_CMPLO\_SXR:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01419         COARSEPLL\_COMPO\_SXR:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01420         COARSE\_STEPDONE\_SXR:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01421         
01422         SDM\_TSTO\_SXR:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01423 
01424 \textcolor{keyword}{        --}
01425         CP2\_PLL\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01426         CP3\_PLL\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01427         CZ\_SXR:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01428 \textcolor{keyword}{        --}
01429         REVPH\_PFD\_SXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01430         IOFFSET\_CP\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01431         IPULSE\_CP\_SXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01432 \textcolor{keyword}{        --}
01433         RSEL\_LDO\_VCO\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01434         CSW\_VCO\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01435         SEL\_VCO\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01436         COARSE\_START\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01437 \textcolor{keyword}{        --}
01438         VDIV\_VCO\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01439         ICT\_VCO\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01440 \textcolor{keyword}{        --}
01441         PW\_DIV2\_LOCH\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01442         PW\_DIV4\_LOCH\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01443         DIV\_LOCH\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01444         TST\_SX\_SXR:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01445         SEL\_SDMCLK\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01446         SX\_DITHER\_EN\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01447         REV\_SDMCLK\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01448 \textcolor{keyword}{        --}
01449         INT\_SDM\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01450         FRAC\_SDM\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01451 \textcolor{keyword}{        --}
01452         RESET\_N\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01453         SPDUP\_VCO\_SXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01454         BYPLDO\_VCO\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01455         EN\_COARSEPLL\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01456         CURLIM\_VCO\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01457         EN\_DIV2\_DIVPROG\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01458         EN\_INTONLY\_SDM\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01459         EN\_SDM\_CLK\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01460         EN\_SDM\_TSTO\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01461         PD\_CP\_SXR:      \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01462         PD\_FDIV\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01463         PD\_SDM\_SXR:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01464         PD\_VCO\_COMP\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01465         PD\_VCO\_SXR:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01466         
01467 \textcolor{keyword}{        --============================= FROM ATRX CONFIGURATION, CNANNEL 2 =============================--}
01468 \textcolor{keyword}{        -- TRF control lines}
01469         CDC\_I\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01470         CDC\_Q\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01471 \textcolor{keyword}{        --}
01472         LOBIASN\_TXM\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01473         LOBIASP\_TXX\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01474 \textcolor{keyword}{        --}
01475         GCAS\_GNDREF\_TXPAD\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01476         ICT\_LIN\_TXPAD\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01477         ICT\_MAIN\_TXPAD\_TRF\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01478         VGCAS\_TXPAD\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01479 \textcolor{keyword}{        --}
01480         SEL\_BAND1\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01481         SEL\_BAND2\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01482         F\_TXPAD\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01483         L\_LOOPB\_TXPAD\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01484         LOSS\_LIN\_TXPAD\_TRF\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01485         LOSS\_MAIN\_TXPAD\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01486         EN\_LOOPB\_TXPAD\_TRF\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01487 \textcolor{keyword}{        --}
01488         EN\_LOWBWLOMX\_TMX\_TRF\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01489         EN\_NEXTTX\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01490         EN\_AMPHF\_PDET\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01491         LOADR\_PDET\_TRF\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01492 
01493         PD\_PDET\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01494         PD\_TLOBUF\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01495         PD\_TXPAD\_TRF\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01496 
01497 
01498 \textcolor{keyword}{        -- TBB control lines}
01499         RESRV\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01500 \textcolor{keyword}{        --}
01501         TSTIN\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01502         BYPLADDER\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01503         CCAL\_LPFLAD\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01504         RCAL\_LPFS5\_TBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01505 \textcolor{keyword}{        --}
01506         RCAL\_LPFH\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01507         RCAL\_LPFLAD\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01508 \textcolor{keyword}{        --}
01509         CG\_IAMP\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01510         ICT\_IAMP\_FRP\_TBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01511         ICT\_IAMP\_GG\_FRP\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01512 \textcolor{keyword}{        --}
01513         ICT\_LPFH\_F\_TBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01514         ICT\_LPFLAD\_F\_TBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01515         ICT\_LPFLAD\_PT\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01516 \textcolor{keyword}{        --}
01517         ICT\_LPFS5\_F\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01518         ICT\_LPFS5\_PT\_TBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01519         ICT\_LPF\_H\_PT\_TBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01520 \textcolor{keyword}{        --}
01521         STATPULSE\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01522         LOOPB\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01523         PD\_LPFH\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01524         PD\_LPFIAMP\_TBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01525         PD\_LPFLAD\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01526         PD\_LPFS5\_TBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01527         PD\_TBB\_2:       \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01528 
01529 \textcolor{keyword}{        -- RFE control lines}
01530         
01531         PD\_LNA\_RFE\_2:       \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01532         SEL\_PATH\_RFE\_2:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01533         
01534 \textcolor{keyword}{        --}
01535         
01536         RCOMP\_TIA\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01537         RFB\_TIA\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01538 \textcolor{keyword}{        --}
01539         G\_LNA\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01540         G\_RXLOOPB\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01541         G\_TIA\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01542 \textcolor{keyword}{        --}
01543         CAP\_RXMXO\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01544         CCOMP\_TIA\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01545         CFB\_TIA\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01546         CGSIN\_LNA\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01547 \textcolor{keyword}{        --}
01548         ICT\_LNACMO\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01549         ICT\_LNA\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01550         ICT\_LODC\_RFE\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01551 \textcolor{keyword}{        --}
01552         ICT\_LOOPB\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01553         ICT\_TIAMAIN\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01554         ICT\_TIAOUT\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01555 \textcolor{keyword}{        --}
01556         DCOFFI\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01557         DCOFFQ\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01558 \textcolor{keyword}{        --}
01559         EN\_DCOFF\_RXFE\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01560         EN\_INSHSW\_H\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01561         EN\_INSHSW\_LB1\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01562         EN\_INSHSW\_LB2\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01563         EN\_INSHSW\_L\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01564         EN\_INSHSW\_W\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01565         EN\_NEXTRX\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01566 \textcolor{keyword}{        --}
01567         PD\_RLOOPB\_1\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01568         PD\_RLOOPB\_2\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01569         PD\_MXLOBUF\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01570         PD\_QGEN\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01571         PD\_RSSI\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01572         PD\_TIA\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01573 
01574 \textcolor{keyword}{        -- RBB control lines }
01575         RESRV\_RBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01576 \textcolor{keyword}{        --}
01577         INPUT\_CTL\_PGA\_RBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01578         RCC\_CTL\_PGA\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01579         C\_CTL\_PGA\_RBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01580 \textcolor{keyword}{        --}
01581         OSW\_PGA\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01582         ICT\_PGA\_OUT\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01583         ICT\_PGA\_IN\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01584         G\_PGA\_RBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01585 \textcolor{keyword}{        --}
01586         ICT\_LPF\_IN\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01587         ICT\_LPF\_OUT\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01588 \textcolor{keyword}{        --}
01589         RCC\_CTL\_LPFL\_RBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01590         C\_CTL\_LPFL\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01591 \textcolor{keyword}{        --}
01592         R\_CTL\_LPF\_RBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01593         RCC\_CTL\_LPFH\_RBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01594         C\_CTL\_LPFH\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01595 \textcolor{keyword}{        --}
01596         EN\_LB\_LPFH\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01597         EN\_LB\_LPFL\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01598         PD\_LPFH\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01599         PD\_LPFL\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01600         PD\_PGA\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01601         
01602 \textcolor{keyword}{        -- SX control lines }
01603         RESRV\_SXT:      \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01604         
01605 \textcolor{keyword}{        --}
01606         VCO\_CMPHO\_SXT:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01607         VCO\_CMPLO\_SXT:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01608         COARSEPLL\_COMPO\_SXT:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01609         COARSE\_STEPDONE\_SXT:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01610         
01611         SDM\_TSTO\_SXT:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01612         
01613 \textcolor{keyword}{        --}
01614         CP2\_PLL\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01615         CP3\_PLL\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01616         CZ\_SXT:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01617 \textcolor{keyword}{        --}
01618         REVPH\_PFD\_SXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01619         IOFFSET\_CP\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01620         IPULSE\_CP\_SXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01621 \textcolor{keyword}{        --}
01622         RSEL\_LDO\_VCO\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01623         CSW\_VCO\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01624         SEL\_VCO\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01625         COARSE\_START\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01626 \textcolor{keyword}{        --}
01627         VDIV\_VCO\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01628         ICT\_VCO\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01629 \textcolor{keyword}{        --}
01630         PW\_DIV2\_LOCH\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01631         PW\_DIV4\_LOCH\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01632         DIV\_LOCH\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01633         TST\_SX\_SXT:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01634         SEL\_SDMCLK\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01635         SX\_DITHER\_EN\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01636         REV\_SDMCLK\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01637 \textcolor{keyword}{        --}
01638         INT\_SDM\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01639         FRAC\_SDM\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01640 \textcolor{keyword}{        --}
01641         RESET\_N\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01642         SPDUP\_VCO\_SXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01643         BYPLDO\_VCO\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01644         EN\_COARSEPLL\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01645         CURLIM\_VCO\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01646         EN\_DIV2\_DIVPROG\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01647         EN\_INTONLY\_SDM\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01648         EN\_SDM\_CLK\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01649         EN\_SDM\_TSTO\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01650         PD\_LOCH\_T2RBUF: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01651         PD\_CP\_SXT:      \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01652         PD\_FDIV\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01653         PD\_SDM\_SXT:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01654         PD\_VCO\_COMP\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01655         PD\_VCO\_SXT:     \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}
01656     );
01657 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
01658 
01659 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
01660 \textcolor{keywordflow}{component} acbufl
01661     \textcolor{keywordflow}{port} (
01662 \textcolor{keyword}{    ------------------------------------------  }
01663 \textcolor{keyword}{    -- connects to spi modulle}
01664 
01665 \textcolor{keyword}{    -- AFE control lines}
01666     MUX\_AFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01667     MUX\_AFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01668     PD\_AFE\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01669 
01670 \textcolor{keyword}{    -- BIAS control lines}
01671     RESRV\_BIAS\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01672     MUX\_BIAS\_OUT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01673     RP\_CALIB\_BIAS\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01674     PD\_FRP\_BIAS\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01675     PD\_F\_BIAS\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01676     PD\_PTRP\_BIAS\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01677     PD\_PT\_BIAS\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01678     PD\_BIAS\_MASTER\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01679 
01680 \textcolor{keyword}{    -- XBUF control lines}
01681     SLFB\_XBUF\_TX\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01682     BYP\_XBUF\_TX\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01683     EN\_OUT2\_XBUF\_TX\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01684     PD\_XBUF\_TX\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01685 
01686 \textcolor{keyword}{    -- CLKGEN control lines }
01687         
01688 \textcolor{keyword}{    -- LDO control lines    }
01689     RDIV\_CPGN\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01690     RDIV\_CPSXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01691     RDIV\_DIG\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01692     RDIV\_DIGGN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01693     RDIV\_DIGSXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01694     RDIV\_DIVGN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01695     RDIV\_DIVSXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01696     RDIV\_TBB\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01697     RDIV\_TLOB\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01698     RDIV\_TPAD\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01699     RDIV\_TXBUF\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01700     RDIV\_VCOGN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01701     RDIV\_VCOSXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01702     SPDUP\_LDO\_CPGN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01703     SPDUP\_LDO\_CPSXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01704     SPDUP\_LDO\_DIG\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01705     SPDUP\_LDO\_DIGGN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01706     SPDUP\_LDO\_DIGSXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01707     SPDUP\_LDO\_DIVGN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01708     SPDUP\_LDO\_DIVSXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01709     SPDUP\_LDO\_TBB\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01710     SPDUP\_LDO\_TLOB\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01711     SPDUP\_LDO\_TPAD\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01712     SPDUP\_LDO\_TXBUF\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01713     SPDUP\_LDO\_VCOGN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01714     SPDUP\_LDO\_VCOSXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01715     BYP\_LDO\_CPGN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01716     BYP\_LDO\_CPSXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01717     BYP\_LDO\_DIG\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01718     BYP\_LDO\_DIGGN\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01719     BYP\_LDO\_DIGSXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01720     BYP\_LDO\_DIVGN\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01721     BYP\_LDO\_DIVSXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01722     BYP\_LDO\_TBB\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01723     BYP\_LDO\_TLOB\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01724     BYP\_LDO\_TPAD\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01725     BYP\_LDO\_TXBUF\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01726     BYP\_LDO\_VCOGN\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01727     BYP\_LDO\_VCOSXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01728     EN\_LOADIMP\_LDO\_CPGN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01729     EN\_LOADIMP\_LDO\_CPSXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01730     EN\_LOADIMP\_LDO\_DIG\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01731     EN\_LOADIMP\_LDO\_DIGGN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01732     EN\_LOADIMP\_LDO\_DIGSXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01733     EN\_LOADIMP\_LDO\_DIVGN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01734     EN\_LOADIMP\_LDO\_DIVSXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01735     EN\_LOADIMP\_LDO\_TBB\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01736     EN\_LOADIMP\_LDO\_TLOB\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01737     EN\_LOADIMP\_LDO\_TPAD\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01738     EN\_LOADIMP\_LDO\_TXBUF\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01739     EN\_LOADIMP\_LDO\_VCOGN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01740     EN\_LOADIMP\_LDO\_VCOSXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01741     EN\_LDO\_CPGN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01742     EN\_LDO\_TLOB\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01743     EN\_LDO\_TPAD\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01744     EN\_LDO\_TXBUF\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01745     EN\_LDO\_VCOGN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01746     EN\_LDO\_VCOSXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01747     EN\_LDO\_CPSXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01748     EN\_LDO\_DIG\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01749     EN\_LDO\_DIGGN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01750     EN\_LDO\_DIGSXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01751     EN\_LDO\_DIVGN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01752     EN\_LDO\_DIVSXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01753     EN\_LDO\_TBB\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01754 
01755 
01756 \textcolor{keyword}{    --============================= FROM ATRX CONFIGURATION, CNANNEL 1 =============================--}
01757 \textcolor{keyword}{    -- TRF control lines}
01758     LOBIASN\_TXM\_TRF\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01759     LOBIASP\_TXX\_TRF\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01760 \textcolor{keyword}{    --}
01761     GCAS\_GNDREF\_TXPAD\_TRF\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01762     ICT\_LIN\_TXPAD\_TRF\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01763     ICT\_MAIN\_TXPAD\_TRF\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01764     VGCAS\_TXPAD\_TRF\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01765 \textcolor{keyword}{    --}
01766     SEL\_BAND1\_TRF\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01767     SEL\_BAND2\_TRF\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01768     F\_TXPAD\_TRF\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01769     L\_LOOPB\_TXPAD\_TRF\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01770     LOSS\_LIN\_TXPAD\_TRF\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01771     LOSS\_MAIN\_TXPAD\_TRF\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01772     EN\_LOOPB\_TXPAD\_TRF\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01773 \textcolor{keyword}{    --}
01774     EN\_LOWBWLOMX\_TMX\_TRF\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01775     EN\_NEXTTX\_TRF\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01776     EN\_AMPHF\_PDET\_TRF\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01777     LOADR\_PDET\_TRF\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01778 
01779     PD\_PDET\_TRF\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01780     PD\_TLOBUF\_TRF\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01781     PD\_TXPAD\_TRF\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01782 
01783 
01784 \textcolor{keyword}{    -- TBB control lines}
01785     RESRV\_TBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01786 \textcolor{keyword}{    --}
01787     TSTIN\_TBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01788     BYPLADDER\_TBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01789     CCAL\_LPFLAD\_TBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01790     RCAL\_LPFS5\_TBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01791 \textcolor{keyword}{    --}
01792     RCAL\_LPFH\_TBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01793     RCAL\_LPFLAD\_TBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01794 \textcolor{keyword}{    --}
01795     CG\_IAMP\_TBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01796     ICT\_IAMP\_FRP\_TBB\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01797     ICT\_IAMP\_GG\_FRP\_TBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01798 \textcolor{keyword}{    --}
01799     ICT\_LPFH\_F\_TBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01800     ICT\_LPFLAD\_F\_TBB\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01801     ICT\_LPFLAD\_PT\_TBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01802 \textcolor{keyword}{    --}
01803     ICT\_LPFS5\_F\_TBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01804     ICT\_LPFS5\_PT\_TBB\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01805     ICT\_LPF\_H\_PT\_TBB\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01806 \textcolor{keyword}{    --}
01807     STATPULSE\_TBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01808     LOOPB\_TBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01809     PD\_LPFH\_TBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01810     PD\_LPFIAMP\_TBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01811     PD\_LPFLAD\_TBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01812     PD\_LPFS5\_TBB\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01813     PD\_TBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01814 
01815 
01816 \textcolor{keyword}{    -- RFE control lines}
01817 
01818     RCOMP\_TIA\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01819     RFB\_TIA\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01820 \textcolor{keyword}{    --}
01821     G\_LNA\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01822     G\_RXLOOPB\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01823     G\_TIA\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01824 \textcolor{keyword}{    --}
01825     CAP\_RXMXO\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01826     CCOMP\_TIA\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01827     CFB\_TIA\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01828     CGSIN\_LNA\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01829 \textcolor{keyword}{    --}
01830     ICT\_LNACMO\_RFE\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01831     ICT\_LNA\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01832     ICT\_LODC\_RFE\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01833 \textcolor{keyword}{    --}
01834     ICT\_LOOPB\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01835     ICT\_TIAMAIN\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01836     ICT\_TIAOUT\_RFE\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01837 \textcolor{keyword}{    --}
01838     DCOFFI\_RFE\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01839     DCOFFQ\_RFE\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01840 \textcolor{keyword}{    --}
01841     EN\_DCOFF\_RXFE\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01842     EN\_INSHSW\_H\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01843     EN\_INSHSW\_LB1\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01844     EN\_INSHSW\_LB2\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01845     EN\_INSHSW\_L\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01846     EN\_INSHSW\_W\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01847     EN\_NEXTRX\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01848 \textcolor{keyword}{    --}
01849     PD\_RLOOPB\_1\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01850     PD\_RLOOPB\_2\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01851     PD\_MXLOBUF\_RFE\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01852     PD\_QGEN\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01853     PD\_RSSI\_RFE\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01854     PD\_TIA\_RFE\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01855 
01856 \textcolor{keyword}{    -- RBB control lines }
01857     RESRV\_RBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01858 \textcolor{keyword}{    --}
01859     INPUT\_CTL\_PGA\_RBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01860     RCC\_CTL\_PGA\_RBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01861     C\_CTL\_PGA\_RBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01862 \textcolor{keyword}{    --}
01863     OSW\_PGA\_RBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01864     ICT\_PGA\_OUT\_RBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01865     ICT\_PGA\_IN\_RBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01866     G\_PGA\_RBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01867 \textcolor{keyword}{    --}
01868     ICT\_LPF\_IN\_RBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01869     ICT\_LPF\_OUT\_RBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01870 \textcolor{keyword}{    --}
01871     RCC\_CTL\_LPFL\_RBB\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01872     C\_CTL\_LPFL\_RBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01873 \textcolor{keyword}{    --}
01874     R\_CTL\_LPF\_RBB\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01875     RCC\_CTL\_LPFH\_RBB\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01876     C\_CTL\_LPFH\_RBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01877 \textcolor{keyword}{    --}
01878     EN\_LB\_LPFH\_RBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01879     EN\_LB\_LPFL\_RBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01880     PD\_LPFH\_RBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01881     PD\_LPFL\_RBB\_1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01882     PD\_PGA\_RBB\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01883     
01884 \textcolor{keyword}{    -- SX control lines }
01885     RESRVE\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01886 
01887 \textcolor{keyword}{    --}
01888     VCO\_CMPHO\_SXR\_o:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01889     VCO\_CMPLO\_SXR\_o:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01890     COARSEPLL\_COMPO\_SXR\_o:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01891     COARSE\_STEPDONE\_SXR\_o:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
01892     SDM\_TSTO\_SXR\_o: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01893 
01894 \textcolor{keyword}{    --}
01895     CP2\_PLL\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01896     CP3\_PLL\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01897     CZ\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01898 \textcolor{keyword}{    --}
01899     REVPH\_PFD\_SXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01900     IOFFSET\_CP\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01901     IPULSE\_CP\_SXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01902 \textcolor{keyword}{    --}
01903     RSEL\_LDO\_VCO\_SXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01904     CSW\_VCO\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01905     SEL\_VCO\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01906     COARSE\_START\_SXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01907 \textcolor{keyword}{    --}
01908     VDIV\_VCO\_SXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01909     ICT\_VCO\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01910 \textcolor{keyword}{    --}
01911     PW\_DIV2\_LOCH\_SXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01912     PW\_DIV4\_LOCH\_SXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01913     DIV\_LOCH\_SXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01914     TST\_SX\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01915     SEL\_SDMCLK\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01916     SX\_DITHER\_EN\_SXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01917     REV\_SDMCLK\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01918 \textcolor{keyword}{    --}
01919     INT\_SDM\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01920     FRAC\_SDM\_SXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01921 \textcolor{keyword}{    --}
01922     RESET\_N\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01923     SPDUP\_VCO\_SXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01924     BYPLDO\_VCO\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01925     EN\_COARSEPLL\_SXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01926     CURLIM\_VCO\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01927     EN\_DIV2\_DIVPROG\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01928     EN\_INTONLY\_SDM\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01929     EN\_SDM\_CLK\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01930     EN\_SDM\_TSTO\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01931     PD\_CP\_SXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01932     PD\_FDIV\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01933     PD\_SDM\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01934     PD\_VCO\_COMP\_SXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01935     PD\_VCO\_SXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01936 
01937 
01938 \textcolor{keyword}{    --============================= FROM ATRX CONFIGURATION, CNANNEL 2 =============================--}
01939 \textcolor{keyword}{    -- TRF control lines}
01940     LOBIASN\_TXM\_TRF\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01941     LOBIASP\_TXX\_TRF\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01942 \textcolor{keyword}{    --}
01943     GCAS\_GNDREF\_TXPAD\_TRF\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01944     ICT\_LIN\_TXPAD\_TRF\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01945     ICT\_MAIN\_TXPAD\_TRF\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01946     VGCAS\_TXPAD\_TRF\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01947 \textcolor{keyword}{    --}
01948     SEL\_BAND1\_TRF\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01949     SEL\_BAND2\_TRF\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01950     F\_TXPAD\_TRF\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01951     L\_LOOPB\_TXPAD\_TRF\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01952     LOSS\_LIN\_TXPAD\_TRF\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01953     LOSS\_MAIN\_TXPAD\_TRF\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01954     EN\_LOOPB\_TXPAD\_TRF\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01955 \textcolor{keyword}{    --}
01956     EN\_LOWBWLOMX\_TMX\_TRF\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01957     EN\_NEXTTX\_TRF\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01958     EN\_AMPHF\_PDET\_TRF\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01959     LOADR\_PDET\_TRF\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01960 
01961     PD\_PDET\_TRF\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01962     PD\_TLOBUF\_TRF\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01963     PD\_TXPAD\_TRF\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01964 
01965 
01966 \textcolor{keyword}{    -- TBB control lines}
01967     RESRV\_TBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01968 \textcolor{keyword}{    --}
01969     TSTIN\_TBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01970     BYPLADDER\_TBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01971     CCAL\_LPFLAD\_TBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01972     RCAL\_LPFS5\_TBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01973 \textcolor{keyword}{    --}
01974     RCAL\_LPFH\_TBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01975     RCAL\_LPFLAD\_TBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01976 \textcolor{keyword}{    --}
01977     CG\_IAMP\_TBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01978     ICT\_IAMP\_FRP\_TBB\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01979     ICT\_IAMP\_GG\_FRP\_TBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01980 \textcolor{keyword}{    --}
01981     ICT\_LPFH\_F\_TBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01982     ICT\_LPFLAD\_F\_TBB\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01983     ICT\_LPFLAD\_PT\_TBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01984 \textcolor{keyword}{    --}
01985     ICT\_LPFS5\_F\_TBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01986     ICT\_LPFS5\_PT\_TBB\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01987     ICT\_LPF\_H\_PT\_TBB\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01988 \textcolor{keyword}{    --}
01989     STATPULSE\_TBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01990     LOOPB\_TBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01991     PD\_LPFH\_TBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01992     PD\_LPFIAMP\_TBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01993     PD\_LPFLAD\_TBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01994     PD\_LPFS5\_TBB\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01995     PD\_TBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
01996 
01997 
01998 \textcolor{keyword}{    -- RFE control lines}
01999     RCOMP\_TIA\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02000     RFB\_TIA\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02001 \textcolor{keyword}{    --}
02002     G\_LNA\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02003     G\_RXLOOPB\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02004     G\_TIA\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02005 \textcolor{keyword}{    --}
02006     CAP\_RXMXO\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02007     CCOMP\_TIA\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02008     CFB\_TIA\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02009     CGSIN\_LNA\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02010 \textcolor{keyword}{    --}
02011     ICT\_LNACMO\_RFE\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02012     ICT\_LNA\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02013     ICT\_LODC\_RFE\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02014 \textcolor{keyword}{    --}
02015     ICT\_LOOPB\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02016     ICT\_TIAMAIN\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02017     ICT\_TIAOUT\_RFE\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02018 \textcolor{keyword}{    --}
02019     DCOFFI\_RFE\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02020     DCOFFQ\_RFE\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02021 \textcolor{keyword}{    --}
02022     EN\_DCOFF\_RXFE\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02023     EN\_INSHSW\_H\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02024     EN\_INSHSW\_LB1\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02025     EN\_INSHSW\_LB2\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02026     EN\_INSHSW\_L\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02027     EN\_INSHSW\_W\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02028     EN\_NEXTRX\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02029 \textcolor{keyword}{    --}
02030     PD\_RLOOPB\_1\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02031     PD\_RLOOPB\_2\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02032     PD\_MXLOBUF\_RFE\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02033     PD\_QGEN\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02034     PD\_RSSI\_RFE\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02035     PD\_TIA\_RFE\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02036 
02037 \textcolor{keyword}{    -- RBB control lines }
02038     RESRV\_RBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02039 \textcolor{keyword}{    --}
02040     INPUT\_CTL\_PGA\_RBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02041     RCC\_CTL\_PGA\_RBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02042     C\_CTL\_PGA\_RBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02043 \textcolor{keyword}{    --}
02044     OSW\_PGA\_RBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02045     ICT\_PGA\_OUT\_RBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02046     ICT\_PGA\_IN\_RBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02047     G\_PGA\_RBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02048 \textcolor{keyword}{    --}
02049     ICT\_LPF\_IN\_RBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02050     ICT\_LPF\_OUT\_RBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02051 \textcolor{keyword}{    --}
02052     RCC\_CTL\_LPFL\_RBB\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02053     C\_CTL\_LPFL\_RBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02054 \textcolor{keyword}{    --}
02055     R\_CTL\_LPF\_RBB\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02056     RCC\_CTL\_LPFH\_RBB\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02057     C\_CTL\_LPFH\_RBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02058 \textcolor{keyword}{    --}
02059     EN\_LB\_LPFH\_RBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02060     EN\_LB\_LPFL\_RBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02061     PD\_LPFH\_RBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02062     PD\_LPFL\_RBB\_2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02063     PD\_PGA\_RBB\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02064 
02065 \textcolor{keyword}{    -- SX control lines }
02066     RESRV\_SXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02067     VCO\_CMPHO\_SXT\_o:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02068     VCO\_CMPLO\_SXT\_o:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02069     COARSEPLL\_COMPO\_SXT\_o:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02070     COARSE\_STEPDONE\_SXT\_o:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02071 \textcolor{keyword}{    --SDM\_TSTO\_SXT\_o:   out std\_logic\_vector(13 downto 0);}
02072 \textcolor{keyword}{    --}
02073     CP2\_PLL\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02074     CP3\_PLL\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02075     CZ\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02076 \textcolor{keyword}{    --}
02077     REVPH\_PFD\_SXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02078     IOFFSET\_CP\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02079     IPULSE\_CP\_SXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02080 \textcolor{keyword}{    --}
02081     RSEL\_LDO\_VCO\_SXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02082     CSW\_VCO\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02083     SEL\_VCO\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02084     COARSE\_START\_SXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02085 \textcolor{keyword}{    --}
02086     VDIV\_VCO\_SXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02087     ICT\_VCO\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02088 \textcolor{keyword}{    --}
02089     PW\_DIV2\_LOCH\_SXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02090     PW\_DIV4\_LOCH\_SXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02091     DIV\_LOCH\_SXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02092     TST\_SX\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02093     SEL\_SDMCLK\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02094     SX\_DITHER\_EN\_SXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02095     REV\_SDMCLK\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02096 \textcolor{keyword}{    --}
02097     INT\_SDM\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02098     FRAC\_SDM\_SXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02099 \textcolor{keyword}{    --}
02100     RESET\_N\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02101     SPDUP\_VCO\_SXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02102     BYPLDO\_VCO\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02103     EN\_COARSEPLL\_SXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02104     CURLIM\_VCO\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02105     EN\_DIV2\_DIVPROG\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02106     EN\_INTONLY\_SDM\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02107     EN\_SDM\_CLK\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02108     EN\_SDM\_TSTO\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02109     PD\_LOCH\_T2RBUF\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02110     PD\_CP\_SXT\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02111     PD\_FDIV\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02112     PD\_SDM\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02113     PD\_VCO\_COMP\_SXT\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02114     PD\_VCO\_SXT\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02115     
02116 \textcolor{keyword}{    -- aditional, instead resrv}
02117     PD\_FBDIV\_SXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}; 
02118     PD\_FBDIV\_SXT\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02119 
02120     CDC\_I\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02121     CDC\_Q\_RFE\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02122     CDC\_I\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02123     CDC\_Q\_RFE\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02124 
02125     CDC\_I\_TRF\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02126     CDC\_Q\_TRF\_1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02127 
02128     CDC\_I\_TRF\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02129     CDC\_Q\_TRF\_2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02130     
02131     
02132 \textcolor{keyword}{    ------------------------------------------}
02133 \textcolor{keyword}{    -- connects to other modulles}
02134     
02135 \textcolor{keyword}{    -- AFE control lines}
02136     MUX\_AFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02137     MUX\_AFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02138     PD\_AFE: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02139 
02140 \textcolor{keyword}{    -- BIAS control lines}
02141     RESRV\_BIAS: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02142     MUX\_BIAS\_OUT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02143     RP\_CALIB\_BIAS:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02144     PD\_FRP\_BIAS:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02145     PD\_F\_BIAS:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02146     PD\_PTRP\_BIAS:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02147     PD\_PT\_BIAS: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02148     PD\_BIAS\_MASTER: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02149 
02150 \textcolor{keyword}{    -- XBUF control lines}
02151     SLFB\_XBUF\_TX:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02152     BYP\_XBUF\_TX:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02153     EN\_OUT2\_XBUF\_TX:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02154     PD\_XBUF\_TX: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02155 
02156 \textcolor{keyword}{    -- CLKGEN control lines }
02157         
02158 \textcolor{keyword}{    -- LDO control lines    }
02159     RDIV\_CPGN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02160     RDIV\_CPSXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02161     RDIV\_DIG :  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02162     RDIV\_DIGGN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02163     RDIV\_DIGSXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02164     RDIV\_DIVGN :    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02165     RDIV\_DIVSXT :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02166     RDIV\_TBB:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02167     RDIV\_TLOB:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02168     RDIV\_TPAD:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02169     RDIV\_TXBUF: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02170     RDIV\_VCOGN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02171     RDIV\_VCOSXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02172     SPDUP\_LDO\_CPGN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02173     SPDUP\_LDO\_CPSXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02174     SPDUP\_LDO\_DIG:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02175     SPDUP\_LDO\_DIGGN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02176     SPDUP\_LDO\_DIGSXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02177     SPDUP\_LDO\_DIVGN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02178     SPDUP\_LDO\_DIVSXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02179     SPDUP\_LDO\_TBB:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02180     SPDUP\_LDO\_TLOB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02181     SPDUP\_LDO\_TPAD: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02182     SPDUP\_LDO\_TXBUF:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02183     SPDUP\_LDO\_VCOGN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02184     SPDUP\_LDO\_VCOSXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02185     BYP\_LDO\_CPGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02186     BYP\_LDO\_CPSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02187     BYP\_LDO\_DIG:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02188     BYP\_LDO\_DIGGN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02189     BYP\_LDO\_DIGSXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02190     BYP\_LDO\_DIVGN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02191     BYP\_LDO\_DIVSXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02192     BYP\_LDO\_TBB:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02193     BYP\_LDO\_TLOB:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02194     BYP\_LDO\_TPAD:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02195     BYP\_LDO\_TXBUF:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02196     BYP\_LDO\_VCOGN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02197     BYP\_LDO\_VCOSXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02198     EN\_LOADIMP\_LDO\_CPGN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02199     EN\_LOADIMP\_LDO\_CPSXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02200     EN\_LOADIMP\_LDO\_DIG: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02201     EN\_LOADIMP\_LDO\_DIGGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02202     EN\_LOADIMP\_LDO\_DIGSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02203     EN\_LOADIMP\_LDO\_DIVGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02204     EN\_LOADIMP\_LDO\_DIVSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02205     EN\_LOADIMP\_LDO\_TBB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02206     EN\_LOADIMP\_LDO\_TLOB:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02207     EN\_LOADIMP\_LDO\_TPAD:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02208     EN\_LOADIMP\_LDO\_TXBUF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02209     EN\_LOADIMP\_LDO\_VCOGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02210     EN\_LOADIMP\_LDO\_VCOSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02211     EN\_LDO\_CPGN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02212     EN\_LDO\_TLOB:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02213     EN\_LDO\_TPAD:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02214     EN\_LDO\_TXBUF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02215     EN\_LDO\_VCOGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02216     EN\_LDO\_VCOSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02217     EN\_LDO\_CPSXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02218     EN\_LDO\_DIG: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02219     EN\_LDO\_DIGGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02220     EN\_LDO\_DIGSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02221     EN\_LDO\_DIVGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02222     EN\_LDO\_DIVSXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02223     EN\_LDO\_TBB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02224 
02225 
02226 \textcolor{keyword}{    --============================= FROM ATRX CONFIGURATION, CNANNEL 1 =============================--}
02227 \textcolor{keyword}{    -- TRF control lines}
02228     LOBIASN\_TXM\_TRF\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02229     LOBIASP\_TXX\_TRF\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02230 \textcolor{keyword}{    --}
02231     GCAS\_GNDREF\_TXPAD\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02232     ICT\_LIN\_TXPAD\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02233     ICT\_MAIN\_TXPAD\_TRF\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02234     VGCAS\_TXPAD\_TRF\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02235 \textcolor{keyword}{    --}
02236     SEL\_BAND1\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02237     SEL\_BAND2\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02238     F\_TXPAD\_TRF\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02239     L\_LOOPB\_TXPAD\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02240     LOSS\_LIN\_TXPAD\_TRF\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02241     LOSS\_MAIN\_TXPAD\_TRF\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02242     EN\_LOOPB\_TXPAD\_TRF\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02243 \textcolor{keyword}{    --}
02244     EN\_LOWBWLOMX\_TMX\_TRF\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02245     EN\_NEXTTX\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02246     EN\_AMPHF\_PDET\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02247     LOADR\_PDET\_TRF\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02248 
02249     PD\_PDET\_TRF\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02250     PD\_TLOBUF\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02251     PD\_TXPAD\_TRF\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02252 
02253 
02254 \textcolor{keyword}{    -- TBB control lines}
02255     RESRV\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02256 \textcolor{keyword}{    --}
02257     TSTIN\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02258     BYPLADDER\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02259     CCAL\_LPFLAD\_TBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02260     RCAL\_LPFS5\_TBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02261 \textcolor{keyword}{    --}
02262     RCAL\_LPFH\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02263     RCAL\_LPFLAD\_TBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02264 \textcolor{keyword}{    --}
02265     CG\_IAMP\_TBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02266     ICT\_IAMP\_FRP\_TBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02267     ICT\_IAMP\_GG\_FRP\_TBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02268 \textcolor{keyword}{    --}
02269     ICT\_LPFH\_F\_TBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02270     ICT\_LPFLAD\_F\_TBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02271     ICT\_LPFLAD\_PT\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02272 \textcolor{keyword}{    --}
02273     ICT\_LPFS5\_F\_TBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02274     ICT\_LPFS5\_PT\_TBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02275     ICT\_LPF\_H\_PT\_TBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02276 \textcolor{keyword}{    --}
02277     STATPULSE\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02278     LOOPB\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02279     PD\_LPFH\_TBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02280     PD\_LPFIAMP\_TBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02281     PD\_LPFLAD\_TBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02282     PD\_LPFS5\_TBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02283     PD\_TBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02284 
02285 
02286 \textcolor{keyword}{    -- RFE control lines}
02287 
02288     RCOMP\_TIA\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02289     RFB\_TIA\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02290 \textcolor{keyword}{    --}
02291     G\_LNA\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02292     G\_RXLOOPB\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02293     G\_TIA\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02294 \textcolor{keyword}{    --}
02295     CAP\_RXMXO\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02296     CCOMP\_TIA\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02297     CFB\_TIA\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02298     CGSIN\_LNA\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02299 \textcolor{keyword}{    --}
02300     ICT\_LNACMO\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02301     ICT\_LNA\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02302     ICT\_LODC\_RFE\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02303 \textcolor{keyword}{    --}
02304     ICT\_LOOPB\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02305     ICT\_TIAMAIN\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02306     ICT\_TIAOUT\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02307 \textcolor{keyword}{    --}
02308     DCOFFI\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02309     DCOFFQ\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02310 \textcolor{keyword}{    --}
02311     EN\_DCOFF\_RXFE\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02312     EN\_INSHSW\_H\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02313     EN\_INSHSW\_LB1\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02314     EN\_INSHSW\_LB2\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02315     EN\_INSHSW\_L\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02316     EN\_INSHSW\_W\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02317     EN\_NEXTRX\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02318 \textcolor{keyword}{    --}
02319     PD\_RLOOPB\_1\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02320     PD\_RLOOPB\_2\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02321     PD\_MXLOBUF\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02322     PD\_QGEN\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02323     PD\_RSSI\_RFE\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02324     PD\_TIA\_RFE\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02325 
02326 \textcolor{keyword}{    -- RBB control lines }
02327     RESRV\_RBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02328 \textcolor{keyword}{    --}
02329     INPUT\_CTL\_PGA\_RBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02330     RCC\_CTL\_PGA\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02331     C\_CTL\_PGA\_RBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02332 \textcolor{keyword}{    --}
02333     OSW\_PGA\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02334     ICT\_PGA\_OUT\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02335     ICT\_PGA\_IN\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02336     G\_PGA\_RBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02337 \textcolor{keyword}{    --}
02338     ICT\_LPF\_IN\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02339     ICT\_LPF\_OUT\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02340 \textcolor{keyword}{    --}
02341     RCC\_CTL\_LPFL\_RBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02342     C\_CTL\_LPFL\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02343 \textcolor{keyword}{    --}
02344     R\_CTL\_LPF\_RBB\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02345     RCC\_CTL\_LPFH\_RBB\_1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02346     C\_CTL\_LPFH\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02347 \textcolor{keyword}{    --}
02348     EN\_LB\_LPFH\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02349     EN\_LB\_LPFL\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02350     PD\_LPFH\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02351     PD\_LPFL\_RBB\_1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02352     PD\_PGA\_RBB\_1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02353 
02354 \textcolor{keyword}{    -- SX control lines }
02355     RESRVE\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02356 
02357 \textcolor{keyword}{    --}
02358     VCO\_CMPHO\_SXR:      \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02359     VCO\_CMPLO\_SXR:      \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02360     COARSEPLL\_COMPO\_SXR:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02361     COARSE\_STEPDONE\_SXR:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02362     SDM\_TSTO\_SXR:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02363 
02364 \textcolor{keyword}{    --}
02365     CP2\_PLL\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02366     CP3\_PLL\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02367     CZ\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02368 \textcolor{keyword}{    --}
02369     REVPH\_PFD\_SXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02370     IOFFSET\_CP\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02371     IPULSE\_CP\_SXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02372 \textcolor{keyword}{    --}
02373     RSEL\_LDO\_VCO\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02374     CSW\_VCO\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02375     SEL\_VCO\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02376     COARSE\_START\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02377 \textcolor{keyword}{    --}
02378     VDIV\_VCO\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02379     ICT\_VCO\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02380 \textcolor{keyword}{    --}
02381     PW\_DIV2\_LOCH\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02382     PW\_DIV4\_LOCH\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02383     DIV\_LOCH\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02384     TST\_SX\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02385     SEL\_SDMCLK\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02386     SX\_DITHER\_EN\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02387     REV\_SDMCLK\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02388 \textcolor{keyword}{    --}
02389     INT\_SDM\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02390     FRAC\_SDM\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02391 \textcolor{keyword}{    --}
02392     RESET\_N\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02393     SPDUP\_VCO\_SXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02394     BYPLDO\_VCO\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02395     EN\_COARSEPLL\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02396     CURLIM\_VCO\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02397     EN\_DIV2\_DIVPROG\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02398     EN\_INTONLY\_SDM\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02399     EN\_SDM\_CLK\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02400     EN\_SDM\_TSTO\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02401     PD\_CP\_SXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02402     PD\_FDIV\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02403     PD\_SDM\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02404     PD\_VCO\_COMP\_SXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02405     PD\_VCO\_SXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02406 
02407 
02408 \textcolor{keyword}{    --============================= FROM ATRX CONFIGURATION, CNANNEL 2 =============================--}
02409 \textcolor{keyword}{    -- TRF control lines}
02410     LOBIASN\_TXM\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02411     LOBIASP\_TXX\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02412 \textcolor{keyword}{    --}
02413     GCAS\_GNDREF\_TXPAD\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02414     ICT\_LIN\_TXPAD\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02415     ICT\_MAIN\_TXPAD\_TRF\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02416     VGCAS\_TXPAD\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02417 \textcolor{keyword}{    --}
02418     SEL\_BAND1\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02419     SEL\_BAND2\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02420     F\_TXPAD\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02421     L\_LOOPB\_TXPAD\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02422     LOSS\_LIN\_TXPAD\_TRF\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02423     LOSS\_MAIN\_TXPAD\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02424     EN\_LOOPB\_TXPAD\_TRF\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02425 \textcolor{keyword}{    --}
02426     EN\_LOWBWLOMX\_TMX\_TRF\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02427     EN\_NEXTTX\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02428     EN\_AMPHF\_PDET\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02429     LOADR\_PDET\_TRF\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02430 
02431     PD\_PDET\_TRF\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02432     PD\_TLOBUF\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02433     PD\_TXPAD\_TRF\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02434 
02435 
02436 \textcolor{keyword}{    -- TBB control lines}
02437     RESRV\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02438 \textcolor{keyword}{    --}
02439     TSTIN\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02440     BYPLADDER\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02441     CCAL\_LPFLAD\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02442     RCAL\_LPFS5\_TBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02443 \textcolor{keyword}{    --}
02444     RCAL\_LPFH\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02445     RCAL\_LPFLAD\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02446 \textcolor{keyword}{    --}
02447     CG\_IAMP\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02448     ICT\_IAMP\_FRP\_TBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02449     ICT\_IAMP\_GG\_FRP\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02450 \textcolor{keyword}{    --}
02451     ICT\_LPFH\_F\_TBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02452     ICT\_LPFLAD\_F\_TBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02453     ICT\_LPFLAD\_PT\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02454 \textcolor{keyword}{    --}
02455     ICT\_LPFS5\_F\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02456     ICT\_LPFS5\_PT\_TBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02457     ICT\_LPF\_H\_PT\_TBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02458 \textcolor{keyword}{    --}
02459     STATPULSE\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02460     LOOPB\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02461     PD\_LPFH\_TBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02462     PD\_LPFIAMP\_TBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02463     PD\_LPFLAD\_TBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02464     PD\_LPFS5\_TBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02465     PD\_TBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02466 
02467 
02468 \textcolor{keyword}{    -- RFE control lines}
02469     RCOMP\_TIA\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02470     RFB\_TIA\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02471 \textcolor{keyword}{    --}
02472     G\_LNA\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02473     G\_RXLOOPB\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02474     G\_TIA\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02475 \textcolor{keyword}{    --}
02476     CAP\_RXMXO\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02477     CCOMP\_TIA\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02478     CFB\_TIA\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02479     CGSIN\_LNA\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02480 \textcolor{keyword}{    --}
02481     ICT\_LNACMO\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02482     ICT\_LNA\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02483     ICT\_LODC\_RFE\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02484 \textcolor{keyword}{    --}
02485     ICT\_LOOPB\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02486     ICT\_TIAMAIN\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02487     ICT\_TIAOUT\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02488 \textcolor{keyword}{    --}
02489     DCOFFI\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02490     DCOFFQ\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02491 \textcolor{keyword}{    --}
02492     EN\_DCOFF\_RXFE\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02493     EN\_INSHSW\_H\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02494     EN\_INSHSW\_LB1\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02495     EN\_INSHSW\_LB2\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02496     EN\_INSHSW\_L\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02497     EN\_INSHSW\_W\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02498     EN\_NEXTRX\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02499 \textcolor{keyword}{    --}
02500     PD\_RLOOPB\_1\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02501     PD\_RLOOPB\_2\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02502     PD\_MXLOBUF\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02503     PD\_QGEN\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02504     PD\_RSSI\_RFE\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02505     PD\_TIA\_RFE\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02506 
02507 \textcolor{keyword}{    -- RBB control lines }
02508     RESRV\_RBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02509 \textcolor{keyword}{    --}
02510     INPUT\_CTL\_PGA\_RBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02511     RCC\_CTL\_PGA\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02512     C\_CTL\_PGA\_RBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02513 \textcolor{keyword}{    --}
02514     OSW\_PGA\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02515     ICT\_PGA\_OUT\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02516     ICT\_PGA\_IN\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02517     G\_PGA\_RBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02518 \textcolor{keyword}{    --}
02519     ICT\_LPF\_IN\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02520     ICT\_LPF\_OUT\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02521 \textcolor{keyword}{    --}
02522     RCC\_CTL\_LPFL\_RBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02523     C\_CTL\_LPFL\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02524 \textcolor{keyword}{    --}
02525     R\_CTL\_LPF\_RBB\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02526     RCC\_CTL\_LPFH\_RBB\_2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02527     C\_CTL\_LPFH\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02528 \textcolor{keyword}{    --}
02529     EN\_LB\_LPFH\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02530     EN\_LB\_LPFL\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02531     PD\_LPFH\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02532     PD\_LPFL\_RBB\_2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02533     PD\_PGA\_RBB\_2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02534 
02535 \textcolor{keyword}{    -- SX control lines }
02536     RESRV\_SXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02537     VCO\_CMPHO\_SXT:      \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02538     VCO\_CMPLO\_SXT:      \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02539     COARSEPLL\_COMPO\_SXT:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02540     COARSE\_STEPDONE\_SXT:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02541 \textcolor{keyword}{    --SDM\_TSTO\_SXT: in std\_logic\_vector(13 downto 0);}
02542 \textcolor{keyword}{    --}
02543     CP2\_PLL\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02544     CP3\_PLL\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02545     CZ\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02546 \textcolor{keyword}{    --}
02547     REVPH\_PFD\_SXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02548     IOFFSET\_CP\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02549     IPULSE\_CP\_SXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02550 \textcolor{keyword}{    --}
02551     RSEL\_LDO\_VCO\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02552     CSW\_VCO\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02553     SEL\_VCO\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02554     COARSE\_START\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02555 \textcolor{keyword}{    --}
02556     VDIV\_VCO\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02557     ICT\_VCO\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02558 \textcolor{keyword}{    --}
02559     PW\_DIV2\_LOCH\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02560     PW\_DIV4\_LOCH\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02561     DIV\_LOCH\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02562     TST\_SX\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02563     SEL\_SDMCLK\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02564     SX\_DITHER\_EN\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02565     REV\_SDMCLK\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02566 \textcolor{keyword}{    --}
02567     INT\_SDM\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02568     FRAC\_SDM\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02569 \textcolor{keyword}{    --}
02570     RESET\_N\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02571     SPDUP\_VCO\_SXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02572     BYPLDO\_VCO\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02573     EN\_COARSEPLL\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02574     CURLIM\_VCO\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02575     EN\_DIV2\_DIVPROG\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02576     EN\_INTONLY\_SDM\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02577     EN\_SDM\_CLK\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02578     EN\_SDM\_TSTO\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02579     PD\_LOCH\_T2RBUF: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02580     PD\_CP\_SXT:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02581     PD\_FDIV\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02582     PD\_SDM\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02583     PD\_VCO\_COMP\_SXT:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02584     PD\_VCO\_SXT: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02585     
02586 \textcolor{keyword}{    -- aditional, instead resrv}
02587     PD\_FBDIV\_SXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}; 
02588     PD\_FBDIV\_SXT:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02589 
02590     CDC\_I\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02591     CDC\_Q\_RFE\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02592     CDC\_I\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02593     CDC\_Q\_RFE\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02594 
02595     CDC\_I\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02596     CDC\_Q\_TRF\_1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02597 
02598     CDC\_I\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02599     CDC\_Q\_TRF\_2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
02600 
02601     );
02602 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
02603 
02604 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
02605 \textcolor{keywordflow}{component} acbufr
02606     \textcolor{keywordflow}{port} (
02607 \textcolor{keyword}{    ------------------------------------------  }
02608 \textcolor{keyword}{    -- connects to spi modulle}
02609     
02610     BYP\_LDO\_AFE\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02611     BYP\_LDO\_CPSXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02612     BYP\_LDO\_DIGSXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02613     BYP\_LDO\_DIVSXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02614     BYP\_LDO\_LNA12\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02615     BYP\_LDO\_LNA14\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02616     BYP\_LDO\_MXRFE\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02617     BYP\_LDO\_RBB\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02618     BYP\_LDO\_RXBUF\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02619     BYP\_LDO\_TIA12\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02620     BYP\_LDO\_TIA14\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02621     BYP\_LDO\_VCOSXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02622     BYP\_XBUF\_RX\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02623     CLKH\_OV\_CLKL\_CLKGN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02624     COARSEPLL\_COMPO\_CGEN\_o: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02625     COARSE\_START\_CGEN\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02626     COARSE\_STEPDONE\_CGEN\_o: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02627     CP2\_CLKGEN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02628     CP3\_CLKGEN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02629     CZ\_CLKGEN\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02630     CSW\_VCO\_CGEN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02631     DIV\_OUTCH\_CLKGEN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02632     EN\_ADCCLKH\_CLKGN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02633     EN\_COARSE\_CKLGEN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02634     EN\_INTONLY\_SDM\_CGEN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02635     EN\_LDO\_AFE\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02636     EN\_LDO\_CPSXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02637     EN\_LDO\_DIGSXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02638     EN\_LDO\_DIVSXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02639     EN\_LDO\_LNA12\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02640     EN\_LDO\_LNA14\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02641     EN\_LDO\_MXRFE\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02642     EN\_LDO\_RBB\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02643     EN\_LDO\_RXBUF\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02644     EN\_LDO\_TIA12\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02645     EN\_LDO\_TIA14\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02646     EN\_LDO\_VCOSXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02647     EN\_LOADIMP\_LDO\_AFE\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02648     EN\_LOADIMP\_LDO\_CPSXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02649     EN\_LOADIMP\_LDO\_DIGSXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02650     EN\_LOADIMP\_LDO\_DIVSXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02651     EN\_LOADIMP\_LDO\_LNA12\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02652     EN\_LOADIMP\_LDO\_LNA14\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02653     EN\_LOADIMP\_LDO\_MXRFE\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02654     EN\_LOADIMP\_LDO\_RBB\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02655     EN\_LOADIMP\_LDO\_RXBUF\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02656     EN\_LOADIMP\_LDO\_TIA12\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02657     EN\_LOADIMP\_LDO\_TIA14\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02658     EN\_LOADIMP\_LDO\_VCOSXR\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02659     EN\_SDM\_CLK\_CGEN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02660     EN\_SDM\_TSTO\_CGEN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02661     EN\_TBUFIN\_XBUF\_RX\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02662     FRAC\_SDM\_CGEN\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02663     ICT\_VCO\_CGEN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02664     INT\_SDM\_CGEN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02665     IOFFSET\_CP\_CGEN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02666     IPULSE\_CP\_CGEN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02667     ISEL\_DAC\_AFE\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02668     MODE\_INTERLEAVE\_AFE\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02669     PD\_CP\_CGEN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02670     PD\_FDIV\_FB\_CGEN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02671     PD\_FDIV\_O\_CGEN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02672     PD\_LNA\_RFE\_1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02673     PD\_LNA\_RFE\_2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02674     PD\_RX\_AFE1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02675     PD\_RX\_AFE2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02676     PD\_SDM\_CGEN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02677     PD\_TX\_AFE1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02678     PD\_TX\_AFE2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02679     PD\_VCO\_CGEN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02680     PD\_VCO\_COMP\_CGEN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02681     PD\_XBUF\_RX\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02682     RDIV\_AFE\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02683     RDIV\_CPSXR\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02684     RDIV\_DIGSXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02685     RDIV\_DIVSXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02686     RDIV\_LNA12\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02687     RDIV\_LNA14\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02688     RDIV\_MXRFE\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02689     RDIV\_RBB\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02690     RDIV\_RXBUF\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02691     RDIV\_TIA12\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02692     RDIV\_TIA14\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02693     RDIV\_VCOSXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02694     RESET\_N\_CGEN\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02695     RESRV\_CGN\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1});
02696     REVPH\_PFD\_CGEN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02697     REV\_CLKADC\_CGEN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02698     REV\_CLKDAC\_CGEN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02699     REV\_SDMCLK\_CGEN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02700     SDM\_TSTO\_CGEN\_o:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  
02701     SEL\_PATH\_RFE\_1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02702     SEL\_PATH\_RFE\_2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02703     SEL\_SDMCLK\_CGEN\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02704     SLFB\_XBUF\_RX\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02705     SPDUP\_LDO\_AFE\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02706     SPDUP\_LDO\_CPSXR\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02707     SPDUP\_LDO\_DIGSXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02708     SPDUP\_LDO\_DIVSXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02709     SPDUP\_LDO\_LNA12\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02710     SPDUP\_LDO\_LNA14\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02711     SPDUP\_LDO\_MXRFE\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02712     SPDUP\_LDO\_RBB\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02713     SPDUP\_LDO\_RXBUF\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02714     SPDUP\_LDO\_TIA12\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02715     SPDUP\_LDO\_TIA14\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02716     SPDUP\_LDO\_VCOSXR\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02717     SPDUP\_VCO\_CGEN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02718     SX\_DITHER\_EN\_CGEN\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02719     TST\_CLKGEN\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02720     VCO\_CMPHO\_CGEN\_o:   \textcolor{keywordflow}{out}  \textcolor{comment}{std\_logic};
02721     VCO\_CMPLO\_CGEN\_o:   \textcolor{keywordflow}{out}  \textcolor{comment}{std\_logic};
02722     
02723     BYP\_LDO\_DIGIp1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02724     pd\_LDO\_DIGIp1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02725     EN\_LOADIMP\_LDO\_DIGIp1\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02726     RDIV\_DIGIp1\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02727     SPDUP\_LDO\_DIGIp1\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02728     BYP\_LDO\_DIGIp2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02729     pd\_LDO\_DIGIp2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02730     EN\_LOADIMP\_LDO\_DIGIp2\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02731     RDIV\_DIGIp2\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02732     SPDUP\_LDO\_DIGIp2\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02733     
02734     SDM\_TSTO\_SXT\_o: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02735     BYP\_LDO\_SPIBUF\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02736     PD\_LDO\_SPIBUF\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02737     EN\_LOADIMP\_LDO\_SPIBUF\_i:    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02738     RDIV\_SPIBUF\_i:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02739     SPDUP\_LDO\_SPIBUF\_i: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02740     
02741     cdsn\_txatsp\_i   : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02742     cdsn\_txbtsp\_i   : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02743     cdsn\_rxatsp\_i   : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02744     cdsn\_rxbtsp\_i   : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02745     cdsn\_txalml\_i   : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02746     cdsn\_txblml\_i   : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02747     cdsn\_rxalml\_i   : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02748     cdsn\_rxblml\_i   : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02749     cdsn\_mclk2\_i    : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02750     cdsn\_mclk1\_i    : \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02751     cds\_txatsp\_i    :   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02752     cds\_txbtsp\_i    :   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02753     cds\_rxatsp\_i    :   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02754     cds\_rxbtsp\_i    :   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02755     cds\_txalml\_i    :   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02756     cds\_txblml\_i    :   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02757     cds\_rxalml\_i    :   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02758     cds\_rxblml\_i    :   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02759     cds\_mclk2\_i    :    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02760     cds\_mclk1\_i    :    \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02761 
02762     spare0\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02763     spare1\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02764     spare2\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02765     spare3\_i:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02766 
02767 \textcolor{keyword}{    ------------------------------------------}
02768 \textcolor{keyword}{    -- connects to external modulles}
02769     
02770     BYP\_LDO\_AFE:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02771     BYP\_LDO\_CPSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02772     BYP\_LDO\_DIGSXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02773     BYP\_LDO\_DIVSXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02774     BYP\_LDO\_LNA12:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02775     BYP\_LDO\_LNA14:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02776     BYP\_LDO\_MXRFE:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02777     BYP\_LDO\_RBB:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02778     BYP\_LDO\_RXBUF:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02779     BYP\_LDO\_TIA12:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02780     BYP\_LDO\_TIA14:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02781     BYP\_LDO\_VCOSXR: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02782     BYP\_XBUF\_RX:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02783     CLKH\_OV\_CLKL\_CLKGN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02784     COARSEPLL\_COMPO\_CGEN:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02785     COARSE\_START\_CGEN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02786     COARSE\_STEPDONE\_CGEN:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02787     CP2\_CLKGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02788     CP3\_CLKGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02789     CZ\_CLKGEN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02790     CSW\_VCO\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02791     DIV\_OUTCH\_CLKGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02792     EN\_ADCCLKH\_CLKGN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02793     EN\_COARSE\_CKLGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02794     EN\_INTONLY\_SDM\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02795     EN\_LDO\_AFE: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02796     EN\_LDO\_CPSXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02797     EN\_LDO\_DIGSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02798     EN\_LDO\_DIVSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02799     EN\_LDO\_LNA12:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02800     EN\_LDO\_LNA14:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02801     EN\_LDO\_MXRFE:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02802     EN\_LDO\_RBB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02803     EN\_LDO\_RXBUF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02804     EN\_LDO\_TIA12:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02805     EN\_LDO\_TIA14:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02806     EN\_LDO\_VCOSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02807     EN\_LOADIMP\_LDO\_AFE: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02808     EN\_LOADIMP\_LDO\_CPSXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02809     EN\_LOADIMP\_LDO\_DIGSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02810     EN\_LOADIMP\_LDO\_DIVSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02811     EN\_LOADIMP\_LDO\_LNA12:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02812     EN\_LOADIMP\_LDO\_LNA14:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02813     EN\_LOADIMP\_LDO\_MXRFE:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02814     EN\_LOADIMP\_LDO\_RBB: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02815     EN\_LOADIMP\_LDO\_RXBUF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02816     EN\_LOADIMP\_LDO\_TIA12:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02817     EN\_LOADIMP\_LDO\_TIA14:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02818     EN\_LOADIMP\_LDO\_VCOSXR:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02819     EN\_SDM\_CLK\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02820     EN\_SDM\_TSTO\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02821     EN\_TBUFIN\_XBUF\_RX:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02822     FRAC\_SDM\_CGEN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02823     ICT\_VCO\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02824     INT\_SDM\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02825     IOFFSET\_CP\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02826     IPULSE\_CP\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02827     ISEL\_DAC\_AFE:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02828     MODE\_INTERLEAVE\_AFE:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02829     PD\_CP\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02830     PD\_FDIV\_FB\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02831     PD\_FDIV\_O\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02832     PD\_LNA\_RFE\_1    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02833     PD\_LNA\_RFE\_2    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02834     PD\_RX\_AFE1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02835     PD\_RX\_AFE2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02836     PD\_SDM\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02837     PD\_TX\_AFE1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02838     PD\_TX\_AFE2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02839     PD\_VCO\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02840     PD\_VCO\_COMP\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02841     PD\_XBUF\_RX: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02842     RDIV\_AFE:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02843     RDIV\_CPSXR :    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02844     RDIV\_DIGSXR :   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02845     RDIV\_DIVSXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02846     RDIV\_LNA12: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02847     RDIV\_LNA14: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02848     RDIV\_MXRFE: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02849     RDIV\_RBB :  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02850     RDIV\_RXBUF: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02851     RDIV\_TIA12: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02852     RDIV\_TIA14: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02853     RDIV\_VCOSXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02854     RESET\_N\_CGEN:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02855     RESRV\_CGN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1});
02856     REVPH\_PFD\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02857     REV\_CLKADC\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02858     REV\_CLKDAC\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02859     REV\_SDMCLK\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02860     SDM\_TSTO\_CGEN:  \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});   
02861     SEL\_PATH\_RFE\_1    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02862     SEL\_PATH\_RFE\_2    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02863     SEL\_SDMCLK\_CGEN:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02864     SLFB\_XBUF\_RX:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02865     SPDUP\_LDO\_AFE:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02866     SPDUP\_LDO\_CPSXR:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02867     SPDUP\_LDO\_DIGSXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02868     SPDUP\_LDO\_DIVSXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02869     SPDUP\_LDO\_LNA12:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02870     SPDUP\_LDO\_LNA14:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02871     SPDUP\_LDO\_MXRFE:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02872     SPDUP\_LDO\_RBB:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02873     SPDUP\_LDO\_RXBUF:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02874     SPDUP\_LDO\_TIA12:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02875     SPDUP\_LDO\_TIA14:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02876     SPDUP\_LDO\_VCOSXR:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02877     SPDUP\_VCO\_CGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02878     SX\_DITHER\_EN\_CGEN:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02879     TST\_CLKGEN: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02880     VCO\_CMPHO\_CGEN:     \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02881     VCO\_CMPLO\_CGEN:     \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
02882     
02883     BYP\_LDO\_DIGIp1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02884     pd\_LDO\_DIGIp1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02885     EN\_LOADIMP\_LDO\_DIGIp1:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02886     RDIV\_DIGIp1:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02887     SPDUP\_LDO\_DIGIp1:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02888     BYP\_LDO\_DIGIp2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02889     pd\_LDO\_DIGIp2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02890     EN\_LOADIMP\_LDO\_DIGIp2:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02891     RDIV\_DIGIp2:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02892     SPDUP\_LDO\_DIGIp2:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02893     
02894     SDM\_TSTO\_SXT:   \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02895     BYP\_LDO\_SPIBUF: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02896     PD\_LDO\_SPIBUF:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02897     EN\_LOADIMP\_LDO\_SPIBUF:  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02898     RDIV\_SPIBUF:    \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02899     SPDUP\_LDO\_SPIBUF:   \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02900     
02901     cdsn\_txatsp   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02902     cdsn\_txbtsp   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02903     cdsn\_rxatsp   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02904     cdsn\_rxbtsp   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02905     cdsn\_txalml   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02906     cdsn\_txblml   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02907     cdsn\_rxalml   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02908     cdsn\_rxblml   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02909     cdsn\_mclk2    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02910     cdsn\_mclk1    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02911     cds\_txatsp    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02912     cds\_txbtsp    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02913     cds\_rxatsp    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02914     cds\_rxbtsp    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02915     cds\_txalml    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02916     cds\_txblml    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02917     cds\_rxalml    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02918     cds\_rxblml    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02919     cds\_mclk2    :  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02920     cds\_mclk1    :  \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02921 
02922     spare0: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02923     spare1: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02924     spare2: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02925     spare3: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
02926 
02927     );
02928 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
02929 
02930 
02931 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
02932 \textcolor{keywordflow}{component} txtspcfg 
02933     \textcolor{keywordflow}{port} (
02934 \textcolor{keyword}{        -- Address and location of this module}
02935 \textcolor{keyword}{        -- Will be hard wired at the top level}
02936         maddress: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02937         mimo_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- MIMO enable, from TOP SPI}
02938     
02939 \textcolor{keyword}{        -- Serial port IOs}
02940         sdin: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data in}
02941         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data clock}
02942         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- Enable signal (active low)}
02943         sdout: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Data out}
02944     
02945 \textcolor{keyword}{        -- Signals coming from the pins or top level serial interface}
02946         lreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Logic reset signal, resets logic cells only}
02947         mreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Memory reset signal, resets configuration memory only}
02948         txen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}; \textcolor{keyword}{-- Power down all modules when txen=0}
02949         
02950         oen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02951         
02952 \textcolor{keyword}{        -- Control lines        }
02953         en      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02954         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02955         gcorri: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02956         gcorrq: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02957         iqcorr: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02958         dccorri: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02959         dccorrq: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02960         ovr: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{--HBI interpolation ratio }
02961         gfir1l: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Length of GPFIR1}
02962         gfir1n: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Clock division ratio of GPFIR1}
02963         gfir2l: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Length of GPFIR2}
02964         gfir2n: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Clock division ratio of GPFIR2}
02965         gfir3l: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Length of GPFIR3}
02966         gfir3n: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Clock division ratio of GPFIR3}
02967         dc\_reg: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{--DC level to drive DACI}
02968         insel: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02969         ph\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02970         gc\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02971         gfir1\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02972         gfir2\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02973         gfir3\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02974         dc\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02975         isinc\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02976         cmix\_sc: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02977         cmix\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02978         cmix\_gain: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02979         
02980         bstart: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- BIST start flag}
02981         bstate: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};               \textcolor{keyword}{-- BIST state flag}
02982         bsigi: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{22} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});    \textcolor{keyword}{-- BIST signature, channel I}
02983         bsigq: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{22} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});    \textcolor{keyword}{-- BIST signature, channel Q}
02984         
02985 
02986         tsgfcw      :\textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7});
02987         tsgdcldq    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02988         tsgdcldi    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02989         tsgswapiq   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02990         tsgmode     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
02991         tsgfc           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}
02992 
02993 
02994     );
02995 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
02996 
02997 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
02998 \textcolor{keywordflow}{component} rxtspcfg 
02999     \textcolor{keywordflow}{port} (
03000 \textcolor{keyword}{        -- Address and location of this module}
03001 \textcolor{keyword}{        -- These signals will be hard wired at the top level}
03002         maddress: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03003         mimo\_en: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- MIMO enable, from TOP SPI}
03004     
03005 \textcolor{keyword}{        -- Serial port A IOs}
03006         sdin: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data in}
03007         sclk: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};     \textcolor{keyword}{-- Data clock}
03008         sen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};  \textcolor{keyword}{-- Enable signal (active low)}
03009         sdout: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Data out}
03010     
03011 \textcolor{keyword}{        -- Signals coming from the pins or top level serial interface}
03012         lreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Logic reset signal, resets logic cells only}
03013         mreset: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};   \textcolor{keyword}{-- Memory reset signal, resets configuration memory only}
03014         rxen: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}; \textcolor{keyword}{-- Power down all modules when rxen=0}
03015         capd: \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}); \textcolor{keyword}{-- Captured data}
03016         
03017         oen: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03018         
03019         en      : \textcolor{keywordflow}{buffer} \textcolor{comment}{std\_logic};
03020         stateo: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03021 
03022         gcorri: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03023         gcorrq: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03024         iqcorr: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03025         dccorr\_avg: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03026         ovr: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});  \textcolor{keyword}{--HBD decimation ratio}
03027         gfir1l: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Length of GPFIR1}
03028         gfir1n: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Clock division ratio of GPFIR1}
03029         gfir2l: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Length of GPFIR2}
03030         gfir2n: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Clock division ratio of GPFIR2}
03031         gfir3l: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Length of GPFIR3}
03032         gfir3n: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});       \textcolor{keyword}{--Clock division ratio of GPFIR3}
03033         insel: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03034         agc\_k: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03035         agc\_adesired: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03036         agc\_avg: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03037         agc\_mode: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03038         gc\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03039         ph\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03040         dc\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03041         agc\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03042         gfir1\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03043         gfir2\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03044         gfir3\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03045         cmix\_byp: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03046         cmix\_sc: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03047         cmix\_gain: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03048 
03049         bstart: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};          \textcolor{keyword}{-- BIST start flag}
03050         capture: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03051         capsel: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
03052         
03053         tsgfcw      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7});
03054         tsgdcldq    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03055         tsgdcldi    : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03056         tsgswapiq   : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03057         tsgmode     : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03058         tsgfc           :\textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
03059         dc\_reg: \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})\textcolor{keyword}{   --DC level to drive DAC}
03060 
03061     );
03062 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component};
03063     
03064 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{mcfg\_components};
03065 
03066 
\end{DoxyCode}
