// Seed: 3570492869
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_17;
  final begin
    #1;
    deassign id_5;
  end
  always #1 begin
    id_13 = id_5;
  end
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    input supply1 id_6,
    output tri1 id_7,
    output wire id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wor id_11
);
  wire id_13;
  module_0(
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
