|MACs_with_memory
wr_clock => single_memory:operands_a.wrclock
wr_clock => single_memory:operands_b.wrclock
rd_clock => macs:mac.clk
rd_clock => single_memory:operands_a.rdclock
rd_clock => single_memory:operands_b.rdclock
rst => macs:mac.rst
operand[0] => single_memory:operands_a.data[0]
operand[0] => single_memory:operands_b.data[0]
operand[1] => single_memory:operands_a.data[1]
operand[1] => single_memory:operands_b.data[1]
operand[2] => single_memory:operands_a.data[2]
operand[2] => single_memory:operands_b.data[2]
operand[3] => single_memory:operands_a.data[3]
operand[3] => single_memory:operands_b.data[3]
operand[4] => single_memory:operands_a.data[4]
operand[4] => single_memory:operands_b.data[4]
operand[5] => single_memory:operands_a.data[5]
operand[5] => single_memory:operands_b.data[5]
operand[6] => single_memory:operands_a.data[6]
operand[6] => single_memory:operands_b.data[6]
operand[7] => single_memory:operands_a.data[7]
operand[7] => single_memory:operands_b.data[7]
operand[8] => single_memory:operands_a.data[8]
operand[8] => single_memory:operands_b.data[8]
operand[9] => single_memory:operands_a.data[9]
operand[9] => single_memory:operands_b.data[9]
operand[10] => single_memory:operands_a.data[10]
operand[10] => single_memory:operands_b.data[10]
operand[11] => single_memory:operands_a.data[11]
operand[11] => single_memory:operands_b.data[11]
operand[12] => single_memory:operands_a.data[12]
operand[12] => single_memory:operands_b.data[12]
operand[13] => single_memory:operands_a.data[13]
operand[13] => single_memory:operands_b.data[13]
operand[14] => single_memory:operands_a.data[14]
operand[14] => single_memory:operands_b.data[14]
operand[15] => single_memory:operands_a.data[15]
operand[15] => single_memory:operands_b.data[15]
operand[16] => single_memory:operands_a.data[16]
operand[16] => single_memory:operands_b.data[16]
rdaddress[0] => single_memory:operands_a.rdaddress[0]
rdaddress[0] => single_memory:operands_b.rdaddress[0]
rdaddress[1] => single_memory:operands_a.rdaddress[1]
rdaddress[1] => single_memory:operands_b.rdaddress[1]
rdaddress[2] => single_memory:operands_a.rdaddress[2]
rdaddress[2] => single_memory:operands_b.rdaddress[2]
rdaddress[3] => single_memory:operands_a.rdaddress[3]
rdaddress[3] => single_memory:operands_b.rdaddress[3]
rdaddress[4] => single_memory:operands_a.rdaddress[4]
rdaddress[4] => single_memory:operands_b.rdaddress[4]
rdaddress[5] => single_memory:operands_a.rdaddress[5]
rdaddress[5] => single_memory:operands_b.rdaddress[5]
rdaddress[6] => single_memory:operands_a.rdaddress[6]
rdaddress[6] => single_memory:operands_b.rdaddress[6]
rdaddress[7] => single_memory:operands_a.rdaddress[7]
rdaddress[7] => single_memory:operands_b.rdaddress[7]
rdaddress[8] => single_memory:operands_a.rdaddress[8]
rdaddress[8] => single_memory:operands_b.rdaddress[8]
rdaddress[9] => single_memory:operands_a.rdaddress[9]
rdaddress[9] => single_memory:operands_b.rdaddress[9]
wraddress[0] => single_memory:operands_a.wraddress[0]
wraddress[0] => single_memory:operands_b.wraddress[0]
wraddress[1] => single_memory:operands_a.wraddress[1]
wraddress[1] => single_memory:operands_b.wraddress[1]
wraddress[2] => single_memory:operands_a.wraddress[2]
wraddress[2] => single_memory:operands_b.wraddress[2]
wraddress[3] => single_memory:operands_a.wraddress[3]
wraddress[3] => single_memory:operands_b.wraddress[3]
wraddress[4] => single_memory:operands_a.wraddress[4]
wraddress[4] => single_memory:operands_b.wraddress[4]
wraddress[5] => single_memory:operands_a.wraddress[5]
wraddress[5] => single_memory:operands_b.wraddress[5]
wraddress[6] => single_memory:operands_a.wraddress[6]
wraddress[6] => single_memory:operands_b.wraddress[6]
wraddress[7] => single_memory:operands_a.wraddress[7]
wraddress[7] => single_memory:operands_b.wraddress[7]
wraddress[8] => single_memory:operands_a.wraddress[8]
wraddress[8] => single_memory:operands_b.wraddress[8]
wraddress[9] => single_memory:operands_a.wraddress[9]
wraddress[9] => single_memory:operands_b.wraddress[9]
mem_wren => single_memory:operands_a.wrclocken
mem_wren => single_memory:operands_b.wrclocken
mem_rden => single_memory:operands_a.rdclocken
mem_rden => single_memory:operands_b.rdclocken
mem_a_wren => single_memory:operands_a.wren
mem_b_wren => single_memory:operands_b.wren
res[0] <= macs:mac.res[0]
res[1] <= macs:mac.res[1]
res[2] <= macs:mac.res[2]
res[3] <= macs:mac.res[3]
res[4] <= macs:mac.res[4]
res[5] <= macs:mac.res[5]
res[6] <= macs:mac.res[6]
res[7] <= macs:mac.res[7]
res[8] <= macs:mac.res[8]
res[9] <= macs:mac.res[9]
res[10] <= macs:mac.res[10]
res[11] <= macs:mac.res[11]
res[12] <= macs:mac.res[12]
res[13] <= macs:mac.res[13]
res[14] <= macs:mac.res[14]
res[15] <= macs:mac.res[15]
res[16] <= macs:mac.res[16]
res[17] <= macs:mac.res[17]
res[18] <= macs:mac.res[18]
res[19] <= macs:mac.res[19]


|MACs_with_memory|MACs:mac
clk => multiplier:mult.clk
clk => accumulator[0].CLK
clk => accumulator[1].CLK
clk => accumulator[2].CLK
clk => accumulator[3].CLK
clk => accumulator[4].CLK
clk => accumulator[5].CLK
clk => accumulator[6].CLK
clk => accumulator[7].CLK
clk => accumulator[8].CLK
clk => accumulator[9].CLK
clk => accumulator[10].CLK
clk => accumulator[11].CLK
clk => accumulator[12].CLK
clk => accumulator[13].CLK
clk => accumulator[14].CLK
clk => accumulator[15].CLK
clk => accumulator[16].CLK
clk => accumulator[17].CLK
clk => accumulator[18].CLK
clk => accumulator[19].CLK
clk => datab_reg[0].CLK
clk => datab_reg[1].CLK
clk => datab_reg[2].CLK
clk => datab_reg[3].CLK
clk => datab_reg[4].CLK
clk => datab_reg[5].CLK
clk => datab_reg[6].CLK
clk => datab_reg[7].CLK
clk => datab_reg[8].CLK
clk => datab_reg[9].CLK
clk => datab_reg[10].CLK
clk => datab_reg[11].CLK
clk => datab_reg[12].CLK
clk => datab_reg[13].CLK
clk => datab_reg[14].CLK
clk => datab_reg[15].CLK
clk => datab_reg[16].CLK
clk => dataa_reg[0].CLK
clk => dataa_reg[1].CLK
clk => dataa_reg[2].CLK
clk => dataa_reg[3].CLK
clk => dataa_reg[4].CLK
clk => dataa_reg[5].CLK
clk => dataa_reg[6].CLK
clk => dataa_reg[7].CLK
clk => dataa_reg[8].CLK
clk => dataa_reg[9].CLK
clk => dataa_reg[10].CLK
clk => dataa_reg[11].CLK
clk => dataa_reg[12].CLK
clk => dataa_reg[13].CLK
clk => dataa_reg[14].CLK
clk => dataa_reg[15].CLK
clk => dataa_reg[16].CLK
rst => multiplier:mult.rst
rst => accumulator[0].ACLR
rst => accumulator[1].ACLR
rst => accumulator[2].ACLR
rst => accumulator[3].ACLR
rst => accumulator[4].ACLR
rst => accumulator[5].ACLR
rst => accumulator[6].ACLR
rst => accumulator[7].ACLR
rst => accumulator[8].ACLR
rst => accumulator[9].ACLR
rst => accumulator[10].ACLR
rst => accumulator[11].ACLR
rst => accumulator[12].ACLR
rst => accumulator[13].ACLR
rst => accumulator[14].ACLR
rst => accumulator[15].ACLR
rst => accumulator[16].ACLR
rst => accumulator[17].ACLR
rst => accumulator[18].ACLR
rst => accumulator[19].ACLR
rst => datab_reg[0].ACLR
rst => datab_reg[1].ACLR
rst => datab_reg[2].ACLR
rst => datab_reg[3].ACLR
rst => datab_reg[4].ACLR
rst => datab_reg[5].ACLR
rst => datab_reg[6].ACLR
rst => datab_reg[7].ACLR
rst => datab_reg[8].ACLR
rst => datab_reg[9].ACLR
rst => datab_reg[10].ACLR
rst => datab_reg[11].ACLR
rst => datab_reg[12].ACLR
rst => datab_reg[13].ACLR
rst => datab_reg[14].ACLR
rst => datab_reg[15].ACLR
rst => datab_reg[16].ACLR
rst => dataa_reg[0].ACLR
rst => dataa_reg[1].ACLR
rst => dataa_reg[2].ACLR
rst => dataa_reg[3].ACLR
rst => dataa_reg[4].ACLR
rst => dataa_reg[5].ACLR
rst => dataa_reg[6].ACLR
rst => dataa_reg[7].ACLR
rst => dataa_reg[8].ACLR
rst => dataa_reg[9].ACLR
rst => dataa_reg[10].ACLR
rst => dataa_reg[11].ACLR
rst => dataa_reg[12].ACLR
rst => dataa_reg[13].ACLR
rst => dataa_reg[14].ACLR
rst => dataa_reg[15].ACLR
rst => dataa_reg[16].ACLR
strobe => multiplier:mult.strobe
dataa[0] => dataa_reg[0].DATAIN
dataa[1] => dataa_reg[1].DATAIN
dataa[2] => dataa_reg[2].DATAIN
dataa[3] => dataa_reg[3].DATAIN
dataa[4] => dataa_reg[4].DATAIN
dataa[5] => dataa_reg[5].DATAIN
dataa[6] => dataa_reg[6].DATAIN
dataa[7] => dataa_reg[7].DATAIN
dataa[8] => dataa_reg[8].DATAIN
dataa[9] => dataa_reg[9].DATAIN
dataa[10] => dataa_reg[10].DATAIN
dataa[11] => dataa_reg[11].DATAIN
dataa[12] => dataa_reg[12].DATAIN
dataa[13] => dataa_reg[13].DATAIN
dataa[14] => dataa_reg[14].DATAIN
dataa[15] => dataa_reg[15].DATAIN
dataa[16] => dataa_reg[16].DATAIN
datab[0] => datab_reg[0].DATAIN
datab[1] => datab_reg[1].DATAIN
datab[2] => datab_reg[2].DATAIN
datab[3] => datab_reg[3].DATAIN
datab[4] => datab_reg[4].DATAIN
datab[5] => datab_reg[5].DATAIN
datab[6] => datab_reg[6].DATAIN
datab[7] => datab_reg[7].DATAIN
datab[8] => datab_reg[8].DATAIN
datab[9] => datab_reg[9].DATAIN
datab[10] => datab_reg[10].DATAIN
datab[11] => datab_reg[11].DATAIN
datab[12] => datab_reg[12].DATAIN
datab[13] => datab_reg[13].DATAIN
datab[14] => datab_reg[14].DATAIN
datab[15] => datab_reg[15].DATAIN
datab[16] => datab_reg[16].DATAIN
res[0] <= accumulator[0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= accumulator[1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= accumulator[2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= accumulator[3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= accumulator[4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= accumulator[5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= accumulator[6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= accumulator[7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= accumulator[8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= accumulator[9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= accumulator[10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= accumulator[11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= accumulator[12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= accumulator[13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= accumulator[14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= accumulator[15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= accumulator[16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= accumulator[17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= accumulator[18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= accumulator[19].DB_MAX_OUTPUT_PORT_TYPE


|MACs_with_memory|MACs:mac|multiplier:mult
clk => parallel_adder:adder.clock
clk => finished_reg.CLK
clk => product_reg.CLK
rst => parallel_adder:adder.aclr
rst => finished_reg.ACLR
rst => product_reg.ACLR
strobe => product_reg.DATAIN
dataa[0] => partial_product[0][0].DATAB
dataa[0] => partial_product[1][0].DATAB
dataa[0] => partial_product[2][0].DATAB
dataa[0] => partial_product[3][0].DATAB
dataa[0] => partial_product[4][0].DATAB
dataa[0] => partial_product[5][0].DATAB
dataa[0] => partial_product[6][0].DATAB
dataa[0] => partial_product[7][0].DATAB
dataa[0] => partial_product[8][0].DATAB
dataa[0] => partial_product[9][0].DATAB
dataa[0] => partial_product[10][0].DATAB
dataa[0] => partial_product[11][0].DATAB
dataa[0] => partial_product[12][0].DATAB
dataa[0] => partial_product[13][0].DATAB
dataa[0] => partial_product[14][0].DATAB
dataa[0] => partial_product[15][0].DATAB
dataa[1] => partial_product[0][1].DATAB
dataa[1] => partial_product[1][1].DATAB
dataa[1] => partial_product[2][1].DATAB
dataa[1] => partial_product[3][1].DATAB
dataa[1] => partial_product[4][1].DATAB
dataa[1] => partial_product[5][1].DATAB
dataa[1] => partial_product[6][1].DATAB
dataa[1] => partial_product[7][1].DATAB
dataa[1] => partial_product[8][1].DATAB
dataa[1] => partial_product[9][1].DATAB
dataa[1] => partial_product[10][1].DATAB
dataa[1] => partial_product[11][1].DATAB
dataa[1] => partial_product[12][1].DATAB
dataa[1] => partial_product[13][1].DATAB
dataa[1] => partial_product[14][1].DATAB
dataa[1] => partial_product[15][1].DATAB
dataa[2] => partial_product[0][2].DATAB
dataa[2] => partial_product[1][2].DATAB
dataa[2] => partial_product[2][2].DATAB
dataa[2] => partial_product[3][2].DATAB
dataa[2] => partial_product[4][2].DATAB
dataa[2] => partial_product[5][2].DATAB
dataa[2] => partial_product[6][2].DATAB
dataa[2] => partial_product[7][2].DATAB
dataa[2] => partial_product[8][2].DATAB
dataa[2] => partial_product[9][2].DATAB
dataa[2] => partial_product[10][2].DATAB
dataa[2] => partial_product[11][2].DATAB
dataa[2] => partial_product[12][2].DATAB
dataa[2] => partial_product[13][2].DATAB
dataa[2] => partial_product[14][2].DATAB
dataa[2] => partial_product[15][2].DATAB
dataa[3] => partial_product[0][3].DATAB
dataa[3] => partial_product[1][3].DATAB
dataa[3] => partial_product[2][3].DATAB
dataa[3] => partial_product[3][3].DATAB
dataa[3] => partial_product[4][3].DATAB
dataa[3] => partial_product[5][3].DATAB
dataa[3] => partial_product[6][3].DATAB
dataa[3] => partial_product[7][3].DATAB
dataa[3] => partial_product[8][3].DATAB
dataa[3] => partial_product[9][3].DATAB
dataa[3] => partial_product[10][3].DATAB
dataa[3] => partial_product[11][3].DATAB
dataa[3] => partial_product[12][3].DATAB
dataa[3] => partial_product[13][3].DATAB
dataa[3] => partial_product[14][3].DATAB
dataa[3] => partial_product[15][3].DATAB
dataa[4] => partial_product[0][4].DATAB
dataa[4] => partial_product[1][4].DATAB
dataa[4] => partial_product[2][4].DATAB
dataa[4] => partial_product[3][4].DATAB
dataa[4] => partial_product[4][4].DATAB
dataa[4] => partial_product[5][4].DATAB
dataa[4] => partial_product[6][4].DATAB
dataa[4] => partial_product[7][4].DATAB
dataa[4] => partial_product[8][4].DATAB
dataa[4] => partial_product[9][4].DATAB
dataa[4] => partial_product[10][4].DATAB
dataa[4] => partial_product[11][4].DATAB
dataa[4] => partial_product[12][4].DATAB
dataa[4] => partial_product[13][4].DATAB
dataa[4] => partial_product[14][4].DATAB
dataa[4] => partial_product[15][4].DATAB
dataa[5] => partial_product[0][5].DATAB
dataa[5] => partial_product[1][5].DATAB
dataa[5] => partial_product[2][5].DATAB
dataa[5] => partial_product[3][5].DATAB
dataa[5] => partial_product[4][5].DATAB
dataa[5] => partial_product[5][5].DATAB
dataa[5] => partial_product[6][5].DATAB
dataa[5] => partial_product[7][5].DATAB
dataa[5] => partial_product[8][5].DATAB
dataa[5] => partial_product[9][5].DATAB
dataa[5] => partial_product[10][5].DATAB
dataa[5] => partial_product[11][5].DATAB
dataa[5] => partial_product[12][5].DATAB
dataa[5] => partial_product[13][5].DATAB
dataa[5] => partial_product[14][5].DATAB
dataa[5] => partial_product[15][5].DATAB
dataa[6] => partial_product[0][6].DATAB
dataa[6] => partial_product[1][6].DATAB
dataa[6] => partial_product[2][6].DATAB
dataa[6] => partial_product[3][6].DATAB
dataa[6] => partial_product[4][6].DATAB
dataa[6] => partial_product[5][6].DATAB
dataa[6] => partial_product[6][6].DATAB
dataa[6] => partial_product[7][6].DATAB
dataa[6] => partial_product[8][6].DATAB
dataa[6] => partial_product[9][6].DATAB
dataa[6] => partial_product[10][6].DATAB
dataa[6] => partial_product[11][6].DATAB
dataa[6] => partial_product[12][6].DATAB
dataa[6] => partial_product[13][6].DATAB
dataa[6] => partial_product[14][6].DATAB
dataa[6] => partial_product[15][6].DATAB
dataa[7] => partial_product[0][7].DATAB
dataa[7] => partial_product[1][7].DATAB
dataa[7] => partial_product[2][7].DATAB
dataa[7] => partial_product[3][7].DATAB
dataa[7] => partial_product[4][7].DATAB
dataa[7] => partial_product[5][7].DATAB
dataa[7] => partial_product[6][7].DATAB
dataa[7] => partial_product[7][7].DATAB
dataa[7] => partial_product[8][7].DATAB
dataa[7] => partial_product[9][7].DATAB
dataa[7] => partial_product[10][7].DATAB
dataa[7] => partial_product[11][7].DATAB
dataa[7] => partial_product[12][7].DATAB
dataa[7] => partial_product[13][7].DATAB
dataa[7] => partial_product[14][7].DATAB
dataa[7] => partial_product[15][7].DATAB
dataa[8] => partial_product[0][8].DATAB
dataa[8] => partial_product[1][8].DATAB
dataa[8] => partial_product[2][8].DATAB
dataa[8] => partial_product[3][8].DATAB
dataa[8] => partial_product[4][8].DATAB
dataa[8] => partial_product[5][8].DATAB
dataa[8] => partial_product[6][8].DATAB
dataa[8] => partial_product[7][8].DATAB
dataa[8] => partial_product[8][8].DATAB
dataa[8] => partial_product[9][8].DATAB
dataa[8] => partial_product[10][8].DATAB
dataa[8] => partial_product[11][8].DATAB
dataa[8] => partial_product[12][8].DATAB
dataa[8] => partial_product[13][8].DATAB
dataa[8] => partial_product[14][8].DATAB
dataa[8] => partial_product[15][8].DATAB
dataa[9] => partial_product[0][9].DATAB
dataa[9] => partial_product[1][9].DATAB
dataa[9] => partial_product[2][9].DATAB
dataa[9] => partial_product[3][9].DATAB
dataa[9] => partial_product[4][9].DATAB
dataa[9] => partial_product[5][9].DATAB
dataa[9] => partial_product[6][9].DATAB
dataa[9] => partial_product[7][9].DATAB
dataa[9] => partial_product[8][9].DATAB
dataa[9] => partial_product[9][9].DATAB
dataa[9] => partial_product[10][9].DATAB
dataa[9] => partial_product[11][9].DATAB
dataa[9] => partial_product[12][9].DATAB
dataa[9] => partial_product[13][9].DATAB
dataa[9] => partial_product[14][9].DATAB
dataa[9] => partial_product[15][9].DATAB
dataa[10] => partial_product[0][10].DATAB
dataa[10] => partial_product[1][10].DATAB
dataa[10] => partial_product[2][10].DATAB
dataa[10] => partial_product[3][10].DATAB
dataa[10] => partial_product[4][10].DATAB
dataa[10] => partial_product[5][10].DATAB
dataa[10] => partial_product[6][10].DATAB
dataa[10] => partial_product[7][10].DATAB
dataa[10] => partial_product[8][10].DATAB
dataa[10] => partial_product[9][10].DATAB
dataa[10] => partial_product[10][10].DATAB
dataa[10] => partial_product[11][10].DATAB
dataa[10] => partial_product[12][10].DATAB
dataa[10] => partial_product[13][10].DATAB
dataa[10] => partial_product[14][10].DATAB
dataa[10] => partial_product[15][10].DATAB
dataa[11] => partial_product[0][11].DATAB
dataa[11] => partial_product[1][11].DATAB
dataa[11] => partial_product[2][11].DATAB
dataa[11] => partial_product[3][11].DATAB
dataa[11] => partial_product[4][11].DATAB
dataa[11] => partial_product[5][11].DATAB
dataa[11] => partial_product[6][11].DATAB
dataa[11] => partial_product[7][11].DATAB
dataa[11] => partial_product[8][11].DATAB
dataa[11] => partial_product[9][11].DATAB
dataa[11] => partial_product[10][11].DATAB
dataa[11] => partial_product[11][11].DATAB
dataa[11] => partial_product[12][11].DATAB
dataa[11] => partial_product[13][11].DATAB
dataa[11] => partial_product[14][11].DATAB
dataa[11] => partial_product[15][11].DATAB
dataa[12] => partial_product[0][12].DATAB
dataa[12] => partial_product[1][12].DATAB
dataa[12] => partial_product[2][12].DATAB
dataa[12] => partial_product[3][12].DATAB
dataa[12] => partial_product[4][12].DATAB
dataa[12] => partial_product[5][12].DATAB
dataa[12] => partial_product[6][12].DATAB
dataa[12] => partial_product[7][12].DATAB
dataa[12] => partial_product[8][12].DATAB
dataa[12] => partial_product[9][12].DATAB
dataa[12] => partial_product[10][12].DATAB
dataa[12] => partial_product[11][12].DATAB
dataa[12] => partial_product[12][12].DATAB
dataa[12] => partial_product[13][12].DATAB
dataa[12] => partial_product[14][12].DATAB
dataa[12] => partial_product[15][12].DATAB
dataa[13] => partial_product[0][13].DATAB
dataa[13] => partial_product[1][13].DATAB
dataa[13] => partial_product[2][13].DATAB
dataa[13] => partial_product[3][13].DATAB
dataa[13] => partial_product[4][13].DATAB
dataa[13] => partial_product[5][13].DATAB
dataa[13] => partial_product[6][13].DATAB
dataa[13] => partial_product[7][13].DATAB
dataa[13] => partial_product[8][13].DATAB
dataa[13] => partial_product[9][13].DATAB
dataa[13] => partial_product[10][13].DATAB
dataa[13] => partial_product[11][13].DATAB
dataa[13] => partial_product[12][13].DATAB
dataa[13] => partial_product[13][13].DATAB
dataa[13] => partial_product[14][13].DATAB
dataa[13] => partial_product[15][13].DATAB
dataa[14] => partial_product[0][14].DATAB
dataa[14] => partial_product[1][14].DATAB
dataa[14] => partial_product[2][14].DATAB
dataa[14] => partial_product[3][14].DATAB
dataa[14] => partial_product[4][14].DATAB
dataa[14] => partial_product[5][14].DATAB
dataa[14] => partial_product[6][14].DATAB
dataa[14] => partial_product[7][14].DATAB
dataa[14] => partial_product[8][14].DATAB
dataa[14] => partial_product[9][14].DATAB
dataa[14] => partial_product[10][14].DATAB
dataa[14] => partial_product[11][14].DATAB
dataa[14] => partial_product[12][14].DATAB
dataa[14] => partial_product[13][14].DATAB
dataa[14] => partial_product[14][14].DATAB
dataa[14] => partial_product[15][14].DATAB
dataa[15] => partial_product[0][15].DATAB
dataa[15] => partial_product[1][15].DATAB
dataa[15] => partial_product[2][15].DATAB
dataa[15] => partial_product[3][15].DATAB
dataa[15] => partial_product[4][15].DATAB
dataa[15] => partial_product[5][15].DATAB
dataa[15] => partial_product[6][15].DATAB
dataa[15] => partial_product[7][15].DATAB
dataa[15] => partial_product[8][15].DATAB
dataa[15] => partial_product[9][15].DATAB
dataa[15] => partial_product[10][15].DATAB
dataa[15] => partial_product[11][15].DATAB
dataa[15] => partial_product[12][15].DATAB
dataa[15] => partial_product[13][15].DATAB
dataa[15] => partial_product[14][15].DATAB
dataa[15] => partial_product[15][15].DATAB
dataa[16] => res.IN0
datab[0] => partial_product[0][15].OUTPUTSELECT
datab[0] => partial_product[0][14].OUTPUTSELECT
datab[0] => partial_product[0][13].OUTPUTSELECT
datab[0] => partial_product[0][12].OUTPUTSELECT
datab[0] => partial_product[0][11].OUTPUTSELECT
datab[0] => partial_product[0][10].OUTPUTSELECT
datab[0] => partial_product[0][9].OUTPUTSELECT
datab[0] => partial_product[0][8].OUTPUTSELECT
datab[0] => partial_product[0][7].OUTPUTSELECT
datab[0] => partial_product[0][6].OUTPUTSELECT
datab[0] => partial_product[0][5].OUTPUTSELECT
datab[0] => partial_product[0][4].OUTPUTSELECT
datab[0] => partial_product[0][3].OUTPUTSELECT
datab[0] => partial_product[0][2].OUTPUTSELECT
datab[0] => partial_product[0][1].OUTPUTSELECT
datab[0] => partial_product[0][0].OUTPUTSELECT
datab[1] => partial_product[1][15].OUTPUTSELECT
datab[1] => partial_product[1][14].OUTPUTSELECT
datab[1] => partial_product[1][13].OUTPUTSELECT
datab[1] => partial_product[1][12].OUTPUTSELECT
datab[1] => partial_product[1][11].OUTPUTSELECT
datab[1] => partial_product[1][10].OUTPUTSELECT
datab[1] => partial_product[1][9].OUTPUTSELECT
datab[1] => partial_product[1][8].OUTPUTSELECT
datab[1] => partial_product[1][7].OUTPUTSELECT
datab[1] => partial_product[1][6].OUTPUTSELECT
datab[1] => partial_product[1][5].OUTPUTSELECT
datab[1] => partial_product[1][4].OUTPUTSELECT
datab[1] => partial_product[1][3].OUTPUTSELECT
datab[1] => partial_product[1][2].OUTPUTSELECT
datab[1] => partial_product[1][1].OUTPUTSELECT
datab[1] => partial_product[1][0].OUTPUTSELECT
datab[2] => partial_product[2][15].OUTPUTSELECT
datab[2] => partial_product[2][14].OUTPUTSELECT
datab[2] => partial_product[2][13].OUTPUTSELECT
datab[2] => partial_product[2][12].OUTPUTSELECT
datab[2] => partial_product[2][11].OUTPUTSELECT
datab[2] => partial_product[2][10].OUTPUTSELECT
datab[2] => partial_product[2][9].OUTPUTSELECT
datab[2] => partial_product[2][8].OUTPUTSELECT
datab[2] => partial_product[2][7].OUTPUTSELECT
datab[2] => partial_product[2][6].OUTPUTSELECT
datab[2] => partial_product[2][5].OUTPUTSELECT
datab[2] => partial_product[2][4].OUTPUTSELECT
datab[2] => partial_product[2][3].OUTPUTSELECT
datab[2] => partial_product[2][2].OUTPUTSELECT
datab[2] => partial_product[2][1].OUTPUTSELECT
datab[2] => partial_product[2][0].OUTPUTSELECT
datab[3] => partial_product[3][15].OUTPUTSELECT
datab[3] => partial_product[3][14].OUTPUTSELECT
datab[3] => partial_product[3][13].OUTPUTSELECT
datab[3] => partial_product[3][12].OUTPUTSELECT
datab[3] => partial_product[3][11].OUTPUTSELECT
datab[3] => partial_product[3][10].OUTPUTSELECT
datab[3] => partial_product[3][9].OUTPUTSELECT
datab[3] => partial_product[3][8].OUTPUTSELECT
datab[3] => partial_product[3][7].OUTPUTSELECT
datab[3] => partial_product[3][6].OUTPUTSELECT
datab[3] => partial_product[3][5].OUTPUTSELECT
datab[3] => partial_product[3][4].OUTPUTSELECT
datab[3] => partial_product[3][3].OUTPUTSELECT
datab[3] => partial_product[3][2].OUTPUTSELECT
datab[3] => partial_product[3][1].OUTPUTSELECT
datab[3] => partial_product[3][0].OUTPUTSELECT
datab[4] => partial_product[4][15].OUTPUTSELECT
datab[4] => partial_product[4][14].OUTPUTSELECT
datab[4] => partial_product[4][13].OUTPUTSELECT
datab[4] => partial_product[4][12].OUTPUTSELECT
datab[4] => partial_product[4][11].OUTPUTSELECT
datab[4] => partial_product[4][10].OUTPUTSELECT
datab[4] => partial_product[4][9].OUTPUTSELECT
datab[4] => partial_product[4][8].OUTPUTSELECT
datab[4] => partial_product[4][7].OUTPUTSELECT
datab[4] => partial_product[4][6].OUTPUTSELECT
datab[4] => partial_product[4][5].OUTPUTSELECT
datab[4] => partial_product[4][4].OUTPUTSELECT
datab[4] => partial_product[4][3].OUTPUTSELECT
datab[4] => partial_product[4][2].OUTPUTSELECT
datab[4] => partial_product[4][1].OUTPUTSELECT
datab[4] => partial_product[4][0].OUTPUTSELECT
datab[5] => partial_product[5][15].OUTPUTSELECT
datab[5] => partial_product[5][14].OUTPUTSELECT
datab[5] => partial_product[5][13].OUTPUTSELECT
datab[5] => partial_product[5][12].OUTPUTSELECT
datab[5] => partial_product[5][11].OUTPUTSELECT
datab[5] => partial_product[5][10].OUTPUTSELECT
datab[5] => partial_product[5][9].OUTPUTSELECT
datab[5] => partial_product[5][8].OUTPUTSELECT
datab[5] => partial_product[5][7].OUTPUTSELECT
datab[5] => partial_product[5][6].OUTPUTSELECT
datab[5] => partial_product[5][5].OUTPUTSELECT
datab[5] => partial_product[5][4].OUTPUTSELECT
datab[5] => partial_product[5][3].OUTPUTSELECT
datab[5] => partial_product[5][2].OUTPUTSELECT
datab[5] => partial_product[5][1].OUTPUTSELECT
datab[5] => partial_product[5][0].OUTPUTSELECT
datab[6] => partial_product[6][15].OUTPUTSELECT
datab[6] => partial_product[6][14].OUTPUTSELECT
datab[6] => partial_product[6][13].OUTPUTSELECT
datab[6] => partial_product[6][12].OUTPUTSELECT
datab[6] => partial_product[6][11].OUTPUTSELECT
datab[6] => partial_product[6][10].OUTPUTSELECT
datab[6] => partial_product[6][9].OUTPUTSELECT
datab[6] => partial_product[6][8].OUTPUTSELECT
datab[6] => partial_product[6][7].OUTPUTSELECT
datab[6] => partial_product[6][6].OUTPUTSELECT
datab[6] => partial_product[6][5].OUTPUTSELECT
datab[6] => partial_product[6][4].OUTPUTSELECT
datab[6] => partial_product[6][3].OUTPUTSELECT
datab[6] => partial_product[6][2].OUTPUTSELECT
datab[6] => partial_product[6][1].OUTPUTSELECT
datab[6] => partial_product[6][0].OUTPUTSELECT
datab[7] => partial_product[7][15].OUTPUTSELECT
datab[7] => partial_product[7][14].OUTPUTSELECT
datab[7] => partial_product[7][13].OUTPUTSELECT
datab[7] => partial_product[7][12].OUTPUTSELECT
datab[7] => partial_product[7][11].OUTPUTSELECT
datab[7] => partial_product[7][10].OUTPUTSELECT
datab[7] => partial_product[7][9].OUTPUTSELECT
datab[7] => partial_product[7][8].OUTPUTSELECT
datab[7] => partial_product[7][7].OUTPUTSELECT
datab[7] => partial_product[7][6].OUTPUTSELECT
datab[7] => partial_product[7][5].OUTPUTSELECT
datab[7] => partial_product[7][4].OUTPUTSELECT
datab[7] => partial_product[7][3].OUTPUTSELECT
datab[7] => partial_product[7][2].OUTPUTSELECT
datab[7] => partial_product[7][1].OUTPUTSELECT
datab[7] => partial_product[7][0].OUTPUTSELECT
datab[8] => partial_product[8][15].OUTPUTSELECT
datab[8] => partial_product[8][14].OUTPUTSELECT
datab[8] => partial_product[8][13].OUTPUTSELECT
datab[8] => partial_product[8][12].OUTPUTSELECT
datab[8] => partial_product[8][11].OUTPUTSELECT
datab[8] => partial_product[8][10].OUTPUTSELECT
datab[8] => partial_product[8][9].OUTPUTSELECT
datab[8] => partial_product[8][8].OUTPUTSELECT
datab[8] => partial_product[8][7].OUTPUTSELECT
datab[8] => partial_product[8][6].OUTPUTSELECT
datab[8] => partial_product[8][5].OUTPUTSELECT
datab[8] => partial_product[8][4].OUTPUTSELECT
datab[8] => partial_product[8][3].OUTPUTSELECT
datab[8] => partial_product[8][2].OUTPUTSELECT
datab[8] => partial_product[8][1].OUTPUTSELECT
datab[8] => partial_product[8][0].OUTPUTSELECT
datab[9] => partial_product[9][15].OUTPUTSELECT
datab[9] => partial_product[9][14].OUTPUTSELECT
datab[9] => partial_product[9][13].OUTPUTSELECT
datab[9] => partial_product[9][12].OUTPUTSELECT
datab[9] => partial_product[9][11].OUTPUTSELECT
datab[9] => partial_product[9][10].OUTPUTSELECT
datab[9] => partial_product[9][9].OUTPUTSELECT
datab[9] => partial_product[9][8].OUTPUTSELECT
datab[9] => partial_product[9][7].OUTPUTSELECT
datab[9] => partial_product[9][6].OUTPUTSELECT
datab[9] => partial_product[9][5].OUTPUTSELECT
datab[9] => partial_product[9][4].OUTPUTSELECT
datab[9] => partial_product[9][3].OUTPUTSELECT
datab[9] => partial_product[9][2].OUTPUTSELECT
datab[9] => partial_product[9][1].OUTPUTSELECT
datab[9] => partial_product[9][0].OUTPUTSELECT
datab[10] => partial_product[10][15].OUTPUTSELECT
datab[10] => partial_product[10][14].OUTPUTSELECT
datab[10] => partial_product[10][13].OUTPUTSELECT
datab[10] => partial_product[10][12].OUTPUTSELECT
datab[10] => partial_product[10][11].OUTPUTSELECT
datab[10] => partial_product[10][10].OUTPUTSELECT
datab[10] => partial_product[10][9].OUTPUTSELECT
datab[10] => partial_product[10][8].OUTPUTSELECT
datab[10] => partial_product[10][7].OUTPUTSELECT
datab[10] => partial_product[10][6].OUTPUTSELECT
datab[10] => partial_product[10][5].OUTPUTSELECT
datab[10] => partial_product[10][4].OUTPUTSELECT
datab[10] => partial_product[10][3].OUTPUTSELECT
datab[10] => partial_product[10][2].OUTPUTSELECT
datab[10] => partial_product[10][1].OUTPUTSELECT
datab[10] => partial_product[10][0].OUTPUTSELECT
datab[11] => partial_product[11][15].OUTPUTSELECT
datab[11] => partial_product[11][14].OUTPUTSELECT
datab[11] => partial_product[11][13].OUTPUTSELECT
datab[11] => partial_product[11][12].OUTPUTSELECT
datab[11] => partial_product[11][11].OUTPUTSELECT
datab[11] => partial_product[11][10].OUTPUTSELECT
datab[11] => partial_product[11][9].OUTPUTSELECT
datab[11] => partial_product[11][8].OUTPUTSELECT
datab[11] => partial_product[11][7].OUTPUTSELECT
datab[11] => partial_product[11][6].OUTPUTSELECT
datab[11] => partial_product[11][5].OUTPUTSELECT
datab[11] => partial_product[11][4].OUTPUTSELECT
datab[11] => partial_product[11][3].OUTPUTSELECT
datab[11] => partial_product[11][2].OUTPUTSELECT
datab[11] => partial_product[11][1].OUTPUTSELECT
datab[11] => partial_product[11][0].OUTPUTSELECT
datab[12] => partial_product[12][15].OUTPUTSELECT
datab[12] => partial_product[12][14].OUTPUTSELECT
datab[12] => partial_product[12][13].OUTPUTSELECT
datab[12] => partial_product[12][12].OUTPUTSELECT
datab[12] => partial_product[12][11].OUTPUTSELECT
datab[12] => partial_product[12][10].OUTPUTSELECT
datab[12] => partial_product[12][9].OUTPUTSELECT
datab[12] => partial_product[12][8].OUTPUTSELECT
datab[12] => partial_product[12][7].OUTPUTSELECT
datab[12] => partial_product[12][6].OUTPUTSELECT
datab[12] => partial_product[12][5].OUTPUTSELECT
datab[12] => partial_product[12][4].OUTPUTSELECT
datab[12] => partial_product[12][3].OUTPUTSELECT
datab[12] => partial_product[12][2].OUTPUTSELECT
datab[12] => partial_product[12][1].OUTPUTSELECT
datab[12] => partial_product[12][0].OUTPUTSELECT
datab[13] => partial_product[13][15].OUTPUTSELECT
datab[13] => partial_product[13][14].OUTPUTSELECT
datab[13] => partial_product[13][13].OUTPUTSELECT
datab[13] => partial_product[13][12].OUTPUTSELECT
datab[13] => partial_product[13][11].OUTPUTSELECT
datab[13] => partial_product[13][10].OUTPUTSELECT
datab[13] => partial_product[13][9].OUTPUTSELECT
datab[13] => partial_product[13][8].OUTPUTSELECT
datab[13] => partial_product[13][7].OUTPUTSELECT
datab[13] => partial_product[13][6].OUTPUTSELECT
datab[13] => partial_product[13][5].OUTPUTSELECT
datab[13] => partial_product[13][4].OUTPUTSELECT
datab[13] => partial_product[13][3].OUTPUTSELECT
datab[13] => partial_product[13][2].OUTPUTSELECT
datab[13] => partial_product[13][1].OUTPUTSELECT
datab[13] => partial_product[13][0].OUTPUTSELECT
datab[14] => partial_product[14][15].OUTPUTSELECT
datab[14] => partial_product[14][14].OUTPUTSELECT
datab[14] => partial_product[14][13].OUTPUTSELECT
datab[14] => partial_product[14][12].OUTPUTSELECT
datab[14] => partial_product[14][11].OUTPUTSELECT
datab[14] => partial_product[14][10].OUTPUTSELECT
datab[14] => partial_product[14][9].OUTPUTSELECT
datab[14] => partial_product[14][8].OUTPUTSELECT
datab[14] => partial_product[14][7].OUTPUTSELECT
datab[14] => partial_product[14][6].OUTPUTSELECT
datab[14] => partial_product[14][5].OUTPUTSELECT
datab[14] => partial_product[14][4].OUTPUTSELECT
datab[14] => partial_product[14][3].OUTPUTSELECT
datab[14] => partial_product[14][2].OUTPUTSELECT
datab[14] => partial_product[14][1].OUTPUTSELECT
datab[14] => partial_product[14][0].OUTPUTSELECT
datab[15] => partial_product[15][15].OUTPUTSELECT
datab[15] => partial_product[15][14].OUTPUTSELECT
datab[15] => partial_product[15][13].OUTPUTSELECT
datab[15] => partial_product[15][12].OUTPUTSELECT
datab[15] => partial_product[15][11].OUTPUTSELECT
datab[15] => partial_product[15][10].OUTPUTSELECT
datab[15] => partial_product[15][9].OUTPUTSELECT
datab[15] => partial_product[15][8].OUTPUTSELECT
datab[15] => partial_product[15][7].OUTPUTSELECT
datab[15] => partial_product[15][6].OUTPUTSELECT
datab[15] => partial_product[15][5].OUTPUTSELECT
datab[15] => partial_product[15][4].OUTPUTSELECT
datab[15] => partial_product[15][3].OUTPUTSELECT
datab[15] => partial_product[15][2].OUTPUTSELECT
datab[15] => partial_product[15][1].OUTPUTSELECT
datab[15] => partial_product[15][0].OUTPUTSELECT
datab[16] => res.IN1
finished <= finished_reg.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= parallel_adder:adder.result[16]
res[1] <= parallel_adder:adder.result[17]
res[2] <= parallel_adder:adder.result[18]
res[3] <= parallel_adder:adder.result[19]
res[4] <= parallel_adder:adder.result[20]
res[5] <= parallel_adder:adder.result[21]
res[6] <= parallel_adder:adder.result[22]
res[7] <= parallel_adder:adder.result[23]
res[8] <= parallel_adder:adder.result[24]
res[9] <= parallel_adder:adder.result[25]
res[10] <= parallel_adder:adder.result[26]
res[11] <= parallel_adder:adder.result[27]
res[12] <= parallel_adder:adder.result[28]
res[13] <= parallel_adder:adder.result[29]
res[14] <= parallel_adder:adder.result[30]
res[15] <= parallel_adder:adder.result[31]
res[16] <= res.DB_MAX_OUTPUT_PORT_TYPE


|MACs_with_memory|MACs:mac|multiplier:mult|parallel_adder:adder
aclr => parallel_add:parallel_add_component.aclr
clken => parallel_add:parallel_add_component.clken
clock => parallel_add:parallel_add_component.clock
data0x[0] => parallel_add:parallel_add_component.data[0][0]
data0x[1] => parallel_add:parallel_add_component.data[0][1]
data0x[2] => parallel_add:parallel_add_component.data[0][2]
data0x[3] => parallel_add:parallel_add_component.data[0][3]
data0x[4] => parallel_add:parallel_add_component.data[0][4]
data0x[5] => parallel_add:parallel_add_component.data[0][5]
data0x[6] => parallel_add:parallel_add_component.data[0][6]
data0x[7] => parallel_add:parallel_add_component.data[0][7]
data0x[8] => parallel_add:parallel_add_component.data[0][8]
data0x[9] => parallel_add:parallel_add_component.data[0][9]
data0x[10] => parallel_add:parallel_add_component.data[0][10]
data0x[11] => parallel_add:parallel_add_component.data[0][11]
data0x[12] => parallel_add:parallel_add_component.data[0][12]
data0x[13] => parallel_add:parallel_add_component.data[0][13]
data0x[14] => parallel_add:parallel_add_component.data[0][14]
data0x[15] => parallel_add:parallel_add_component.data[0][15]
data10x[0] => parallel_add:parallel_add_component.data[10][0]
data10x[1] => parallel_add:parallel_add_component.data[10][1]
data10x[2] => parallel_add:parallel_add_component.data[10][2]
data10x[3] => parallel_add:parallel_add_component.data[10][3]
data10x[4] => parallel_add:parallel_add_component.data[10][4]
data10x[5] => parallel_add:parallel_add_component.data[10][5]
data10x[6] => parallel_add:parallel_add_component.data[10][6]
data10x[7] => parallel_add:parallel_add_component.data[10][7]
data10x[8] => parallel_add:parallel_add_component.data[10][8]
data10x[9] => parallel_add:parallel_add_component.data[10][9]
data10x[10] => parallel_add:parallel_add_component.data[10][10]
data10x[11] => parallel_add:parallel_add_component.data[10][11]
data10x[12] => parallel_add:parallel_add_component.data[10][12]
data10x[13] => parallel_add:parallel_add_component.data[10][13]
data10x[14] => parallel_add:parallel_add_component.data[10][14]
data10x[15] => parallel_add:parallel_add_component.data[10][15]
data11x[0] => parallel_add:parallel_add_component.data[11][0]
data11x[1] => parallel_add:parallel_add_component.data[11][1]
data11x[2] => parallel_add:parallel_add_component.data[11][2]
data11x[3] => parallel_add:parallel_add_component.data[11][3]
data11x[4] => parallel_add:parallel_add_component.data[11][4]
data11x[5] => parallel_add:parallel_add_component.data[11][5]
data11x[6] => parallel_add:parallel_add_component.data[11][6]
data11x[7] => parallel_add:parallel_add_component.data[11][7]
data11x[8] => parallel_add:parallel_add_component.data[11][8]
data11x[9] => parallel_add:parallel_add_component.data[11][9]
data11x[10] => parallel_add:parallel_add_component.data[11][10]
data11x[11] => parallel_add:parallel_add_component.data[11][11]
data11x[12] => parallel_add:parallel_add_component.data[11][12]
data11x[13] => parallel_add:parallel_add_component.data[11][13]
data11x[14] => parallel_add:parallel_add_component.data[11][14]
data11x[15] => parallel_add:parallel_add_component.data[11][15]
data12x[0] => parallel_add:parallel_add_component.data[12][0]
data12x[1] => parallel_add:parallel_add_component.data[12][1]
data12x[2] => parallel_add:parallel_add_component.data[12][2]
data12x[3] => parallel_add:parallel_add_component.data[12][3]
data12x[4] => parallel_add:parallel_add_component.data[12][4]
data12x[5] => parallel_add:parallel_add_component.data[12][5]
data12x[6] => parallel_add:parallel_add_component.data[12][6]
data12x[7] => parallel_add:parallel_add_component.data[12][7]
data12x[8] => parallel_add:parallel_add_component.data[12][8]
data12x[9] => parallel_add:parallel_add_component.data[12][9]
data12x[10] => parallel_add:parallel_add_component.data[12][10]
data12x[11] => parallel_add:parallel_add_component.data[12][11]
data12x[12] => parallel_add:parallel_add_component.data[12][12]
data12x[13] => parallel_add:parallel_add_component.data[12][13]
data12x[14] => parallel_add:parallel_add_component.data[12][14]
data12x[15] => parallel_add:parallel_add_component.data[12][15]
data13x[0] => parallel_add:parallel_add_component.data[13][0]
data13x[1] => parallel_add:parallel_add_component.data[13][1]
data13x[2] => parallel_add:parallel_add_component.data[13][2]
data13x[3] => parallel_add:parallel_add_component.data[13][3]
data13x[4] => parallel_add:parallel_add_component.data[13][4]
data13x[5] => parallel_add:parallel_add_component.data[13][5]
data13x[6] => parallel_add:parallel_add_component.data[13][6]
data13x[7] => parallel_add:parallel_add_component.data[13][7]
data13x[8] => parallel_add:parallel_add_component.data[13][8]
data13x[9] => parallel_add:parallel_add_component.data[13][9]
data13x[10] => parallel_add:parallel_add_component.data[13][10]
data13x[11] => parallel_add:parallel_add_component.data[13][11]
data13x[12] => parallel_add:parallel_add_component.data[13][12]
data13x[13] => parallel_add:parallel_add_component.data[13][13]
data13x[14] => parallel_add:parallel_add_component.data[13][14]
data13x[15] => parallel_add:parallel_add_component.data[13][15]
data14x[0] => parallel_add:parallel_add_component.data[14][0]
data14x[1] => parallel_add:parallel_add_component.data[14][1]
data14x[2] => parallel_add:parallel_add_component.data[14][2]
data14x[3] => parallel_add:parallel_add_component.data[14][3]
data14x[4] => parallel_add:parallel_add_component.data[14][4]
data14x[5] => parallel_add:parallel_add_component.data[14][5]
data14x[6] => parallel_add:parallel_add_component.data[14][6]
data14x[7] => parallel_add:parallel_add_component.data[14][7]
data14x[8] => parallel_add:parallel_add_component.data[14][8]
data14x[9] => parallel_add:parallel_add_component.data[14][9]
data14x[10] => parallel_add:parallel_add_component.data[14][10]
data14x[11] => parallel_add:parallel_add_component.data[14][11]
data14x[12] => parallel_add:parallel_add_component.data[14][12]
data14x[13] => parallel_add:parallel_add_component.data[14][13]
data14x[14] => parallel_add:parallel_add_component.data[14][14]
data14x[15] => parallel_add:parallel_add_component.data[14][15]
data15x[0] => parallel_add:parallel_add_component.data[15][0]
data15x[1] => parallel_add:parallel_add_component.data[15][1]
data15x[2] => parallel_add:parallel_add_component.data[15][2]
data15x[3] => parallel_add:parallel_add_component.data[15][3]
data15x[4] => parallel_add:parallel_add_component.data[15][4]
data15x[5] => parallel_add:parallel_add_component.data[15][5]
data15x[6] => parallel_add:parallel_add_component.data[15][6]
data15x[7] => parallel_add:parallel_add_component.data[15][7]
data15x[8] => parallel_add:parallel_add_component.data[15][8]
data15x[9] => parallel_add:parallel_add_component.data[15][9]
data15x[10] => parallel_add:parallel_add_component.data[15][10]
data15x[11] => parallel_add:parallel_add_component.data[15][11]
data15x[12] => parallel_add:parallel_add_component.data[15][12]
data15x[13] => parallel_add:parallel_add_component.data[15][13]
data15x[14] => parallel_add:parallel_add_component.data[15][14]
data15x[15] => parallel_add:parallel_add_component.data[15][15]
data1x[0] => parallel_add:parallel_add_component.data[1][0]
data1x[1] => parallel_add:parallel_add_component.data[1][1]
data1x[2] => parallel_add:parallel_add_component.data[1][2]
data1x[3] => parallel_add:parallel_add_component.data[1][3]
data1x[4] => parallel_add:parallel_add_component.data[1][4]
data1x[5] => parallel_add:parallel_add_component.data[1][5]
data1x[6] => parallel_add:parallel_add_component.data[1][6]
data1x[7] => parallel_add:parallel_add_component.data[1][7]
data1x[8] => parallel_add:parallel_add_component.data[1][8]
data1x[9] => parallel_add:parallel_add_component.data[1][9]
data1x[10] => parallel_add:parallel_add_component.data[1][10]
data1x[11] => parallel_add:parallel_add_component.data[1][11]
data1x[12] => parallel_add:parallel_add_component.data[1][12]
data1x[13] => parallel_add:parallel_add_component.data[1][13]
data1x[14] => parallel_add:parallel_add_component.data[1][14]
data1x[15] => parallel_add:parallel_add_component.data[1][15]
data2x[0] => parallel_add:parallel_add_component.data[2][0]
data2x[1] => parallel_add:parallel_add_component.data[2][1]
data2x[2] => parallel_add:parallel_add_component.data[2][2]
data2x[3] => parallel_add:parallel_add_component.data[2][3]
data2x[4] => parallel_add:parallel_add_component.data[2][4]
data2x[5] => parallel_add:parallel_add_component.data[2][5]
data2x[6] => parallel_add:parallel_add_component.data[2][6]
data2x[7] => parallel_add:parallel_add_component.data[2][7]
data2x[8] => parallel_add:parallel_add_component.data[2][8]
data2x[9] => parallel_add:parallel_add_component.data[2][9]
data2x[10] => parallel_add:parallel_add_component.data[2][10]
data2x[11] => parallel_add:parallel_add_component.data[2][11]
data2x[12] => parallel_add:parallel_add_component.data[2][12]
data2x[13] => parallel_add:parallel_add_component.data[2][13]
data2x[14] => parallel_add:parallel_add_component.data[2][14]
data2x[15] => parallel_add:parallel_add_component.data[2][15]
data3x[0] => parallel_add:parallel_add_component.data[3][0]
data3x[1] => parallel_add:parallel_add_component.data[3][1]
data3x[2] => parallel_add:parallel_add_component.data[3][2]
data3x[3] => parallel_add:parallel_add_component.data[3][3]
data3x[4] => parallel_add:parallel_add_component.data[3][4]
data3x[5] => parallel_add:parallel_add_component.data[3][5]
data3x[6] => parallel_add:parallel_add_component.data[3][6]
data3x[7] => parallel_add:parallel_add_component.data[3][7]
data3x[8] => parallel_add:parallel_add_component.data[3][8]
data3x[9] => parallel_add:parallel_add_component.data[3][9]
data3x[10] => parallel_add:parallel_add_component.data[3][10]
data3x[11] => parallel_add:parallel_add_component.data[3][11]
data3x[12] => parallel_add:parallel_add_component.data[3][12]
data3x[13] => parallel_add:parallel_add_component.data[3][13]
data3x[14] => parallel_add:parallel_add_component.data[3][14]
data3x[15] => parallel_add:parallel_add_component.data[3][15]
data4x[0] => parallel_add:parallel_add_component.data[4][0]
data4x[1] => parallel_add:parallel_add_component.data[4][1]
data4x[2] => parallel_add:parallel_add_component.data[4][2]
data4x[3] => parallel_add:parallel_add_component.data[4][3]
data4x[4] => parallel_add:parallel_add_component.data[4][4]
data4x[5] => parallel_add:parallel_add_component.data[4][5]
data4x[6] => parallel_add:parallel_add_component.data[4][6]
data4x[7] => parallel_add:parallel_add_component.data[4][7]
data4x[8] => parallel_add:parallel_add_component.data[4][8]
data4x[9] => parallel_add:parallel_add_component.data[4][9]
data4x[10] => parallel_add:parallel_add_component.data[4][10]
data4x[11] => parallel_add:parallel_add_component.data[4][11]
data4x[12] => parallel_add:parallel_add_component.data[4][12]
data4x[13] => parallel_add:parallel_add_component.data[4][13]
data4x[14] => parallel_add:parallel_add_component.data[4][14]
data4x[15] => parallel_add:parallel_add_component.data[4][15]
data5x[0] => parallel_add:parallel_add_component.data[5][0]
data5x[1] => parallel_add:parallel_add_component.data[5][1]
data5x[2] => parallel_add:parallel_add_component.data[5][2]
data5x[3] => parallel_add:parallel_add_component.data[5][3]
data5x[4] => parallel_add:parallel_add_component.data[5][4]
data5x[5] => parallel_add:parallel_add_component.data[5][5]
data5x[6] => parallel_add:parallel_add_component.data[5][6]
data5x[7] => parallel_add:parallel_add_component.data[5][7]
data5x[8] => parallel_add:parallel_add_component.data[5][8]
data5x[9] => parallel_add:parallel_add_component.data[5][9]
data5x[10] => parallel_add:parallel_add_component.data[5][10]
data5x[11] => parallel_add:parallel_add_component.data[5][11]
data5x[12] => parallel_add:parallel_add_component.data[5][12]
data5x[13] => parallel_add:parallel_add_component.data[5][13]
data5x[14] => parallel_add:parallel_add_component.data[5][14]
data5x[15] => parallel_add:parallel_add_component.data[5][15]
data6x[0] => parallel_add:parallel_add_component.data[6][0]
data6x[1] => parallel_add:parallel_add_component.data[6][1]
data6x[2] => parallel_add:parallel_add_component.data[6][2]
data6x[3] => parallel_add:parallel_add_component.data[6][3]
data6x[4] => parallel_add:parallel_add_component.data[6][4]
data6x[5] => parallel_add:parallel_add_component.data[6][5]
data6x[6] => parallel_add:parallel_add_component.data[6][6]
data6x[7] => parallel_add:parallel_add_component.data[6][7]
data6x[8] => parallel_add:parallel_add_component.data[6][8]
data6x[9] => parallel_add:parallel_add_component.data[6][9]
data6x[10] => parallel_add:parallel_add_component.data[6][10]
data6x[11] => parallel_add:parallel_add_component.data[6][11]
data6x[12] => parallel_add:parallel_add_component.data[6][12]
data6x[13] => parallel_add:parallel_add_component.data[6][13]
data6x[14] => parallel_add:parallel_add_component.data[6][14]
data6x[15] => parallel_add:parallel_add_component.data[6][15]
data7x[0] => parallel_add:parallel_add_component.data[7][0]
data7x[1] => parallel_add:parallel_add_component.data[7][1]
data7x[2] => parallel_add:parallel_add_component.data[7][2]
data7x[3] => parallel_add:parallel_add_component.data[7][3]
data7x[4] => parallel_add:parallel_add_component.data[7][4]
data7x[5] => parallel_add:parallel_add_component.data[7][5]
data7x[6] => parallel_add:parallel_add_component.data[7][6]
data7x[7] => parallel_add:parallel_add_component.data[7][7]
data7x[8] => parallel_add:parallel_add_component.data[7][8]
data7x[9] => parallel_add:parallel_add_component.data[7][9]
data7x[10] => parallel_add:parallel_add_component.data[7][10]
data7x[11] => parallel_add:parallel_add_component.data[7][11]
data7x[12] => parallel_add:parallel_add_component.data[7][12]
data7x[13] => parallel_add:parallel_add_component.data[7][13]
data7x[14] => parallel_add:parallel_add_component.data[7][14]
data7x[15] => parallel_add:parallel_add_component.data[7][15]
data8x[0] => parallel_add:parallel_add_component.data[8][0]
data8x[1] => parallel_add:parallel_add_component.data[8][1]
data8x[2] => parallel_add:parallel_add_component.data[8][2]
data8x[3] => parallel_add:parallel_add_component.data[8][3]
data8x[4] => parallel_add:parallel_add_component.data[8][4]
data8x[5] => parallel_add:parallel_add_component.data[8][5]
data8x[6] => parallel_add:parallel_add_component.data[8][6]
data8x[7] => parallel_add:parallel_add_component.data[8][7]
data8x[8] => parallel_add:parallel_add_component.data[8][8]
data8x[9] => parallel_add:parallel_add_component.data[8][9]
data8x[10] => parallel_add:parallel_add_component.data[8][10]
data8x[11] => parallel_add:parallel_add_component.data[8][11]
data8x[12] => parallel_add:parallel_add_component.data[8][12]
data8x[13] => parallel_add:parallel_add_component.data[8][13]
data8x[14] => parallel_add:parallel_add_component.data[8][14]
data8x[15] => parallel_add:parallel_add_component.data[8][15]
data9x[0] => parallel_add:parallel_add_component.data[9][0]
data9x[1] => parallel_add:parallel_add_component.data[9][1]
data9x[2] => parallel_add:parallel_add_component.data[9][2]
data9x[3] => parallel_add:parallel_add_component.data[9][3]
data9x[4] => parallel_add:parallel_add_component.data[9][4]
data9x[5] => parallel_add:parallel_add_component.data[9][5]
data9x[6] => parallel_add:parallel_add_component.data[9][6]
data9x[7] => parallel_add:parallel_add_component.data[9][7]
data9x[8] => parallel_add:parallel_add_component.data[9][8]
data9x[9] => parallel_add:parallel_add_component.data[9][9]
data9x[10] => parallel_add:parallel_add_component.data[9][10]
data9x[11] => parallel_add:parallel_add_component.data[9][11]
data9x[12] => parallel_add:parallel_add_component.data[9][12]
data9x[13] => parallel_add:parallel_add_component.data[9][13]
data9x[14] => parallel_add:parallel_add_component.data[9][14]
data9x[15] => parallel_add:parallel_add_component.data[9][15]
result[0] <= parallel_add:parallel_add_component.result[0]
result[1] <= parallel_add:parallel_add_component.result[1]
result[2] <= parallel_add:parallel_add_component.result[2]
result[3] <= parallel_add:parallel_add_component.result[3]
result[4] <= parallel_add:parallel_add_component.result[4]
result[5] <= parallel_add:parallel_add_component.result[5]
result[6] <= parallel_add:parallel_add_component.result[6]
result[7] <= parallel_add:parallel_add_component.result[7]
result[8] <= parallel_add:parallel_add_component.result[8]
result[9] <= parallel_add:parallel_add_component.result[9]
result[10] <= parallel_add:parallel_add_component.result[10]
result[11] <= parallel_add:parallel_add_component.result[11]
result[12] <= parallel_add:parallel_add_component.result[12]
result[13] <= parallel_add:parallel_add_component.result[13]
result[14] <= parallel_add:parallel_add_component.result[14]
result[15] <= parallel_add:parallel_add_component.result[15]
result[16] <= parallel_add:parallel_add_component.result[16]
result[17] <= parallel_add:parallel_add_component.result[17]
result[18] <= parallel_add:parallel_add_component.result[18]
result[19] <= parallel_add:parallel_add_component.result[19]
result[20] <= parallel_add:parallel_add_component.result[20]
result[21] <= parallel_add:parallel_add_component.result[21]
result[22] <= parallel_add:parallel_add_component.result[22]
result[23] <= parallel_add:parallel_add_component.result[23]
result[24] <= parallel_add:parallel_add_component.result[24]
result[25] <= parallel_add:parallel_add_component.result[25]
result[26] <= parallel_add:parallel_add_component.result[26]
result[27] <= parallel_add:parallel_add_component.result[27]
result[28] <= parallel_add:parallel_add_component.result[28]
result[29] <= parallel_add:parallel_add_component.result[29]
result[30] <= parallel_add:parallel_add_component.result[30]
result[31] <= parallel_add:parallel_add_component.result[31]


|MACs_with_memory|MACs:mac|multiplier:mult|parallel_adder:adder|parallel_add:parallel_add_component
data[0][0] => par_add_hag:auto_generated.data[0]
data[0][1] => par_add_hag:auto_generated.data[1]
data[0][2] => par_add_hag:auto_generated.data[2]
data[0][3] => par_add_hag:auto_generated.data[3]
data[0][4] => par_add_hag:auto_generated.data[4]
data[0][5] => par_add_hag:auto_generated.data[5]
data[0][6] => par_add_hag:auto_generated.data[6]
data[0][7] => par_add_hag:auto_generated.data[7]
data[0][8] => par_add_hag:auto_generated.data[8]
data[0][9] => par_add_hag:auto_generated.data[9]
data[0][10] => par_add_hag:auto_generated.data[10]
data[0][11] => par_add_hag:auto_generated.data[11]
data[0][12] => par_add_hag:auto_generated.data[12]
data[0][13] => par_add_hag:auto_generated.data[13]
data[0][14] => par_add_hag:auto_generated.data[14]
data[0][15] => par_add_hag:auto_generated.data[15]
data[1][0] => par_add_hag:auto_generated.data[16]
data[1][1] => par_add_hag:auto_generated.data[17]
data[1][2] => par_add_hag:auto_generated.data[18]
data[1][3] => par_add_hag:auto_generated.data[19]
data[1][4] => par_add_hag:auto_generated.data[20]
data[1][5] => par_add_hag:auto_generated.data[21]
data[1][6] => par_add_hag:auto_generated.data[22]
data[1][7] => par_add_hag:auto_generated.data[23]
data[1][8] => par_add_hag:auto_generated.data[24]
data[1][9] => par_add_hag:auto_generated.data[25]
data[1][10] => par_add_hag:auto_generated.data[26]
data[1][11] => par_add_hag:auto_generated.data[27]
data[1][12] => par_add_hag:auto_generated.data[28]
data[1][13] => par_add_hag:auto_generated.data[29]
data[1][14] => par_add_hag:auto_generated.data[30]
data[1][15] => par_add_hag:auto_generated.data[31]
data[2][0] => par_add_hag:auto_generated.data[32]
data[2][1] => par_add_hag:auto_generated.data[33]
data[2][2] => par_add_hag:auto_generated.data[34]
data[2][3] => par_add_hag:auto_generated.data[35]
data[2][4] => par_add_hag:auto_generated.data[36]
data[2][5] => par_add_hag:auto_generated.data[37]
data[2][6] => par_add_hag:auto_generated.data[38]
data[2][7] => par_add_hag:auto_generated.data[39]
data[2][8] => par_add_hag:auto_generated.data[40]
data[2][9] => par_add_hag:auto_generated.data[41]
data[2][10] => par_add_hag:auto_generated.data[42]
data[2][11] => par_add_hag:auto_generated.data[43]
data[2][12] => par_add_hag:auto_generated.data[44]
data[2][13] => par_add_hag:auto_generated.data[45]
data[2][14] => par_add_hag:auto_generated.data[46]
data[2][15] => par_add_hag:auto_generated.data[47]
data[3][0] => par_add_hag:auto_generated.data[48]
data[3][1] => par_add_hag:auto_generated.data[49]
data[3][2] => par_add_hag:auto_generated.data[50]
data[3][3] => par_add_hag:auto_generated.data[51]
data[3][4] => par_add_hag:auto_generated.data[52]
data[3][5] => par_add_hag:auto_generated.data[53]
data[3][6] => par_add_hag:auto_generated.data[54]
data[3][7] => par_add_hag:auto_generated.data[55]
data[3][8] => par_add_hag:auto_generated.data[56]
data[3][9] => par_add_hag:auto_generated.data[57]
data[3][10] => par_add_hag:auto_generated.data[58]
data[3][11] => par_add_hag:auto_generated.data[59]
data[3][12] => par_add_hag:auto_generated.data[60]
data[3][13] => par_add_hag:auto_generated.data[61]
data[3][14] => par_add_hag:auto_generated.data[62]
data[3][15] => par_add_hag:auto_generated.data[63]
data[4][0] => par_add_hag:auto_generated.data[64]
data[4][1] => par_add_hag:auto_generated.data[65]
data[4][2] => par_add_hag:auto_generated.data[66]
data[4][3] => par_add_hag:auto_generated.data[67]
data[4][4] => par_add_hag:auto_generated.data[68]
data[4][5] => par_add_hag:auto_generated.data[69]
data[4][6] => par_add_hag:auto_generated.data[70]
data[4][7] => par_add_hag:auto_generated.data[71]
data[4][8] => par_add_hag:auto_generated.data[72]
data[4][9] => par_add_hag:auto_generated.data[73]
data[4][10] => par_add_hag:auto_generated.data[74]
data[4][11] => par_add_hag:auto_generated.data[75]
data[4][12] => par_add_hag:auto_generated.data[76]
data[4][13] => par_add_hag:auto_generated.data[77]
data[4][14] => par_add_hag:auto_generated.data[78]
data[4][15] => par_add_hag:auto_generated.data[79]
data[5][0] => par_add_hag:auto_generated.data[80]
data[5][1] => par_add_hag:auto_generated.data[81]
data[5][2] => par_add_hag:auto_generated.data[82]
data[5][3] => par_add_hag:auto_generated.data[83]
data[5][4] => par_add_hag:auto_generated.data[84]
data[5][5] => par_add_hag:auto_generated.data[85]
data[5][6] => par_add_hag:auto_generated.data[86]
data[5][7] => par_add_hag:auto_generated.data[87]
data[5][8] => par_add_hag:auto_generated.data[88]
data[5][9] => par_add_hag:auto_generated.data[89]
data[5][10] => par_add_hag:auto_generated.data[90]
data[5][11] => par_add_hag:auto_generated.data[91]
data[5][12] => par_add_hag:auto_generated.data[92]
data[5][13] => par_add_hag:auto_generated.data[93]
data[5][14] => par_add_hag:auto_generated.data[94]
data[5][15] => par_add_hag:auto_generated.data[95]
data[6][0] => par_add_hag:auto_generated.data[96]
data[6][1] => par_add_hag:auto_generated.data[97]
data[6][2] => par_add_hag:auto_generated.data[98]
data[6][3] => par_add_hag:auto_generated.data[99]
data[6][4] => par_add_hag:auto_generated.data[100]
data[6][5] => par_add_hag:auto_generated.data[101]
data[6][6] => par_add_hag:auto_generated.data[102]
data[6][7] => par_add_hag:auto_generated.data[103]
data[6][8] => par_add_hag:auto_generated.data[104]
data[6][9] => par_add_hag:auto_generated.data[105]
data[6][10] => par_add_hag:auto_generated.data[106]
data[6][11] => par_add_hag:auto_generated.data[107]
data[6][12] => par_add_hag:auto_generated.data[108]
data[6][13] => par_add_hag:auto_generated.data[109]
data[6][14] => par_add_hag:auto_generated.data[110]
data[6][15] => par_add_hag:auto_generated.data[111]
data[7][0] => par_add_hag:auto_generated.data[112]
data[7][1] => par_add_hag:auto_generated.data[113]
data[7][2] => par_add_hag:auto_generated.data[114]
data[7][3] => par_add_hag:auto_generated.data[115]
data[7][4] => par_add_hag:auto_generated.data[116]
data[7][5] => par_add_hag:auto_generated.data[117]
data[7][6] => par_add_hag:auto_generated.data[118]
data[7][7] => par_add_hag:auto_generated.data[119]
data[7][8] => par_add_hag:auto_generated.data[120]
data[7][9] => par_add_hag:auto_generated.data[121]
data[7][10] => par_add_hag:auto_generated.data[122]
data[7][11] => par_add_hag:auto_generated.data[123]
data[7][12] => par_add_hag:auto_generated.data[124]
data[7][13] => par_add_hag:auto_generated.data[125]
data[7][14] => par_add_hag:auto_generated.data[126]
data[7][15] => par_add_hag:auto_generated.data[127]
data[8][0] => par_add_hag:auto_generated.data[128]
data[8][1] => par_add_hag:auto_generated.data[129]
data[8][2] => par_add_hag:auto_generated.data[130]
data[8][3] => par_add_hag:auto_generated.data[131]
data[8][4] => par_add_hag:auto_generated.data[132]
data[8][5] => par_add_hag:auto_generated.data[133]
data[8][6] => par_add_hag:auto_generated.data[134]
data[8][7] => par_add_hag:auto_generated.data[135]
data[8][8] => par_add_hag:auto_generated.data[136]
data[8][9] => par_add_hag:auto_generated.data[137]
data[8][10] => par_add_hag:auto_generated.data[138]
data[8][11] => par_add_hag:auto_generated.data[139]
data[8][12] => par_add_hag:auto_generated.data[140]
data[8][13] => par_add_hag:auto_generated.data[141]
data[8][14] => par_add_hag:auto_generated.data[142]
data[8][15] => par_add_hag:auto_generated.data[143]
data[9][0] => par_add_hag:auto_generated.data[144]
data[9][1] => par_add_hag:auto_generated.data[145]
data[9][2] => par_add_hag:auto_generated.data[146]
data[9][3] => par_add_hag:auto_generated.data[147]
data[9][4] => par_add_hag:auto_generated.data[148]
data[9][5] => par_add_hag:auto_generated.data[149]
data[9][6] => par_add_hag:auto_generated.data[150]
data[9][7] => par_add_hag:auto_generated.data[151]
data[9][8] => par_add_hag:auto_generated.data[152]
data[9][9] => par_add_hag:auto_generated.data[153]
data[9][10] => par_add_hag:auto_generated.data[154]
data[9][11] => par_add_hag:auto_generated.data[155]
data[9][12] => par_add_hag:auto_generated.data[156]
data[9][13] => par_add_hag:auto_generated.data[157]
data[9][14] => par_add_hag:auto_generated.data[158]
data[9][15] => par_add_hag:auto_generated.data[159]
data[10][0] => par_add_hag:auto_generated.data[160]
data[10][1] => par_add_hag:auto_generated.data[161]
data[10][2] => par_add_hag:auto_generated.data[162]
data[10][3] => par_add_hag:auto_generated.data[163]
data[10][4] => par_add_hag:auto_generated.data[164]
data[10][5] => par_add_hag:auto_generated.data[165]
data[10][6] => par_add_hag:auto_generated.data[166]
data[10][7] => par_add_hag:auto_generated.data[167]
data[10][8] => par_add_hag:auto_generated.data[168]
data[10][9] => par_add_hag:auto_generated.data[169]
data[10][10] => par_add_hag:auto_generated.data[170]
data[10][11] => par_add_hag:auto_generated.data[171]
data[10][12] => par_add_hag:auto_generated.data[172]
data[10][13] => par_add_hag:auto_generated.data[173]
data[10][14] => par_add_hag:auto_generated.data[174]
data[10][15] => par_add_hag:auto_generated.data[175]
data[11][0] => par_add_hag:auto_generated.data[176]
data[11][1] => par_add_hag:auto_generated.data[177]
data[11][2] => par_add_hag:auto_generated.data[178]
data[11][3] => par_add_hag:auto_generated.data[179]
data[11][4] => par_add_hag:auto_generated.data[180]
data[11][5] => par_add_hag:auto_generated.data[181]
data[11][6] => par_add_hag:auto_generated.data[182]
data[11][7] => par_add_hag:auto_generated.data[183]
data[11][8] => par_add_hag:auto_generated.data[184]
data[11][9] => par_add_hag:auto_generated.data[185]
data[11][10] => par_add_hag:auto_generated.data[186]
data[11][11] => par_add_hag:auto_generated.data[187]
data[11][12] => par_add_hag:auto_generated.data[188]
data[11][13] => par_add_hag:auto_generated.data[189]
data[11][14] => par_add_hag:auto_generated.data[190]
data[11][15] => par_add_hag:auto_generated.data[191]
data[12][0] => par_add_hag:auto_generated.data[192]
data[12][1] => par_add_hag:auto_generated.data[193]
data[12][2] => par_add_hag:auto_generated.data[194]
data[12][3] => par_add_hag:auto_generated.data[195]
data[12][4] => par_add_hag:auto_generated.data[196]
data[12][5] => par_add_hag:auto_generated.data[197]
data[12][6] => par_add_hag:auto_generated.data[198]
data[12][7] => par_add_hag:auto_generated.data[199]
data[12][8] => par_add_hag:auto_generated.data[200]
data[12][9] => par_add_hag:auto_generated.data[201]
data[12][10] => par_add_hag:auto_generated.data[202]
data[12][11] => par_add_hag:auto_generated.data[203]
data[12][12] => par_add_hag:auto_generated.data[204]
data[12][13] => par_add_hag:auto_generated.data[205]
data[12][14] => par_add_hag:auto_generated.data[206]
data[12][15] => par_add_hag:auto_generated.data[207]
data[13][0] => par_add_hag:auto_generated.data[208]
data[13][1] => par_add_hag:auto_generated.data[209]
data[13][2] => par_add_hag:auto_generated.data[210]
data[13][3] => par_add_hag:auto_generated.data[211]
data[13][4] => par_add_hag:auto_generated.data[212]
data[13][5] => par_add_hag:auto_generated.data[213]
data[13][6] => par_add_hag:auto_generated.data[214]
data[13][7] => par_add_hag:auto_generated.data[215]
data[13][8] => par_add_hag:auto_generated.data[216]
data[13][9] => par_add_hag:auto_generated.data[217]
data[13][10] => par_add_hag:auto_generated.data[218]
data[13][11] => par_add_hag:auto_generated.data[219]
data[13][12] => par_add_hag:auto_generated.data[220]
data[13][13] => par_add_hag:auto_generated.data[221]
data[13][14] => par_add_hag:auto_generated.data[222]
data[13][15] => par_add_hag:auto_generated.data[223]
data[14][0] => par_add_hag:auto_generated.data[224]
data[14][1] => par_add_hag:auto_generated.data[225]
data[14][2] => par_add_hag:auto_generated.data[226]
data[14][3] => par_add_hag:auto_generated.data[227]
data[14][4] => par_add_hag:auto_generated.data[228]
data[14][5] => par_add_hag:auto_generated.data[229]
data[14][6] => par_add_hag:auto_generated.data[230]
data[14][7] => par_add_hag:auto_generated.data[231]
data[14][8] => par_add_hag:auto_generated.data[232]
data[14][9] => par_add_hag:auto_generated.data[233]
data[14][10] => par_add_hag:auto_generated.data[234]
data[14][11] => par_add_hag:auto_generated.data[235]
data[14][12] => par_add_hag:auto_generated.data[236]
data[14][13] => par_add_hag:auto_generated.data[237]
data[14][14] => par_add_hag:auto_generated.data[238]
data[14][15] => par_add_hag:auto_generated.data[239]
data[15][0] => par_add_hag:auto_generated.data[240]
data[15][1] => par_add_hag:auto_generated.data[241]
data[15][2] => par_add_hag:auto_generated.data[242]
data[15][3] => par_add_hag:auto_generated.data[243]
data[15][4] => par_add_hag:auto_generated.data[244]
data[15][5] => par_add_hag:auto_generated.data[245]
data[15][6] => par_add_hag:auto_generated.data[246]
data[15][7] => par_add_hag:auto_generated.data[247]
data[15][8] => par_add_hag:auto_generated.data[248]
data[15][9] => par_add_hag:auto_generated.data[249]
data[15][10] => par_add_hag:auto_generated.data[250]
data[15][11] => par_add_hag:auto_generated.data[251]
data[15][12] => par_add_hag:auto_generated.data[252]
data[15][13] => par_add_hag:auto_generated.data[253]
data[15][14] => par_add_hag:auto_generated.data[254]
data[15][15] => par_add_hag:auto_generated.data[255]
clock => par_add_hag:auto_generated.clock
clken => par_add_hag:auto_generated.clken
aclr => par_add_hag:auto_generated.aclr
result[0] <= par_add_hag:auto_generated.result[0]
result[1] <= par_add_hag:auto_generated.result[1]
result[2] <= par_add_hag:auto_generated.result[2]
result[3] <= par_add_hag:auto_generated.result[3]
result[4] <= par_add_hag:auto_generated.result[4]
result[5] <= par_add_hag:auto_generated.result[5]
result[6] <= par_add_hag:auto_generated.result[6]
result[7] <= par_add_hag:auto_generated.result[7]
result[8] <= par_add_hag:auto_generated.result[8]
result[9] <= par_add_hag:auto_generated.result[9]
result[10] <= par_add_hag:auto_generated.result[10]
result[11] <= par_add_hag:auto_generated.result[11]
result[12] <= par_add_hag:auto_generated.result[12]
result[13] <= par_add_hag:auto_generated.result[13]
result[14] <= par_add_hag:auto_generated.result[14]
result[15] <= par_add_hag:auto_generated.result[15]
result[16] <= par_add_hag:auto_generated.result[16]
result[17] <= par_add_hag:auto_generated.result[17]
result[18] <= par_add_hag:auto_generated.result[18]
result[19] <= par_add_hag:auto_generated.result[19]
result[20] <= par_add_hag:auto_generated.result[20]
result[21] <= par_add_hag:auto_generated.result[21]
result[22] <= par_add_hag:auto_generated.result[22]
result[23] <= par_add_hag:auto_generated.result[23]
result[24] <= par_add_hag:auto_generated.result[24]
result[25] <= par_add_hag:auto_generated.result[25]
result[26] <= par_add_hag:auto_generated.result[26]
result[27] <= par_add_hag:auto_generated.result[27]
result[28] <= par_add_hag:auto_generated.result[28]
result[29] <= par_add_hag:auto_generated.result[29]
result[30] <= par_add_hag:auto_generated.result[30]
result[31] <= par_add_hag:auto_generated.result[31]


|MACs_with_memory|MACs:mac|multiplier:mult|parallel_adder:adder|parallel_add:parallel_add_component|par_add_hag:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe100.IN0
aclr => dffe101.IN0
aclr => dffe102.IN0
aclr => dffe103.IN0
aclr => dffe104.IN0
aclr => dffe105.IN0
aclr => dffe106.IN0
aclr => dffe107.IN0
aclr => dffe108.IN0
aclr => dffe109.IN0
aclr => dffe11.IN0
aclr => dffe110.IN0
aclr => dffe111.IN0
aclr => dffe112.IN0
aclr => dffe113.IN0
aclr => dffe114.IN0
aclr => dffe115.IN0
aclr => dffe116.IN0
aclr => dffe117.IN0
aclr => dffe118.IN0
aclr => dffe119.IN0
aclr => dffe12.IN0
aclr => dffe120.IN0
aclr => dffe121.IN0
aclr => dffe122.IN0
aclr => dffe123.IN0
aclr => dffe124.IN0
aclr => dffe125.IN0
aclr => dffe126.IN0
aclr => dffe127.IN0
aclr => dffe128.IN0
aclr => dffe129.IN0
aclr => dffe13.IN0
aclr => dffe130.IN0
aclr => dffe131.IN0
aclr => dffe132.IN0
aclr => dffe133.IN0
aclr => dffe134.IN0
aclr => dffe135.IN0
aclr => dffe136.IN0
aclr => dffe137.IN0
aclr => dffe138.IN0
aclr => dffe139.IN0
aclr => dffe14.IN0
aclr => dffe140.IN0
aclr => dffe141.IN0
aclr => dffe142.IN0
aclr => dffe143.IN0
aclr => dffe144.IN0
aclr => dffe145.IN0
aclr => dffe146.IN0
aclr => dffe147.IN0
aclr => dffe148.IN0
aclr => dffe149.IN0
aclr => dffe15.IN0
aclr => dffe150.IN0
aclr => dffe151.IN0
aclr => dffe152.IN0
aclr => dffe153.IN0
aclr => dffe154.IN0
aclr => dffe155.IN0
aclr => dffe156.IN0
aclr => dffe157.IN0
aclr => dffe158.IN0
aclr => dffe159.IN0
aclr => dffe16.IN0
aclr => dffe160.IN0
aclr => dffe161.IN0
aclr => dffe162.IN0
aclr => dffe163.IN0
aclr => dffe164.IN0
aclr => dffe165.IN0
aclr => dffe166.IN0
aclr => dffe167.IN0
aclr => dffe168.IN0
aclr => dffe169.IN0
aclr => dffe17.IN0
aclr => dffe170.IN0
aclr => dffe171.IN0
aclr => dffe172.IN0
aclr => dffe173.IN0
aclr => dffe174.IN0
aclr => dffe175.IN0
aclr => dffe176.IN0
aclr => dffe177.IN0
aclr => dffe178.IN0
aclr => dffe179.IN0
aclr => dffe18.IN0
aclr => dffe180.IN0
aclr => dffe181.IN0
aclr => dffe182.IN0
aclr => dffe183.IN0
aclr => dffe184.IN0
aclr => dffe185.IN0
aclr => dffe186.IN0
aclr => dffe187.IN0
aclr => dffe188.IN0
aclr => dffe189.IN0
aclr => dffe19.IN0
aclr => dffe190.IN0
aclr => dffe191.IN0
aclr => dffe192.IN0
aclr => dffe193.IN0
aclr => dffe194.IN0
aclr => dffe195.IN0
aclr => dffe196.IN0
aclr => dffe197.IN0
aclr => dffe198.IN0
aclr => dffe199.IN0
aclr => dffe2.IN0
aclr => dffe20.IN0
aclr => dffe200.IN0
aclr => dffe201.IN0
aclr => dffe202.IN0
aclr => dffe203.IN0
aclr => dffe204.IN0
aclr => dffe205.IN0
aclr => dffe206.IN0
aclr => dffe207.IN0
aclr => dffe208.IN0
aclr => dffe209.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe3.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe34.IN0
aclr => dffe35.IN0
aclr => dffe36.IN0
aclr => dffe37.IN0
aclr => dffe38.IN0
aclr => dffe39.IN0
aclr => dffe4.IN0
aclr => dffe40.IN0
aclr => dffe41.IN0
aclr => dffe42.IN0
aclr => dffe43.IN0
aclr => dffe44.IN0
aclr => dffe45.IN0
aclr => dffe46.IN0
aclr => dffe47.IN0
aclr => dffe48.IN0
aclr => dffe49.IN0
aclr => dffe5.IN0
aclr => dffe50.IN0
aclr => dffe51.IN0
aclr => dffe52.IN0
aclr => dffe53.IN0
aclr => dffe54.IN0
aclr => dffe55.IN0
aclr => dffe56.IN0
aclr => dffe57.IN0
aclr => dffe58.IN0
aclr => dffe59.IN0
aclr => dffe6.IN0
aclr => dffe60.IN0
aclr => dffe61.IN0
aclr => dffe62.IN0
aclr => dffe63.IN0
aclr => dffe64.IN0
aclr => dffe65.IN0
aclr => dffe66.IN0
aclr => dffe67.IN0
aclr => dffe68.IN0
aclr => dffe69.IN0
aclr => dffe7.IN0
aclr => dffe70.IN0
aclr => dffe71.IN0
aclr => dffe72.IN0
aclr => dffe73.IN0
aclr => dffe74.IN0
aclr => dffe75.IN0
aclr => dffe76.IN0
aclr => dffe77.IN0
aclr => dffe78.IN0
aclr => dffe79.IN0
aclr => dffe8.IN0
aclr => dffe80.IN0
aclr => dffe81.IN0
aclr => dffe82.IN0
aclr => dffe83.IN0
aclr => dffe84.IN0
aclr => dffe85.IN0
aclr => dffe86.IN0
aclr => dffe87.IN0
aclr => dffe88.IN0
aclr => dffe89.IN0
aclr => dffe9.IN0
aclr => dffe90.IN0
aclr => dffe91.IN0
aclr => dffe92.IN0
aclr => dffe93.IN0
aclr => dffe94.IN0
aclr => dffe95.IN0
aclr => dffe96.IN0
aclr => dffe97.IN0
aclr => dffe98.IN0
aclr => dffe99.IN0
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe180.ENA
clken => dffe181.ENA
clken => dffe182.ENA
clken => dffe183.ENA
clken => dffe184.ENA
clken => dffe185.ENA
clken => dffe186.ENA
clken => dffe187.ENA
clken => dffe188.ENA
clken => dffe189.ENA
clken => dffe19.ENA
clken => dffe190.ENA
clken => dffe191.ENA
clken => dffe192.ENA
clken => dffe193.ENA
clken => dffe194.ENA
clken => dffe195.ENA
clken => dffe196.ENA
clken => dffe197.ENA
clken => dffe198.ENA
clken => dffe199.ENA
clken => dffe2.ENA
clken => dffe20.ENA
clken => dffe200.ENA
clken => dffe201.ENA
clken => dffe202.ENA
clken => dffe203.ENA
clken => dffe204.ENA
clken => dffe205.ENA
clken => dffe206.ENA
clken => dffe207.ENA
clken => dffe208.ENA
clken => dffe209.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe3.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe4.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe5.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe6.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe7.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe8.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe180.CLK
clock => dffe181.CLK
clock => dffe182.CLK
clock => dffe183.CLK
clock => dffe184.CLK
clock => dffe185.CLK
clock => dffe186.CLK
clock => dffe187.CLK
clock => dffe188.CLK
clock => dffe189.CLK
clock => dffe19.CLK
clock => dffe190.CLK
clock => dffe191.CLK
clock => dffe192.CLK
clock => dffe193.CLK
clock => dffe194.CLK
clock => dffe195.CLK
clock => dffe196.CLK
clock => dffe197.CLK
clock => dffe198.CLK
clock => dffe199.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe200.CLK
clock => dffe201.CLK
clock => dffe202.CLK
clock => dffe203.CLK
clock => dffe204.CLK
clock => dffe205.CLK
clock => dffe206.CLK
clock => dffe207.CLK
clock => dffe208.CLK
clock => dffe209.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => dffe1.DATAIN
data[1] => dffe2.DATAIN
data[2] => dffe4.DATAIN
data[3] => dffe7.DATAIN
data[4] => dffe11.DATAIN
data[5] => dffe16.DATAIN
data[6] => dffe22.DATAIN
data[7] => dffe36.DATAIN
data[8] => dffe44.DATAIN
data[9] => dffe53.DATAIN
data[10] => dffe62.DATAIN
data[11] => dffe71.DATAIN
data[12] => dffe80.DATAIN
data[13] => dffe89.DATAIN
data[14] => dffe98.DATAIN
data[15] => dffe107.DATAIN
data[16] => dffe3.DATAIN
data[17] => dffe5.DATAIN
data[18] => dffe8.DATAIN
data[19] => dffe12.DATAIN
data[20] => dffe21.DATAIN
data[21] => dffe27.DATAIN
data[22] => dffe33.DATAIN
data[23] => dffe41.DATAIN
data[24] => dffe50.DATAIN
data[25] => dffe59.DATAIN
data[26] => dffe68.DATAIN
data[27] => dffe77.DATAIN
data[28] => dffe86.DATAIN
data[29] => dffe95.DATAIN
data[30] => dffe104.DATAIN
data[31] => dffe116.DATAIN
data[32] => dffe6.DATAIN
data[33] => dffe10.DATAIN
data[34] => dffe14.DATAIN
data[35] => dffe18.DATAIN
data[36] => dffe24.DATAIN
data[37] => dffe30.DATAIN
data[38] => dffe38.DATAIN
data[39] => dffe47.DATAIN
data[40] => dffe56.DATAIN
data[41] => dffe65.DATAIN
data[42] => dffe74.DATAIN
data[43] => dffe83.DATAIN
data[44] => dffe92.DATAIN
data[45] => sft237a[4].DATAIN
data[46] => sft247a[1].DATAIN
data[47] => dffe125.DATAIN
data[48] => dffe9.DATAIN
data[49] => dffe13.DATAIN
data[50] => dffe17.DATAIN
data[51] => dffe23.DATAIN
data[52] => dffe29.DATAIN
data[53] => dffe37.DATAIN
data[54] => dffe46.DATAIN
data[55] => dffe55.DATAIN
data[56] => dffe64.DATAIN
data[57] => dffe73.DATAIN
data[58] => dffe82.DATAIN
data[59] => dffe91.DATAIN
data[60] => dffe100.DATAIN
data[61] => dffe110.DATAIN
data[62] => sft242a[4].DATAIN
data[63] => sft242a[5].DATAIN
data[64] => dffe15.DATAIN
data[65] => dffe19.DATAIN
data[66] => dffe25.DATAIN
data[67] => dffe31.DATAIN
data[68] => dffe39.DATAIN
data[69] => sft232a[0].DATAIN
data[70] => sft232a[1].DATAIN
data[71] => sft232a[2].DATAIN
data[72] => sft232a[3].DATAIN
data[73] => sft232a[4].DATAIN
data[74] => sft232a[5].DATAIN
data[75] => sft232a[6].DATAIN
data[76] => dffe109.DATAIN
data[77] => dffe119.DATAIN
data[78] => dffe131.DATAIN
data[79] => dffe143.DATAIN
data[80] => dffe20.DATAIN
data[81] => dffe26.DATAIN
data[82] => dffe32.DATAIN
data[83] => dffe40.DATAIN
data[84] => dffe49.DATAIN
data[85] => dffe58.DATAIN
data[86] => dffe67.DATAIN
data[87] => dffe76.DATAIN
data[88] => dffe85.DATAIN
data[89] => dffe94.DATAIN
data[90] => dffe103.DATAIN
data[91] => sft232a[7].DATAIN
data[92] => dffe118.DATAIN
data[93] => dffe128.DATAIN
data[94] => dffe140.DATAIN
data[95] => dffe149.DATAIN
data[96] => dffe28.DATAIN
data[97] => dffe34.DATAIN
data[98] => dffe42.DATAIN
data[99] => dffe51.DATAIN
data[100] => dffe60.DATAIN
data[101] => sft237a[0].DATAIN
data[102] => sft237a[1].DATAIN
data[103] => sft237a[2].DATAIN
data[104] => sft237a[3].DATAIN
data[105] => sft242a[2].DATAIN
data[106] => sft246a[1].DATAIN
data[107] => sft232a[8].DATAIN
data[108] => dffe127.DATAIN
data[109] => dffe137.DATAIN
data[110] => sft237a[9].DATAIN
data[111] => dffe161.DATAIN
data[112] => dffe35.DATAIN
data[113] => dffe43.DATAIN
data[114] => dffe52.DATAIN
data[115] => dffe61.DATAIN
data[116] => dffe70.DATAIN
data[117] => dffe79.DATAIN
data[118] => dffe88.DATAIN
data[119] => dffe97.DATAIN
data[120] => dffe106.DATAIN
data[121] => sft237a[5].DATAIN
data[122] => sft241a[4].DATAIN
data[123] => sft232a[9].DATAIN
data[124] => dffe136.DATAIN
data[125] => dffe146.DATAIN
data[126] => dffe158.DATAIN
data[127] => dffe170.DATAIN
data[128] => dffe45.DATAIN
data[129] => dffe54.DATAIN
data[130] => dffe63.DATAIN
data[131] => dffe72.DATAIN
data[132] => dffe81.DATAIN
data[133] => sft242a[0].DATAIN
data[134] => sft242a[1].DATAIN
data[135] => sft247a[0].DATAIN
data[136] => dffe115.DATAIN
data[137] => sft237a[6].DATAIN
data[138] => dffe130.DATAIN
data[139] => sft232a[10].DATAIN
data[140] => dffe145.DATAIN
data[141] => dffe155.DATAIN
data[142] => dffe164.DATAIN
data[143] => dffe179.DATAIN
data[144] => sft231a[0].DATAIN
data[145] => sft231a[1].DATAIN
data[146] => sft231a[2].DATAIN
data[147] => sft231a[3].DATAIN
data[148] => sft231a[4].DATAIN
data[149] => sft231a[5].DATAIN
data[150] => sft231a[6].DATAIN
data[151] => sft248a[1].DATAIN
data[152] => dffe124.DATAIN
data[153] => sft237a[7].DATAIN
data[154] => dffe139.DATAIN
data[155] => sft232a[11].DATAIN
data[156] => dffe154.DATAIN
data[157] => sft232a[13].DATAIN
data[158] => dffe176.DATAIN
data[159] => dffe186.DATAIN
data[160] => sft233a[1].DATAIN
data[161] => sft233a[2].DATAIN
data[162] => sft233a[3].DATAIN
data[163] => sft233a[4].DATAIN
data[164] => sft233a[5].DATAIN
data[165] => sft233a[6].DATAIN
data[166] => sft231a[7].DATAIN
data[167] => dffe121.DATAIN
data[168] => sft241a[5].DATAIN
data[169] => sft237a[8].DATAIN
data[170] => sft236a[9].DATAIN
data[171] => sft232a[12].DATAIN
data[172] => sft231a[13].DATAIN
data[173] => dffe173.DATAIN
data[174] => dffe185.DATAIN
data[175] => dffe194.DATAIN
data[176] => sft236a[0].DATAIN
data[177] => sft236a[1].DATAIN
data[178] => sft236a[2].DATAIN
data[179] => sft236a[3].DATAIN
data[180] => sft241a[2].DATAIN
data[181] => sft233a[7].DATAIN
data[182] => sft231a[8].DATAIN
data[183] => dffe133.DATAIN
data[184] => sft238a[8].DATAIN
data[185] => dffe152.DATAIN
data[186] => sft233a[12].DATAIN
data[187] => dffe167.DATAIN
data[188] => dffe180.DATAIN
data[189] => dffe182.DATAIN
data[190] => dffe193.DATAIN
data[191] => dffe198.DATAIN
data[192] => sft238a[1].DATAIN
data[193] => sft238a[2].DATAIN
data[194] => sft238a[3].DATAIN
data[195] => sft243a[2].DATAIN
data[196] => sft236a[5].DATAIN
data[197] => sft233a[8].DATAIN
data[198] => sft231a[9].DATAIN
data[199] => dffe142.DATAIN
data[200] => dffe151.DATAIN
data[201] => dffe157.DATAIN
data[202] => dffe166.DATAIN
data[203] => dffe172.DATAIN
data[204] => dffe181.DATAIN
data[205] => dffe190.DATAIN
data[206] => dffe199.DATAIN
data[207] => dffe203.DATAIN
data[208] => sft241a[0].DATAIN
data[209] => sft241a[1].DATAIN
data[210] => sft246a[0].DATAIN
data[211] => sft238a[5].DATAIN
data[212] => sft236a[6].DATAIN
data[213] => sft233a[9].DATAIN
data[214] => sft231a[10].DATAIN
data[215] => dffe148.DATAIN
data[216] => dffe160.DATAIN
data[217] => dffe163.DATAIN
data[218] => dffe175.DATAIN
data[219] => dffe183.DATAIN
data[220] => dffe189.DATAIN
data[221] => dffe196.DATAIN
data[222] => dffe200.DATAIN
data[223] => dffe205.DATAIN
data[224] => sft243a[1].DATAIN
data[225] => sft238a[4].DATAIN
data[226] => sft241a[3].DATAIN
data[227] => sft238a[6].DATAIN
data[228] => sft236a[7].DATAIN
data[229] => sft233a[10].DATAIN
data[230] => sft231a[11].DATAIN
data[231] => dffe162.DATAIN
data[232] => dffe169.DATAIN
data[233] => dffe177.DATAIN
data[234] => dffe184.DATAIN
data[235] => dffe191.DATAIN
data[236] => dffe195.DATAIN
data[237] => dffe202.DATAIN
data[238] => dffe206.DATAIN
data[239] => dffe207.DATAIN
data[240] => sft236a[4].DATAIN
data[241] => dffe112.DATAIN
data[242] => sft243a[4].DATAIN
data[243] => sft238a[7].DATAIN
data[244] => sft236a[8].DATAIN
data[245] => sft233a[11].DATAIN
data[246] => sft231a[12].DATAIN
data[247] => dffe171.DATAIN
data[248] => dffe178.DATAIN
data[249] => dffe187.DATAIN
data[250] => dffe192.DATAIN
data[251] => dffe197.DATAIN
data[252] => dffe201.DATAIN
data[253] => dffe204.DATAIN
data[254] => dffe208.DATAIN
data[255] => dffe209.DATAIN
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft214a[0].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft214a[1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft214a[2].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft214a[3].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft214a[4].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft214a[5].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft214a[6].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft214a[7].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft214a[8].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft214a[9].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft214a[10].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft214a[11].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft214a[12].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft214a[13].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft214a[14].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft214a[15].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft214a[16].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft214a[17].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft214a[18].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft214a[19].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft214a[20].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft214a[21].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft214a[22].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft214a[23].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft214a[24].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft214a[25].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft214a[26].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft214a[27].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft214a[28].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft214a[29].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft214a[30].DB_MAX_OUTPUT_PORT_TYPE


|MACs_with_memory|MACs:mac|sub_adder:add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]


|MACs_with_memory|MACs:mac|sub_adder:add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pgg:auto_generated.dataa[0]
dataa[1] => add_sub_pgg:auto_generated.dataa[1]
dataa[2] => add_sub_pgg:auto_generated.dataa[2]
dataa[3] => add_sub_pgg:auto_generated.dataa[3]
dataa[4] => add_sub_pgg:auto_generated.dataa[4]
dataa[5] => add_sub_pgg:auto_generated.dataa[5]
dataa[6] => add_sub_pgg:auto_generated.dataa[6]
dataa[7] => add_sub_pgg:auto_generated.dataa[7]
dataa[8] => add_sub_pgg:auto_generated.dataa[8]
dataa[9] => add_sub_pgg:auto_generated.dataa[9]
dataa[10] => add_sub_pgg:auto_generated.dataa[10]
dataa[11] => add_sub_pgg:auto_generated.dataa[11]
dataa[12] => add_sub_pgg:auto_generated.dataa[12]
dataa[13] => add_sub_pgg:auto_generated.dataa[13]
dataa[14] => add_sub_pgg:auto_generated.dataa[14]
dataa[15] => add_sub_pgg:auto_generated.dataa[15]
dataa[16] => add_sub_pgg:auto_generated.dataa[16]
dataa[17] => add_sub_pgg:auto_generated.dataa[17]
dataa[18] => add_sub_pgg:auto_generated.dataa[18]
dataa[19] => add_sub_pgg:auto_generated.dataa[19]
datab[0] => add_sub_pgg:auto_generated.datab[0]
datab[1] => add_sub_pgg:auto_generated.datab[1]
datab[2] => add_sub_pgg:auto_generated.datab[2]
datab[3] => add_sub_pgg:auto_generated.datab[3]
datab[4] => add_sub_pgg:auto_generated.datab[4]
datab[5] => add_sub_pgg:auto_generated.datab[5]
datab[6] => add_sub_pgg:auto_generated.datab[6]
datab[7] => add_sub_pgg:auto_generated.datab[7]
datab[8] => add_sub_pgg:auto_generated.datab[8]
datab[9] => add_sub_pgg:auto_generated.datab[9]
datab[10] => add_sub_pgg:auto_generated.datab[10]
datab[11] => add_sub_pgg:auto_generated.datab[11]
datab[12] => add_sub_pgg:auto_generated.datab[12]
datab[13] => add_sub_pgg:auto_generated.datab[13]
datab[14] => add_sub_pgg:auto_generated.datab[14]
datab[15] => add_sub_pgg:auto_generated.datab[15]
datab[16] => add_sub_pgg:auto_generated.datab[16]
datab[17] => add_sub_pgg:auto_generated.datab[17]
datab[18] => add_sub_pgg:auto_generated.datab[18]
datab[19] => add_sub_pgg:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => add_sub_pgg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pgg:auto_generated.result[0]
result[1] <= add_sub_pgg:auto_generated.result[1]
result[2] <= add_sub_pgg:auto_generated.result[2]
result[3] <= add_sub_pgg:auto_generated.result[3]
result[4] <= add_sub_pgg:auto_generated.result[4]
result[5] <= add_sub_pgg:auto_generated.result[5]
result[6] <= add_sub_pgg:auto_generated.result[6]
result[7] <= add_sub_pgg:auto_generated.result[7]
result[8] <= add_sub_pgg:auto_generated.result[8]
result[9] <= add_sub_pgg:auto_generated.result[9]
result[10] <= add_sub_pgg:auto_generated.result[10]
result[11] <= add_sub_pgg:auto_generated.result[11]
result[12] <= add_sub_pgg:auto_generated.result[12]
result[13] <= add_sub_pgg:auto_generated.result[13]
result[14] <= add_sub_pgg:auto_generated.result[14]
result[15] <= add_sub_pgg:auto_generated.result[15]
result[16] <= add_sub_pgg:auto_generated.result[16]
result[17] <= add_sub_pgg:auto_generated.result[17]
result[18] <= add_sub_pgg:auto_generated.result[18]
result[19] <= add_sub_pgg:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|MACs_with_memory|MACs:mac|sub_adder:add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pgg:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[19].DATAC
add_sub => add_sub_cella[18].DATAC
add_sub => add_sub_cella[17].DATAC
add_sub => add_sub_cella[16].DATAC
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
dataa[16] => add_sub_cella[16].DATAD
dataa[17] => add_sub_cella[17].DATAD
dataa[18] => add_sub_cella[18].DATAD
dataa[19] => add_sub_cella[19].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
datab[16] => add_sub_cella[16].DATAF
datab[17] => add_sub_cella[17].DATAF
datab[18] => add_sub_cella[18].DATAF
datab[19] => add_sub_cella[19].DATAF
result[0] <= add_sub_cella[0].SUM_OUT
result[1] <= add_sub_cella[1].SUM_OUT
result[2] <= add_sub_cella[2].SUM_OUT
result[3] <= add_sub_cella[3].SUM_OUT
result[4] <= add_sub_cella[4].SUM_OUT
result[5] <= add_sub_cella[5].SUM_OUT
result[6] <= add_sub_cella[6].SUM_OUT
result[7] <= add_sub_cella[7].SUM_OUT
result[8] <= add_sub_cella[8].SUM_OUT
result[9] <= add_sub_cella[9].SUM_OUT
result[10] <= add_sub_cella[10].SUM_OUT
result[11] <= add_sub_cella[11].SUM_OUT
result[12] <= add_sub_cella[12].SUM_OUT
result[13] <= add_sub_cella[13].SUM_OUT
result[14] <= add_sub_cella[14].SUM_OUT
result[15] <= add_sub_cella[15].SUM_OUT
result[16] <= add_sub_cella[16].SUM_OUT
result[17] <= add_sub_cella[17].SUM_OUT
result[18] <= add_sub_cella[18].SUM_OUT
result[19] <= add_sub_cella[19].SUM_OUT


|MACs_with_memory|single_memory:operands_a
data[0] => memory:memory_ip.data[0]
data[1] => memory:memory_ip.data[1]
data[2] => memory:memory_ip.data[2]
data[3] => memory:memory_ip.data[3]
data[4] => memory:memory_ip.data[4]
data[5] => memory:memory_ip.data[5]
data[6] => memory:memory_ip.data[6]
data[7] => memory:memory_ip.data[7]
data[8] => memory:memory_ip.data[8]
data[9] => memory:memory_ip.data[9]
data[10] => memory:memory_ip.data[10]
data[11] => memory:memory_ip.data[11]
data[12] => memory:memory_ip.data[12]
data[13] => memory:memory_ip.data[13]
data[14] => memory:memory_ip.data[14]
data[15] => memory:memory_ip.data[15]
data[16] => memory:memory_ip.data[16]
rdaddress[0] => memory:memory_ip.rdaddress[0]
rdaddress[1] => memory:memory_ip.rdaddress[1]
rdaddress[2] => memory:memory_ip.rdaddress[2]
rdaddress[3] => memory:memory_ip.rdaddress[3]
rdaddress[4] => memory:memory_ip.rdaddress[4]
rdaddress[5] => memory:memory_ip.rdaddress[5]
rdaddress[6] => memory:memory_ip.rdaddress[6]
rdaddress[7] => memory:memory_ip.rdaddress[7]
rdaddress[8] => memory:memory_ip.rdaddress[8]
rdaddress[9] => memory:memory_ip.rdaddress[9]
rdclock => memory:memory_ip.rdclock
rdclock => new_data.CLK
rdclocken => memory:memory_ip.rdclocken
rdclocken => new_data.PRESET
wraddress[0] => memory:memory_ip.wraddress[0]
wraddress[1] => memory:memory_ip.wraddress[1]
wraddress[2] => memory:memory_ip.wraddress[2]
wraddress[3] => memory:memory_ip.wraddress[3]
wraddress[4] => memory:memory_ip.wraddress[4]
wraddress[5] => memory:memory_ip.wraddress[5]
wraddress[6] => memory:memory_ip.wraddress[6]
wraddress[7] => memory:memory_ip.wraddress[7]
wraddress[8] => memory:memory_ip.wraddress[8]
wraddress[9] => memory:memory_ip.wraddress[9]
wrclock => memory:memory_ip.wrclock
wrclocken => memory:memory_ip.wrclocken
wren => memory:memory_ip.wren
q[0] <= memory:memory_ip.q[0]
q[1] <= memory:memory_ip.q[1]
q[2] <= memory:memory_ip.q[2]
q[3] <= memory:memory_ip.q[3]
q[4] <= memory:memory_ip.q[4]
q[5] <= memory:memory_ip.q[5]
q[6] <= memory:memory_ip.q[6]
q[7] <= memory:memory_ip.q[7]
q[8] <= memory:memory_ip.q[8]
q[9] <= memory:memory_ip.q[9]
q[10] <= memory:memory_ip.q[10]
q[11] <= memory:memory_ip.q[11]
q[12] <= memory:memory_ip.q[12]
q[13] <= memory:memory_ip.q[13]
q[14] <= memory:memory_ip.q[14]
q[15] <= memory:memory_ip.q[15]
q[16] <= memory:memory_ip.q[16]
rd_ready <= new_data.DB_MAX_OUTPUT_PORT_TYPE


|MACs_with_memory|single_memory:operands_a|memory:memory_ip
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdclock => altsyncram:altsyncram_component.clock1
rdclocken => altsyncram:altsyncram_component.clocken1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wrclock => altsyncram:altsyncram_component.clock0
wrclocken => altsyncram:altsyncram_component.clocken0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]


|MACs_with_memory|single_memory:operands_a|memory:memory_ip|altsyncram:altsyncram_component
wren_a => altsyncram_cc04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cc04:auto_generated.data_a[0]
data_a[1] => altsyncram_cc04:auto_generated.data_a[1]
data_a[2] => altsyncram_cc04:auto_generated.data_a[2]
data_a[3] => altsyncram_cc04:auto_generated.data_a[3]
data_a[4] => altsyncram_cc04:auto_generated.data_a[4]
data_a[5] => altsyncram_cc04:auto_generated.data_a[5]
data_a[6] => altsyncram_cc04:auto_generated.data_a[6]
data_a[7] => altsyncram_cc04:auto_generated.data_a[7]
data_a[8] => altsyncram_cc04:auto_generated.data_a[8]
data_a[9] => altsyncram_cc04:auto_generated.data_a[9]
data_a[10] => altsyncram_cc04:auto_generated.data_a[10]
data_a[11] => altsyncram_cc04:auto_generated.data_a[11]
data_a[12] => altsyncram_cc04:auto_generated.data_a[12]
data_a[13] => altsyncram_cc04:auto_generated.data_a[13]
data_a[14] => altsyncram_cc04:auto_generated.data_a[14]
data_a[15] => altsyncram_cc04:auto_generated.data_a[15]
data_a[16] => altsyncram_cc04:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
address_a[0] => altsyncram_cc04:auto_generated.address_a[0]
address_a[1] => altsyncram_cc04:auto_generated.address_a[1]
address_a[2] => altsyncram_cc04:auto_generated.address_a[2]
address_a[3] => altsyncram_cc04:auto_generated.address_a[3]
address_a[4] => altsyncram_cc04:auto_generated.address_a[4]
address_a[5] => altsyncram_cc04:auto_generated.address_a[5]
address_a[6] => altsyncram_cc04:auto_generated.address_a[6]
address_a[7] => altsyncram_cc04:auto_generated.address_a[7]
address_a[8] => altsyncram_cc04:auto_generated.address_a[8]
address_a[9] => altsyncram_cc04:auto_generated.address_a[9]
address_b[0] => altsyncram_cc04:auto_generated.address_b[0]
address_b[1] => altsyncram_cc04:auto_generated.address_b[1]
address_b[2] => altsyncram_cc04:auto_generated.address_b[2]
address_b[3] => altsyncram_cc04:auto_generated.address_b[3]
address_b[4] => altsyncram_cc04:auto_generated.address_b[4]
address_b[5] => altsyncram_cc04:auto_generated.address_b[5]
address_b[6] => altsyncram_cc04:auto_generated.address_b[6]
address_b[7] => altsyncram_cc04:auto_generated.address_b[7]
address_b[8] => altsyncram_cc04:auto_generated.address_b[8]
address_b[9] => altsyncram_cc04:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cc04:auto_generated.clock0
clock1 => altsyncram_cc04:auto_generated.clock1
clocken0 => altsyncram_cc04:auto_generated.clocken0
clocken1 => altsyncram_cc04:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_b[0] <= altsyncram_cc04:auto_generated.q_b[0]
q_b[1] <= altsyncram_cc04:auto_generated.q_b[1]
q_b[2] <= altsyncram_cc04:auto_generated.q_b[2]
q_b[3] <= altsyncram_cc04:auto_generated.q_b[3]
q_b[4] <= altsyncram_cc04:auto_generated.q_b[4]
q_b[5] <= altsyncram_cc04:auto_generated.q_b[5]
q_b[6] <= altsyncram_cc04:auto_generated.q_b[6]
q_b[7] <= altsyncram_cc04:auto_generated.q_b[7]
q_b[8] <= altsyncram_cc04:auto_generated.q_b[8]
q_b[9] <= altsyncram_cc04:auto_generated.q_b[9]
q_b[10] <= altsyncram_cc04:auto_generated.q_b[10]
q_b[11] <= altsyncram_cc04:auto_generated.q_b[11]
q_b[12] <= altsyncram_cc04:auto_generated.q_b[12]
q_b[13] <= altsyncram_cc04:auto_generated.q_b[13]
q_b[14] <= altsyncram_cc04:auto_generated.q_b[14]
q_b[15] <= altsyncram_cc04:auto_generated.q_b[15]
q_b[16] <= altsyncram_cc04:auto_generated.q_b[16]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MACs_with_memory|single_memory:operands_a|memory:memory_ip|altsyncram:altsyncram_component|altsyncram_cc04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


|MACs_with_memory|single_memory:operands_b
data[0] => memory:memory_ip.data[0]
data[1] => memory:memory_ip.data[1]
data[2] => memory:memory_ip.data[2]
data[3] => memory:memory_ip.data[3]
data[4] => memory:memory_ip.data[4]
data[5] => memory:memory_ip.data[5]
data[6] => memory:memory_ip.data[6]
data[7] => memory:memory_ip.data[7]
data[8] => memory:memory_ip.data[8]
data[9] => memory:memory_ip.data[9]
data[10] => memory:memory_ip.data[10]
data[11] => memory:memory_ip.data[11]
data[12] => memory:memory_ip.data[12]
data[13] => memory:memory_ip.data[13]
data[14] => memory:memory_ip.data[14]
data[15] => memory:memory_ip.data[15]
data[16] => memory:memory_ip.data[16]
rdaddress[0] => memory:memory_ip.rdaddress[0]
rdaddress[1] => memory:memory_ip.rdaddress[1]
rdaddress[2] => memory:memory_ip.rdaddress[2]
rdaddress[3] => memory:memory_ip.rdaddress[3]
rdaddress[4] => memory:memory_ip.rdaddress[4]
rdaddress[5] => memory:memory_ip.rdaddress[5]
rdaddress[6] => memory:memory_ip.rdaddress[6]
rdaddress[7] => memory:memory_ip.rdaddress[7]
rdaddress[8] => memory:memory_ip.rdaddress[8]
rdaddress[9] => memory:memory_ip.rdaddress[9]
rdclock => memory:memory_ip.rdclock
rdclock => new_data.CLK
rdclocken => memory:memory_ip.rdclocken
rdclocken => new_data.PRESET
wraddress[0] => memory:memory_ip.wraddress[0]
wraddress[1] => memory:memory_ip.wraddress[1]
wraddress[2] => memory:memory_ip.wraddress[2]
wraddress[3] => memory:memory_ip.wraddress[3]
wraddress[4] => memory:memory_ip.wraddress[4]
wraddress[5] => memory:memory_ip.wraddress[5]
wraddress[6] => memory:memory_ip.wraddress[6]
wraddress[7] => memory:memory_ip.wraddress[7]
wraddress[8] => memory:memory_ip.wraddress[8]
wraddress[9] => memory:memory_ip.wraddress[9]
wrclock => memory:memory_ip.wrclock
wrclocken => memory:memory_ip.wrclocken
wren => memory:memory_ip.wren
q[0] <= memory:memory_ip.q[0]
q[1] <= memory:memory_ip.q[1]
q[2] <= memory:memory_ip.q[2]
q[3] <= memory:memory_ip.q[3]
q[4] <= memory:memory_ip.q[4]
q[5] <= memory:memory_ip.q[5]
q[6] <= memory:memory_ip.q[6]
q[7] <= memory:memory_ip.q[7]
q[8] <= memory:memory_ip.q[8]
q[9] <= memory:memory_ip.q[9]
q[10] <= memory:memory_ip.q[10]
q[11] <= memory:memory_ip.q[11]
q[12] <= memory:memory_ip.q[12]
q[13] <= memory:memory_ip.q[13]
q[14] <= memory:memory_ip.q[14]
q[15] <= memory:memory_ip.q[15]
q[16] <= memory:memory_ip.q[16]
rd_ready <= new_data.DB_MAX_OUTPUT_PORT_TYPE


|MACs_with_memory|single_memory:operands_b|memory:memory_ip
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdclock => altsyncram:altsyncram_component.clock1
rdclocken => altsyncram:altsyncram_component.clocken1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wrclock => altsyncram:altsyncram_component.clock0
wrclocken => altsyncram:altsyncram_component.clocken0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]


|MACs_with_memory|single_memory:operands_b|memory:memory_ip|altsyncram:altsyncram_component
wren_a => altsyncram_cc04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cc04:auto_generated.data_a[0]
data_a[1] => altsyncram_cc04:auto_generated.data_a[1]
data_a[2] => altsyncram_cc04:auto_generated.data_a[2]
data_a[3] => altsyncram_cc04:auto_generated.data_a[3]
data_a[4] => altsyncram_cc04:auto_generated.data_a[4]
data_a[5] => altsyncram_cc04:auto_generated.data_a[5]
data_a[6] => altsyncram_cc04:auto_generated.data_a[6]
data_a[7] => altsyncram_cc04:auto_generated.data_a[7]
data_a[8] => altsyncram_cc04:auto_generated.data_a[8]
data_a[9] => altsyncram_cc04:auto_generated.data_a[9]
data_a[10] => altsyncram_cc04:auto_generated.data_a[10]
data_a[11] => altsyncram_cc04:auto_generated.data_a[11]
data_a[12] => altsyncram_cc04:auto_generated.data_a[12]
data_a[13] => altsyncram_cc04:auto_generated.data_a[13]
data_a[14] => altsyncram_cc04:auto_generated.data_a[14]
data_a[15] => altsyncram_cc04:auto_generated.data_a[15]
data_a[16] => altsyncram_cc04:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
address_a[0] => altsyncram_cc04:auto_generated.address_a[0]
address_a[1] => altsyncram_cc04:auto_generated.address_a[1]
address_a[2] => altsyncram_cc04:auto_generated.address_a[2]
address_a[3] => altsyncram_cc04:auto_generated.address_a[3]
address_a[4] => altsyncram_cc04:auto_generated.address_a[4]
address_a[5] => altsyncram_cc04:auto_generated.address_a[5]
address_a[6] => altsyncram_cc04:auto_generated.address_a[6]
address_a[7] => altsyncram_cc04:auto_generated.address_a[7]
address_a[8] => altsyncram_cc04:auto_generated.address_a[8]
address_a[9] => altsyncram_cc04:auto_generated.address_a[9]
address_b[0] => altsyncram_cc04:auto_generated.address_b[0]
address_b[1] => altsyncram_cc04:auto_generated.address_b[1]
address_b[2] => altsyncram_cc04:auto_generated.address_b[2]
address_b[3] => altsyncram_cc04:auto_generated.address_b[3]
address_b[4] => altsyncram_cc04:auto_generated.address_b[4]
address_b[5] => altsyncram_cc04:auto_generated.address_b[5]
address_b[6] => altsyncram_cc04:auto_generated.address_b[6]
address_b[7] => altsyncram_cc04:auto_generated.address_b[7]
address_b[8] => altsyncram_cc04:auto_generated.address_b[8]
address_b[9] => altsyncram_cc04:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cc04:auto_generated.clock0
clock1 => altsyncram_cc04:auto_generated.clock1
clocken0 => altsyncram_cc04:auto_generated.clocken0
clocken1 => altsyncram_cc04:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_b[0] <= altsyncram_cc04:auto_generated.q_b[0]
q_b[1] <= altsyncram_cc04:auto_generated.q_b[1]
q_b[2] <= altsyncram_cc04:auto_generated.q_b[2]
q_b[3] <= altsyncram_cc04:auto_generated.q_b[3]
q_b[4] <= altsyncram_cc04:auto_generated.q_b[4]
q_b[5] <= altsyncram_cc04:auto_generated.q_b[5]
q_b[6] <= altsyncram_cc04:auto_generated.q_b[6]
q_b[7] <= altsyncram_cc04:auto_generated.q_b[7]
q_b[8] <= altsyncram_cc04:auto_generated.q_b[8]
q_b[9] <= altsyncram_cc04:auto_generated.q_b[9]
q_b[10] <= altsyncram_cc04:auto_generated.q_b[10]
q_b[11] <= altsyncram_cc04:auto_generated.q_b[11]
q_b[12] <= altsyncram_cc04:auto_generated.q_b[12]
q_b[13] <= altsyncram_cc04:auto_generated.q_b[13]
q_b[14] <= altsyncram_cc04:auto_generated.q_b[14]
q_b[15] <= altsyncram_cc04:auto_generated.q_b[15]
q_b[16] <= altsyncram_cc04:auto_generated.q_b[16]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MACs_with_memory|single_memory:operands_b|memory:memory_ip|altsyncram:altsyncram_component|altsyncram_cc04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


