/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [15:0] _03_;
  wire [4:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [30:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [43:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [24:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire [14:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_51z;
  wire [5:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  reg [13:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [17:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = celloutsig_0_15z[3] ? celloutsig_0_17z : celloutsig_0_9z[4];
  assign celloutsig_0_27z = celloutsig_0_20z ? celloutsig_0_5z : celloutsig_0_16z[0];
  assign celloutsig_0_29z = _00_ ? celloutsig_0_17z : celloutsig_0_11z;
  assign celloutsig_0_36z = celloutsig_0_18z ? celloutsig_0_32z : celloutsig_0_15z[1];
  assign celloutsig_0_4z = celloutsig_0_3z ? in_data[59] : celloutsig_0_3z;
  assign celloutsig_0_45z = celloutsig_0_27z ? celloutsig_0_32z : celloutsig_0_15z[6];
  assign celloutsig_1_5z = celloutsig_1_0z[11] ? celloutsig_1_3z : celloutsig_1_0z[7];
  assign celloutsig_1_7z = celloutsig_1_5z ? celloutsig_1_5z : celloutsig_1_0z[6];
  assign celloutsig_1_13z = celloutsig_1_4z[8] ? in_data[139] : celloutsig_1_12z;
  assign celloutsig_0_11z = celloutsig_0_1z ? in_data[46] : celloutsig_0_8z;
  assign celloutsig_0_13z = celloutsig_0_4z ? in_data[35] : celloutsig_0_6z;
  assign celloutsig_0_14z = celloutsig_0_11z ? celloutsig_0_10z[3] : celloutsig_0_0z[3];
  assign celloutsig_0_17z = celloutsig_0_16z[2] ? celloutsig_0_9z[5] : celloutsig_0_3z;
  assign celloutsig_0_18z = celloutsig_0_7z[16] ? celloutsig_0_1z : celloutsig_0_15z[5];
  assign celloutsig_0_19z = celloutsig_0_1z ? celloutsig_0_12z : celloutsig_0_16z[5];
  assign celloutsig_0_20z = celloutsig_0_1z ? celloutsig_0_13z : celloutsig_0_12z;
  assign celloutsig_0_21z = celloutsig_0_2z[2] ? celloutsig_0_14z : celloutsig_0_0z[4];
  assign celloutsig_0_32z = ~((celloutsig_0_16z[2] | celloutsig_0_2z[3]) & (celloutsig_0_0z[3] | celloutsig_0_6z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_2z[0]) & (celloutsig_0_1z | in_data[0]));
  assign celloutsig_0_34z = ~((celloutsig_0_2z[1] | celloutsig_0_12z) & (celloutsig_0_28z[9] | celloutsig_0_3z));
  assign celloutsig_0_42z = ~((celloutsig_0_9z[3] | celloutsig_0_14z) & (celloutsig_0_28z[10] | celloutsig_0_31z[7]));
  assign celloutsig_0_47z = ~((celloutsig_0_6z | celloutsig_0_32z) & (celloutsig_0_3z | celloutsig_0_11z));
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_4z) & (celloutsig_0_3z | in_data[43]));
  assign celloutsig_0_54z = ~((celloutsig_0_42z | celloutsig_0_51z[0]) & (celloutsig_0_4z | celloutsig_0_49z[3]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[5] | celloutsig_1_0z[9]) & (celloutsig_1_0z[10] | celloutsig_1_1z[15]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z[13]) & (celloutsig_1_2z | celloutsig_1_0z[8]));
  assign celloutsig_1_9z = ~((celloutsig_1_4z[3] | celloutsig_1_7z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_2z[5] | celloutsig_0_5z));
  assign celloutsig_1_12z = ~((celloutsig_1_4z[4] | celloutsig_1_6z[1]) & (celloutsig_1_6z[2] | celloutsig_1_11z[1]));
  assign celloutsig_1_15z = ~((celloutsig_1_11z[7] | celloutsig_1_1z[18]) & (celloutsig_1_9z | celloutsig_1_3z));
  assign celloutsig_0_8z = ~((celloutsig_0_0z[4] | celloutsig_0_3z) & (celloutsig_0_6z | celloutsig_0_2z[7]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[2] | celloutsig_0_0z[0]) & (in_data[1] | celloutsig_0_0z[1]));
  assign celloutsig_0_12z = ~((celloutsig_0_3z | celloutsig_0_0z[2]) & (celloutsig_0_9z[0] | celloutsig_0_5z));
  assign celloutsig_0_22z = ~((celloutsig_0_17z | celloutsig_0_0z[3]) & (celloutsig_0_18z | celloutsig_0_7z[5]));
  reg [15:0] _39_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _39_ <= 16'h0000;
    else _39_ <= celloutsig_0_23z[27:12];
  assign { _01_, _03_[14:6], _00_, _03_[4:0] } = _39_;
  reg [4:0] _40_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _40_ <= 5'h00;
    else _40_ <= { celloutsig_0_7z[12:9], celloutsig_0_19z };
  assign { _04_[4:1], _02_ } = _40_;
  assign celloutsig_0_0z = in_data[33] ? in_data[14:10] : in_data[13:9];
  assign celloutsig_0_2z = celloutsig_0_1z ? in_data[81:74] : { in_data[95:93], celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_9z[4] ? { celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z } : in_data[77:47];
  assign celloutsig_0_26z = _03_[4] ? { celloutsig_0_0z[3:1], celloutsig_0_9z, celloutsig_0_5z } : celloutsig_0_23z[26:17];
  assign celloutsig_0_28z = celloutsig_0_2z[6] ? { _03_[11:6], _00_, _03_[4:0], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z[17:2], celloutsig_0_3z, celloutsig_0_7z[0], celloutsig_0_14z } : { celloutsig_0_0z[4:2], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_7z[17:2], celloutsig_0_3z, celloutsig_0_7z[0], celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_31z = celloutsig_0_20z ? celloutsig_0_26z[9:2] : { celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_33z = celloutsig_0_32z ? celloutsig_0_7z[13:5] : { celloutsig_0_2z[6:0], 2'h0 };
  assign celloutsig_0_37z = celloutsig_0_14z ? celloutsig_0_28z[28:4] : { celloutsig_0_35z[5:3], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_27z };
  assign celloutsig_0_46z = celloutsig_0_6z ? { celloutsig_0_31z[5:1], celloutsig_0_34z, celloutsig_0_0z, 1'h1, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_21z } : { celloutsig_0_37z[11:10], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_31z };
  assign celloutsig_0_49z = celloutsig_0_42z ? { _04_[4], celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_36z } : { celloutsig_0_4z, celloutsig_0_45z, celloutsig_0_1z, celloutsig_0_45z };
  assign celloutsig_0_51z = celloutsig_0_20z ? { celloutsig_0_2z[5:3], celloutsig_0_14z, celloutsig_0_22z } : { _03_[3], celloutsig_0_47z, celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_5z };
  assign celloutsig_0_53z = celloutsig_0_5z ? { celloutsig_0_46z[13:9], celloutsig_0_17z } : celloutsig_0_46z[5:0];
  assign { celloutsig_1_1z[19:14], celloutsig_1_1z[12] } = celloutsig_1_0z[12] ? { 1'h1, celloutsig_1_0z[11:7], 1'h1 } : { in_data[168:163], 1'h0 };
  assign celloutsig_1_4z = celloutsig_1_3z ? { celloutsig_1_1z[15:14], celloutsig_1_0z[13], celloutsig_1_1z[12], celloutsig_1_0z[11:7] } : { celloutsig_1_0z[13], celloutsig_1_1z[12], celloutsig_1_0z[11:5] };
  assign celloutsig_1_6z = in_data[139] ? celloutsig_1_1z[18:15] : in_data[189:186];
  assign celloutsig_1_11z = celloutsig_1_9z ? { celloutsig_1_1z[18:14], celloutsig_1_0z[13], celloutsig_1_1z[12], celloutsig_1_0z[11:1] } : { celloutsig_1_1z[17:14], celloutsig_1_0z[13], celloutsig_1_1z[12], celloutsig_1_0z[11:0] };
  assign { celloutsig_1_14z[3:2], celloutsig_1_14z[0] } = celloutsig_1_11z[10] ? { celloutsig_1_4z[3:2], celloutsig_1_9z } : { celloutsig_1_0z[13], celloutsig_1_1z[12], celloutsig_1_7z };
  assign celloutsig_1_16z = celloutsig_1_0z[6] ? { celloutsig_1_14z[3:2], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_2z } : { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_1_18z = celloutsig_1_7z ? { in_data[121:119], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_14z[3:2], celloutsig_1_12z, celloutsig_1_14z[0], celloutsig_1_12z } : in_data[116:99];
  assign celloutsig_1_19z = celloutsig_1_6z[3] ? { celloutsig_1_18z[11:2], celloutsig_1_7z } : { in_data[108:106], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_16z };
  assign { celloutsig_0_7z[17:2], celloutsig_0_7z[0] } = celloutsig_0_5z ? { in_data[27:15], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, 1'h1 } : { celloutsig_0_0z[4:1], 1'h0, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_10z = celloutsig_0_5z ? { celloutsig_0_2z[3:1], celloutsig_0_3z } : celloutsig_0_0z[3:0];
  assign celloutsig_0_15z = celloutsig_0_4z ? celloutsig_0_7z[14:5] : { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_16z = celloutsig_0_4z ? celloutsig_0_15z[7:1] : { celloutsig_0_9z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_35z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_35z = celloutsig_0_28z[10:5];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[142:129];
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_9z = { celloutsig_0_2z[3:0], celloutsig_0_1z, celloutsig_0_3z };
  assign { _03_[15], _03_[5] } = { _01_, _00_ };
  assign _04_[0] = _02_;
  assign celloutsig_0_7z[1] = celloutsig_0_3z;
  assign celloutsig_1_14z[1] = celloutsig_1_12z;
  assign { celloutsig_1_1z[13], celloutsig_1_1z[11:0] } = { celloutsig_1_0z[13], celloutsig_1_0z[11:0] };
  assign { out_data[145:128], out_data[106:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
