// Seed: 1644685032
module module_0 (
    output id_1,
    output id_2,
    inout  id_3,
    input  id_4,
    input  id_5
);
  genvar id_6, id_7;
  logic id_8;
  assign id_5 = 1;
  logic id_9;
  logic id_10;
  logic id_11;
  logic id_12 = 1;
  logic id_13, id_14;
endmodule
`resetall `timescale 1 ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output id_10;
  input id_9;
  input id_8;
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_5 = 1;
endmodule
