Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Sun Dec  6 03:03:17 2020
| Host             : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command          : report_power -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_492_ultrascale2_250/implementedSystem_power_synth.rpt
| Design           : implementedSystem_toplevel
| Device           : xcvu13p-fhga2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.460        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.465        |
| Device Static (W)        | 2.994        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 97.1         |
| Junction Temperature (C) | 27.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.274 |        3 |       --- |             --- |
| CLB Logic               |     0.778 |    79303 |       --- |             --- |
|   LUT as Logic          |     0.366 |    15717 |   1728000 |            0.91 |
|   LUT as Shift Register |     0.346 |     9586 |    791040 |            1.21 |
|   Register              |     0.065 |    38903 |   3456000 |            1.13 |
|   CARRY8                |     0.002 |      122 |    216000 |            0.06 |
|   Others                |     0.000 |     1200 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |     3730 |   1728000 |            0.22 |
|   BUFG                  |     0.000 |        1 |       128 |            0.78 |
| Signals                 |     0.878 |    45111 |       --- |             --- |
| DSPs                    |     0.018 |       14 |     12288 |            0.11 |
| I/O                     |     0.518 |      322 |       832 |           38.70 |
| Static Power            |     2.994 |          |           |                 |
| Total                   |     5.460 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     3.494 |       2.291 |      1.202 |
| Vccint_io  |       0.850 |     0.166 |       0.023 |      0.143 |
| Vccbram    |       0.850 |     0.021 |       0.000 |      0.021 |
| Vccaux     |       1.800 |     0.882 |       0.000 |      0.882 |
| Vccaux_io  |       1.800 |     0.184 |       0.080 |      0.104 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.196 |       0.196 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| implementedSystem_toplevel        |     2.465 |
|   Delay105No_instance             |    <0.001 |
|   Delay106No_instance             |    <0.001 |
|   Delay107No_instance             |     0.012 |
|   Delay110No_instance             |    <0.001 |
|   Delay112No_instance             |    <0.001 |
|   Delay114No2_instance            |    <0.001 |
|   Delay119No_instance             |     0.006 |
|   Delay11No_instance              |    <0.001 |
|   Delay134No_instance             |     0.006 |
|   Delay139No1_instance            |    <0.001 |
|   Delay13No1_instance             |    <0.001 |
|   Delay147No1_instance            |     0.004 |
|   Delay147No_instance             |    <0.001 |
|   Delay150No_instance             |     0.004 |
|   Delay162No1_instance            |     0.004 |
|   Delay173No_instance             |    <0.001 |
|   Delay178No1_instance            |     0.006 |
|   Delay178No2_instance            |     0.004 |
|   Delay178No_instance             |    <0.001 |
|   Delay190No_instance             |    <0.001 |
|   Delay193No_instance             |     0.006 |
|   Delay19No_instance              |    <0.001 |
|   Delay1No10_instance             |    <0.001 |
|   Delay1No11_instance             |     0.002 |
|   Delay1No12_instance             |    <0.001 |
|   Delay1No13_instance             |    <0.001 |
|   Delay1No14_instance             |     0.006 |
|   Delay1No15_instance             |     0.008 |
|   Delay1No16_instance             |     0.006 |
|   Delay1No17_instance             |     0.007 |
|   Delay1No18_instance             |     0.006 |
|   Delay1No19_instance             |     0.008 |
|   Delay1No1_instance              |     0.001 |
|   Delay1No20_instance             |     0.006 |
|   Delay1No21_instance             |     0.008 |
|   Delay1No22_instance             |     0.006 |
|   Delay1No23_instance             |     0.009 |
|   Delay1No24_instance             |     0.013 |
|   Delay1No25_instance             |     0.013 |
|   Delay1No26_instance             |     0.015 |
|   Delay1No27_instance             |     0.008 |
|   Delay1No28_instance             |     0.008 |
|   Delay1No2_instance              |    <0.001 |
|   Delay1No3_instance              |     0.001 |
|   Delay1No4_instance              |    <0.001 |
|   Delay1No5_instance              |    <0.001 |
|   Delay1No6_instance              |    <0.001 |
|   Delay1No7_instance              |     0.001 |
|   Delay1No8_instance              |    <0.001 |
|   Delay1No9_instance              |     0.001 |
|   Delay1No_instance               |    <0.001 |
|   Delay207No_instance             |    <0.001 |
|   Delay229No1_instance            |     0.001 |
|   Delay236No_instance             |    <0.001 |
|   Delay25No1_instance             |    <0.001 |
|   Delay260No1_instance            |     0.008 |
|   Delay32No_instance              |    <0.001 |
|   Delay42No1_instance             |    <0.001 |
|   Delay42No_instance              |    <0.001 |
|   Delay51No3_instance             |    <0.001 |
|   Delay52No1_instance             |    <0.001 |
|   Delay665No_instance             |     0.001 |
|   Delay705No_instance             |     0.002 |
|   Delay70No1_instance             |    <0.001 |
|   Delay70No_instance              |    <0.001 |
|   Delay711No_instance             |    <0.001 |
|   Delay716No1_instance            |     0.001 |
|   Delay716No_instance             |     0.001 |
|   Delay74No1_instance             |    <0.001 |
|   Delay74No2_instance             |    <0.001 |
|   Delay77No1_instance             |    <0.001 |
|   Delay78No_instance              |    <0.001 |
|   Delay85No2_instance             |    <0.001 |
|   Delay88No_instance              |     0.009 |
|   Delay95No_instance              |    <0.001 |
|   MUX_Product17_4_impl_1_instance |     0.002 |
|   MUX_Product1_4_impl_0_instance  |     0.003 |
|   MUX_Product1_4_impl_1_instance  |     0.015 |
|   MUX_Product_0_impl_1_instance   |     0.022 |
|   MUX_Product_2_impl_0_instance   |     0.003 |
|   MUX_Product_2_impl_1_instance   |     0.017 |
|   MUX_Sum10_0_impl_0_instance     |     0.028 |
|   MUX_Sum10_0_impl_1_instance     |     0.028 |
|   MUX_Sum10_3_impl_0_instance     |     0.029 |
|   MUX_Sum10_3_impl_1_instance     |     0.029 |
|   MUX_Sum10_4_impl_0_instance     |     0.030 |
|   MUX_Sum10_4_impl_1_instance     |     0.032 |
|   MUX_Sum11_1_impl_0_instance     |     0.030 |
|   MUX_Sum11_1_impl_1_instance     |     0.028 |
|   MUX_Sum11_2_impl_0_instance     |     0.026 |
|   MUX_Sum11_2_impl_1_instance     |     0.027 |
|   ModCount591_instance            |     0.174 |
|   Product17_4_impl_instance       |     0.005 |
|     SignificandMultiplication     |     0.004 |
|   Product1_4_impl_instance        |     0.006 |
|     SignificandMultiplication     |     0.004 |
|   Product33_2_impl_instance       |     0.006 |
|     SignificandMultiplication     |     0.003 |
|   Product34_3_impl_instance       |     0.006 |
|     SignificandMultiplication     |     0.003 |
|   Product_0_impl_instance         |     0.006 |
|     SignificandMultiplication     |     0.004 |
|   Product_2_impl_instance         |     0.006 |
|     SignificandMultiplication     |     0.004 |
|   Product_4_impl_instance         |     0.005 |
|     SignificandMultiplication     |     0.004 |
|   SharedReg100_instance           |     0.002 |
|   SharedReg101_instance           |     0.002 |
|   SharedReg102_instance           |     0.002 |
|   SharedReg103_instance           |     0.001 |
|   SharedReg104_instance           |     0.001 |
|   SharedReg105_instance           |     0.002 |
|   SharedReg106_instance           |     0.002 |
|   SharedReg107_instance           |    <0.001 |
|   SharedReg108_instance           |     0.001 |
|   SharedReg109_instance           |     0.001 |
|   SharedReg10_instance            |     0.001 |
|   SharedReg110_instance           |    <0.001 |
|   SharedReg111_instance           |     0.001 |
|   SharedReg112_instance           |     0.002 |
|   SharedReg113_instance           |    <0.001 |
|   SharedReg114_instance           |     0.001 |
|   SharedReg115_instance           |    <0.001 |
|   SharedReg116_instance           |    <0.001 |
|   SharedReg117_instance           |     0.002 |
|   SharedReg118_instance           |     0.001 |
|   SharedReg119_instance           |     0.001 |
|   SharedReg11_instance            |     0.002 |
|   SharedReg120_instance           |     0.001 |
|   SharedReg121_instance           |    <0.001 |
|   SharedReg122_instance           |     0.002 |
|   SharedReg123_instance           |     0.001 |
|   SharedReg124_instance           |     0.001 |
|   SharedReg125_instance           |     0.001 |
|   SharedReg126_instance           |     0.002 |
|   SharedReg127_instance           |     0.002 |
|   SharedReg128_instance           |     0.002 |
|   SharedReg129_instance           |     0.001 |
|   SharedReg12_instance            |     0.001 |
|   SharedReg130_instance           |    <0.001 |
|   SharedReg131_instance           |     0.001 |
|   SharedReg132_instance           |     0.002 |
|   SharedReg133_instance           |     0.001 |
|   SharedReg134_instance           |     0.001 |
|   SharedReg135_instance           |    <0.001 |
|   SharedReg136_instance           |     0.001 |
|   SharedReg137_instance           |    <0.001 |
|   SharedReg138_instance           |     0.001 |
|   SharedReg139_instance           |     0.001 |
|   SharedReg13_instance            |    <0.001 |
|   SharedReg140_instance           |     0.001 |
|   SharedReg141_instance           |     0.002 |
|   SharedReg142_instance           |     0.002 |
|   SharedReg143_instance           |     0.002 |
|   SharedReg144_instance           |     0.001 |
|   SharedReg145_instance           |     0.001 |
|   SharedReg146_instance           |     0.002 |
|   SharedReg147_instance           |     0.001 |
|   SharedReg148_instance           |     0.001 |
|   SharedReg149_instance           |     0.001 |
|   SharedReg14_instance            |     0.001 |
|   SharedReg150_instance           |    <0.001 |
|   SharedReg151_instance           |     0.002 |
|   SharedReg152_instance           |     0.002 |
|   SharedReg153_instance           |     0.001 |
|   SharedReg154_instance           |    <0.001 |
|   SharedReg155_instance           |     0.001 |
|   SharedReg156_instance           |     0.002 |
|   SharedReg157_instance           |     0.002 |
|   SharedReg158_instance           |    <0.001 |
|   SharedReg159_instance           |     0.001 |
|   SharedReg15_instance            |     0.002 |
|   SharedReg160_instance           |     0.001 |
|   SharedReg161_instance           |     0.002 |
|   SharedReg162_instance           |     0.001 |
|   SharedReg163_instance           |    <0.001 |
|   SharedReg164_instance           |     0.001 |
|   SharedReg165_instance           |     0.002 |
|   SharedReg166_instance           |     0.001 |
|   SharedReg167_instance           |     0.002 |
|   SharedReg168_instance           |     0.002 |
|   SharedReg169_instance           |     0.001 |
|   SharedReg16_instance            |     0.002 |
|   SharedReg170_instance           |     0.002 |
|   SharedReg171_instance           |     0.001 |
|   SharedReg172_instance           |     0.002 |
|   SharedReg173_instance           |     0.001 |
|   SharedReg174_instance           |     0.001 |
|   SharedReg175_instance           |    <0.001 |
|   SharedReg176_instance           |     0.001 |
|   SharedReg177_instance           |     0.002 |
|   SharedReg178_instance           |     0.001 |
|   SharedReg179_instance           |    <0.001 |
|   SharedReg17_instance            |     0.001 |
|   SharedReg180_instance           |     0.001 |
|   SharedReg181_instance           |     0.001 |
|   SharedReg182_instance           |     0.001 |
|   SharedReg183_instance           |     0.001 |
|   SharedReg184_instance           |     0.002 |
|   SharedReg185_instance           |     0.002 |
|   SharedReg186_instance           |     0.002 |
|   SharedReg187_instance           |     0.002 |
|   SharedReg188_instance           |     0.001 |
|   SharedReg189_instance           |     0.002 |
|   SharedReg18_instance            |     0.002 |
|   SharedReg190_instance           |    <0.001 |
|   SharedReg191_instance           |    <0.001 |
|   SharedReg192_instance           |    <0.001 |
|   SharedReg193_instance           |     0.001 |
|   SharedReg194_instance           |     0.001 |
|   SharedReg195_instance           |     0.002 |
|   SharedReg196_instance           |     0.002 |
|   SharedReg197_instance           |     0.002 |
|   SharedReg198_instance           |    <0.001 |
|   SharedReg199_instance           |     0.001 |
|   SharedReg19_instance            |     0.002 |
|   SharedReg1_instance             |    <0.001 |
|   SharedReg200_instance           |    <0.001 |
|   SharedReg201_instance           |     0.002 |
|   SharedReg202_instance           |     0.002 |
|   SharedReg203_instance           |    <0.001 |
|   SharedReg204_instance           |     0.001 |
|   SharedReg205_instance           |    <0.001 |
|   SharedReg206_instance           |     0.002 |
|   SharedReg207_instance           |     0.002 |
|   SharedReg208_instance           |     0.002 |
|   SharedReg209_instance           |     0.001 |
|   SharedReg20_instance            |     0.002 |
|   SharedReg210_instance           |     0.002 |
|   SharedReg211_instance           |     0.002 |
|   SharedReg212_instance           |     0.002 |
|   SharedReg213_instance           |     0.001 |
|   SharedReg214_instance           |     0.001 |
|   SharedReg215_instance           |     0.002 |
|   SharedReg216_instance           |     0.002 |
|   SharedReg217_instance           |     0.002 |
|   SharedReg218_instance           |     0.001 |
|   SharedReg219_instance           |     0.002 |
|   SharedReg21_instance            |     0.002 |
|   SharedReg220_instance           |     0.002 |
|   SharedReg221_instance           |     0.002 |
|   SharedReg222_instance           |     0.001 |
|   SharedReg223_instance           |     0.001 |
|   SharedReg224_instance           |     0.002 |
|   SharedReg225_instance           |     0.001 |
|   SharedReg226_instance           |     0.002 |
|   SharedReg227_instance           |     0.002 |
|   SharedReg228_instance           |     0.002 |
|   SharedReg229_instance           |    <0.001 |
|   SharedReg22_instance            |     0.001 |
|   SharedReg230_instance           |     0.001 |
|   SharedReg231_instance           |     0.002 |
|   SharedReg232_instance           |     0.002 |
|   SharedReg233_instance           |     0.002 |
|   SharedReg234_instance           |     0.002 |
|   SharedReg235_instance           |     0.001 |
|   SharedReg236_instance           |     0.001 |
|   SharedReg237_instance           |     0.002 |
|   SharedReg238_instance           |     0.001 |
|   SharedReg239_instance           |    <0.001 |
|   SharedReg23_instance            |    <0.001 |
|   SharedReg240_instance           |     0.001 |
|   SharedReg241_instance           |     0.002 |
|   SharedReg242_instance           |     0.002 |
|   SharedReg243_instance           |     0.001 |
|   SharedReg244_instance           |     0.002 |
|   SharedReg245_instance           |     0.002 |
|   SharedReg246_instance           |    <0.001 |
|   SharedReg247_instance           |     0.002 |
|   SharedReg248_instance           |     0.001 |
|   SharedReg249_instance           |    <0.001 |
|   SharedReg24_instance            |     0.002 |
|   SharedReg250_instance           |     0.001 |
|   SharedReg251_instance           |    <0.001 |
|   SharedReg252_instance           |     0.002 |
|   SharedReg253_instance           |     0.001 |
|   SharedReg254_instance           |     0.001 |
|   SharedReg255_instance           |     0.002 |
|   SharedReg256_instance           |    <0.001 |
|   SharedReg257_instance           |     0.002 |
|   SharedReg258_instance           |     0.001 |
|   SharedReg259_instance           |    <0.001 |
|   SharedReg25_instance            |     0.002 |
|   SharedReg260_instance           |    <0.001 |
|   SharedReg261_instance           |     0.002 |
|   SharedReg262_instance           |     0.001 |
|   SharedReg263_instance           |     0.001 |
|   SharedReg264_instance           |     0.001 |
|   SharedReg265_instance           |     0.001 |
|   SharedReg266_instance           |    <0.001 |
|   SharedReg267_instance           |     0.002 |
|   SharedReg268_instance           |     0.002 |
|   SharedReg269_instance           |     0.002 |
|   SharedReg26_instance            |    <0.001 |
|   SharedReg270_instance           |     0.001 |
|   SharedReg271_instance           |    <0.001 |
|   SharedReg272_instance           |     0.002 |
|   SharedReg273_instance           |     0.001 |
|   SharedReg274_instance           |     0.001 |
|   SharedReg275_instance           |     0.002 |
|   SharedReg276_instance           |     0.002 |
|   SharedReg277_instance           |     0.001 |
|   SharedReg278_instance           |    <0.001 |
|   SharedReg279_instance           |    <0.001 |
|   SharedReg27_instance            |     0.001 |
|   SharedReg280_instance           |     0.002 |
|   SharedReg281_instance           |     0.002 |
|   SharedReg282_instance           |     0.002 |
|   SharedReg283_instance           |    <0.001 |
|   SharedReg284_instance           |    <0.001 |
|   SharedReg285_instance           |    <0.001 |
|   SharedReg286_instance           |    <0.001 |
|   SharedReg287_instance           |    <0.001 |
|   SharedReg288_instance           |    <0.001 |
|   SharedReg289_instance           |    <0.001 |
|   SharedReg28_instance            |     0.001 |
|   SharedReg290_instance           |    <0.001 |
|   SharedReg291_instance           |    <0.001 |
|   SharedReg292_instance           |    <0.001 |
|   SharedReg293_instance           |    <0.001 |
|   SharedReg294_instance           |    <0.001 |
|   SharedReg295_instance           |    <0.001 |
|   SharedReg296_instance           |    <0.001 |
|   SharedReg297_instance           |    <0.001 |
|   SharedReg298_instance           |    <0.001 |
|   SharedReg299_instance           |    <0.001 |
|   SharedReg29_instance            |     0.003 |
|   SharedReg2_instance             |     0.002 |
|   SharedReg300_instance           |    <0.001 |
|   SharedReg301_instance           |    <0.001 |
|   SharedReg302_instance           |    <0.001 |
|   SharedReg303_instance           |    <0.001 |
|   SharedReg304_instance           |    <0.001 |
|   SharedReg305_instance           |    <0.001 |
|   SharedReg306_instance           |    <0.001 |
|   SharedReg307_instance           |    <0.001 |
|   SharedReg308_instance           |    <0.001 |
|   SharedReg309_instance           |    <0.001 |
|   SharedReg30_instance            |     0.002 |
|   SharedReg310_instance           |    <0.001 |
|   SharedReg311_instance           |    <0.001 |
|   SharedReg312_instance           |    <0.001 |
|   SharedReg313_instance           |    <0.001 |
|   SharedReg314_instance           |    <0.001 |
|   SharedReg315_instance           |    <0.001 |
|   SharedReg316_instance           |    <0.001 |
|   SharedReg317_instance           |    <0.001 |
|   SharedReg318_instance           |    <0.001 |
|   SharedReg319_instance           |    <0.001 |
|   SharedReg31_instance            |     0.001 |
|   SharedReg320_instance           |    <0.001 |
|   SharedReg321_instance           |    <0.001 |
|   SharedReg322_instance           |    <0.001 |
|   SharedReg323_instance           |    <0.001 |
|   SharedReg324_instance           |    <0.001 |
|   SharedReg325_instance           |    <0.001 |
|   SharedReg326_instance           |    <0.001 |
|   SharedReg327_instance           |    <0.001 |
|   SharedReg328_instance           |    <0.001 |
|   SharedReg329_instance           |    <0.001 |
|   SharedReg32_instance            |    <0.001 |
|   SharedReg330_instance           |    <0.001 |
|   SharedReg331_instance           |    <0.001 |
|   SharedReg332_instance           |    <0.001 |
|   SharedReg333_instance           |    <0.001 |
|   SharedReg334_instance           |    <0.001 |
|   SharedReg335_instance           |    <0.001 |
|   SharedReg336_instance           |    <0.001 |
|   SharedReg337_instance           |    <0.001 |
|   SharedReg338_instance           |    <0.001 |
|   SharedReg339_instance           |    <0.001 |
|   SharedReg33_instance            |     0.002 |
|   SharedReg340_instance           |    <0.001 |
|   SharedReg341_instance           |    <0.001 |
|   SharedReg342_instance           |    <0.001 |
|   SharedReg343_instance           |    <0.001 |
|   SharedReg344_instance           |    <0.001 |
|   SharedReg345_instance           |    <0.001 |
|   SharedReg346_instance           |    <0.001 |
|   SharedReg347_instance           |    <0.001 |
|   SharedReg348_instance           |    <0.001 |
|   SharedReg349_instance           |    <0.001 |
|   SharedReg34_instance            |     0.002 |
|   SharedReg350_instance           |    <0.001 |
|   SharedReg351_instance           |    <0.001 |
|   SharedReg352_instance           |    <0.001 |
|   SharedReg353_instance           |    <0.001 |
|   SharedReg354_instance           |    <0.001 |
|   SharedReg355_instance           |    <0.001 |
|   SharedReg356_instance           |    <0.001 |
|   SharedReg357_instance           |    <0.001 |
|   SharedReg358_instance           |    <0.001 |
|   SharedReg359_instance           |    <0.001 |
|   SharedReg35_instance            |     0.001 |
|   SharedReg360_instance           |    <0.001 |
|   SharedReg361_instance           |    <0.001 |
|   SharedReg362_instance           |    <0.001 |
|   SharedReg363_instance           |    <0.001 |
|   SharedReg364_instance           |    <0.001 |
|   SharedReg365_instance           |    <0.001 |
|   SharedReg366_instance           |    <0.001 |
|   SharedReg367_instance           |    <0.001 |
|   SharedReg368_instance           |    <0.001 |
|   SharedReg369_instance           |    <0.001 |
|   SharedReg36_instance            |     0.001 |
|   SharedReg370_instance           |    <0.001 |
|   SharedReg371_instance           |    <0.001 |
|   SharedReg372_instance           |    <0.001 |
|   SharedReg373_instance           |    <0.001 |
|   SharedReg374_instance           |    <0.001 |
|   SharedReg375_instance           |    <0.001 |
|   SharedReg376_instance           |    <0.001 |
|   SharedReg377_instance           |    <0.001 |
|   SharedReg378_instance           |    <0.001 |
|   SharedReg379_instance           |    <0.001 |
|   SharedReg37_instance            |     0.001 |
|   SharedReg380_instance           |    <0.001 |
|   SharedReg381_instance           |    <0.001 |
|   SharedReg382_instance           |    <0.001 |
|   SharedReg383_instance           |    <0.001 |
|   SharedReg384_instance           |    <0.001 |
|   SharedReg385_instance           |    <0.001 |
|   SharedReg386_instance           |    <0.001 |
|   SharedReg387_instance           |    <0.001 |
|   SharedReg388_instance           |    <0.001 |
|   SharedReg389_instance           |    <0.001 |
|   SharedReg38_instance            |     0.002 |
|   SharedReg390_instance           |    <0.001 |
|   SharedReg391_instance           |    <0.001 |
|   SharedReg392_instance           |    <0.001 |
|   SharedReg393_instance           |    <0.001 |
|   SharedReg394_instance           |     0.008 |
|   SharedReg395_instance           |     0.003 |
|   SharedReg396_instance           |     0.002 |
|   SharedReg397_instance           |     0.002 |
|   SharedReg398_instance           |     0.003 |
|   SharedReg399_instance           |     0.003 |
|   SharedReg39_instance            |     0.002 |
|   SharedReg3_instance             |     0.001 |
|   SharedReg400_instance           |     0.002 |
|   SharedReg401_instance           |     0.003 |
|   SharedReg402_instance           |     0.003 |
|   SharedReg403_instance           |     0.004 |
|   SharedReg404_instance           |     0.005 |
|   SharedReg405_instance           |     0.003 |
|   SharedReg406_instance           |     0.004 |
|   SharedReg407_instance           |     0.003 |
|   SharedReg408_instance           |     0.002 |
|   SharedReg409_instance           |     0.004 |
|   SharedReg40_instance            |     0.001 |
|   SharedReg410_instance           |     0.002 |
|   SharedReg411_instance           |     0.004 |
|   SharedReg412_instance           |     0.005 |
|   SharedReg413_instance           |     0.004 |
|   SharedReg414_instance           |     0.002 |
|   SharedReg415_instance           |     0.001 |
|   SharedReg416_instance           |     0.005 |
|   SharedReg417_instance           |     0.004 |
|   SharedReg418_instance           |     0.001 |
|   SharedReg419_instance           |     0.004 |
|   SharedReg41_instance            |     0.001 |
|   SharedReg420_instance           |     0.005 |
|   SharedReg421_instance           |     0.003 |
|   SharedReg422_instance           |     0.002 |
|   SharedReg423_instance           |     0.002 |
|   SharedReg424_instance           |     0.004 |
|   SharedReg425_instance           |     0.005 |
|   SharedReg426_instance           |     0.004 |
|   SharedReg427_instance           |     0.004 |
|   SharedReg428_instance           |     0.003 |
|   SharedReg429_instance           |     0.004 |
|   SharedReg42_instance            |     0.002 |
|   SharedReg430_instance           |     0.005 |
|   SharedReg431_instance           |     0.004 |
|   SharedReg432_instance           |     0.004 |
|   SharedReg433_instance           |     0.005 |
|   SharedReg434_instance           |     0.007 |
|   SharedReg435_instance           |     0.003 |
|   SharedReg436_instance           |     0.002 |
|   SharedReg437_instance           |     0.002 |
|   SharedReg438_instance           |     0.001 |
|   SharedReg439_instance           |     0.002 |
|   SharedReg43_instance            |     0.001 |
|   SharedReg440_instance           |     0.002 |
|   SharedReg441_instance           |     0.001 |
|   SharedReg442_instance           |     0.001 |
|   SharedReg443_instance           |     0.004 |
|   SharedReg444_instance           |     0.005 |
|   SharedReg445_instance           |     0.001 |
|   SharedReg446_instance           |     0.005 |
|   SharedReg447_instance           |     0.002 |
|   SharedReg448_instance           |     0.004 |
|   SharedReg449_instance           |     0.002 |
|   SharedReg44_instance            |     0.002 |
|   SharedReg450_instance           |     0.003 |
|   SharedReg451_instance           |     0.005 |
|   SharedReg452_instance           |     0.005 |
|   SharedReg453_instance           |     0.001 |
|   SharedReg454_instance           |     0.005 |
|   SharedReg455_instance           |     0.004 |
|   SharedReg456_instance           |     0.005 |
|   SharedReg457_instance           |     0.001 |
|   SharedReg458_instance           |     0.005 |
|   SharedReg459_instance           |     0.004 |
|   SharedReg45_instance            |     0.002 |
|   SharedReg460_instance           |     0.002 |
|   SharedReg461_instance           |     0.001 |
|   SharedReg462_instance           |     0.002 |
|   SharedReg463_instance           |     0.002 |
|   SharedReg464_instance           |     0.005 |
|   SharedReg465_instance           |     0.005 |
|   SharedReg466_instance           |     0.005 |
|   SharedReg467_instance           |     0.004 |
|   SharedReg468_instance           |     0.001 |
|   SharedReg469_instance           |     0.004 |
|   SharedReg46_instance            |     0.001 |
|   SharedReg470_instance           |     0.004 |
|   SharedReg471_instance           |     0.002 |
|   SharedReg472_instance           |     0.006 |
|   SharedReg473_instance           |     0.005 |
|   SharedReg474_instance           |    <0.001 |
|   SharedReg475_instance           |     0.003 |
|   SharedReg476_instance           |    <0.001 |
|   SharedReg477_instance           |     0.001 |
|   SharedReg478_instance           |     0.004 |
|   SharedReg479_instance           |     0.003 |
|   SharedReg47_instance            |     0.001 |
|   SharedReg480_instance           |     0.001 |
|   SharedReg481_instance           |    <0.001 |
|   SharedReg482_instance           |     0.001 |
|   SharedReg483_instance           |     0.004 |
|   SharedReg484_instance           |     0.005 |
|   SharedReg485_instance           |     0.005 |
|   SharedReg486_instance           |     0.004 |
|   SharedReg487_instance           |     0.005 |
|   SharedReg488_instance           |     0.005 |
|   SharedReg489_instance           |     0.005 |
|   SharedReg48_instance            |     0.002 |
|   SharedReg490_instance           |     0.005 |
|   SharedReg491_instance           |     0.004 |
|   SharedReg492_instance           |     0.003 |
|   SharedReg493_instance           |     0.004 |
|   SharedReg494_instance           |     0.005 |
|   SharedReg495_instance           |     0.005 |
|   SharedReg496_instance           |     0.002 |
|   SharedReg497_instance           |     0.001 |
|   SharedReg498_instance           |     0.004 |
|   SharedReg499_instance           |     0.005 |
|   SharedReg49_instance            |    <0.001 |
|   SharedReg4_instance             |     0.001 |
|   SharedReg500_instance           |     0.002 |
|   SharedReg501_instance           |     0.004 |
|   SharedReg502_instance           |     0.006 |
|   SharedReg503_instance           |     0.009 |
|   SharedReg504_instance           |    <0.001 |
|   SharedReg505_instance           |     0.002 |
|   SharedReg506_instance           |     0.001 |
|   SharedReg507_instance           |     0.004 |
|   SharedReg508_instance           |    <0.001 |
|   SharedReg509_instance           |     0.001 |
|   SharedReg50_instance            |     0.002 |
|   SharedReg510_instance           |     0.002 |
|   SharedReg511_instance           |     0.001 |
|   SharedReg512_instance           |     0.002 |
|   SharedReg513_instance           |    <0.001 |
|   SharedReg514_instance           |     0.002 |
|   SharedReg515_instance           |    <0.001 |
|   SharedReg516_instance           |     0.002 |
|   SharedReg517_instance           |     0.004 |
|   SharedReg518_instance           |     0.002 |
|   SharedReg519_instance           |     0.002 |
|   SharedReg51_instance            |     0.002 |
|   SharedReg520_instance           |     0.001 |
|   SharedReg521_instance           |    <0.001 |
|   SharedReg522_instance           |     0.003 |
|   SharedReg523_instance           |     0.002 |
|   SharedReg524_instance           |     0.004 |
|   SharedReg525_instance           |     0.004 |
|   SharedReg526_instance           |     0.002 |
|   SharedReg527_instance           |    <0.001 |
|   SharedReg528_instance           |     0.003 |
|   SharedReg529_instance           |     0.009 |
|   SharedReg52_instance            |    <0.001 |
|   SharedReg531_instance           |     0.003 |
|   SharedReg532_instance           |     0.002 |
|   SharedReg533_instance           |     0.001 |
|   SharedReg534_instance           |     0.001 |
|   SharedReg535_instance           |     0.002 |
|   SharedReg536_instance           |     0.001 |
|   SharedReg537_instance           |     0.003 |
|   SharedReg538_instance           |     0.004 |
|   SharedReg539_instance           |     0.003 |
|   SharedReg53_instance            |     0.001 |
|   SharedReg540_instance           |     0.001 |
|   SharedReg541_instance           |     0.002 |
|   SharedReg542_instance           |     0.004 |
|   SharedReg543_instance           |     0.001 |
|   SharedReg544_instance           |     0.004 |
|   SharedReg545_instance           |     0.004 |
|   SharedReg546_instance           |     0.002 |
|   SharedReg547_instance           |     0.004 |
|   SharedReg548_instance           |     0.004 |
|   SharedReg549_instance           |     0.004 |
|   SharedReg54_instance            |    <0.001 |
|   SharedReg550_instance           |     0.007 |
|   SharedReg551_instance           |     0.003 |
|   SharedReg552_instance           |    <0.001 |
|   SharedReg553_instance           |     0.003 |
|   SharedReg554_instance           |     0.002 |
|   SharedReg555_instance           |     0.001 |
|   SharedReg556_instance           |     0.001 |
|   SharedReg557_instance           |     0.002 |
|   SharedReg558_instance           |     0.001 |
|   SharedReg559_instance           |     0.004 |
|   SharedReg55_instance            |    <0.001 |
|   SharedReg560_instance           |     0.002 |
|   SharedReg561_instance           |     0.001 |
|   SharedReg562_instance           |     0.001 |
|   SharedReg563_instance           |     0.004 |
|   SharedReg564_instance           |     0.004 |
|   SharedReg565_instance           |     0.002 |
|   SharedReg566_instance           |     0.001 |
|   SharedReg567_instance           |     0.005 |
|   SharedReg568_instance           |     0.002 |
|   SharedReg569_instance           |     0.004 |
|   SharedReg56_instance            |    <0.001 |
|   SharedReg570_instance           |     0.004 |
|   SharedReg571_instance           |     0.004 |
|   SharedReg572_instance           |     0.004 |
|   SharedReg573_instance           |     0.004 |
|   SharedReg574_instance           |     0.009 |
|   SharedReg575_instance           |     0.002 |
|   SharedReg576_instance           |     0.002 |
|   SharedReg577_instance           |     0.001 |
|   SharedReg578_instance           |     0.002 |
|   SharedReg579_instance           |     0.001 |
|   SharedReg57_instance            |    <0.001 |
|   SharedReg580_instance           |     0.002 |
|   SharedReg581_instance           |     0.001 |
|   SharedReg582_instance           |     0.001 |
|   SharedReg583_instance           |     0.006 |
|   SharedReg584_instance           |     0.001 |
|   SharedReg585_instance           |    <0.001 |
|   SharedReg586_instance           |     0.001 |
|   SharedReg587_instance           |     0.001 |
|   SharedReg588_instance           |    <0.001 |
|   SharedReg589_instance           |     0.002 |
|   SharedReg58_instance            |    <0.001 |
|   SharedReg590_instance           |     0.004 |
|   SharedReg591_instance           |    <0.001 |
|   SharedReg592_instance           |     0.003 |
|   SharedReg593_instance           |     0.004 |
|   SharedReg594_instance           |     0.004 |
|   SharedReg595_instance           |     0.005 |
|   SharedReg596_instance           |     0.002 |
|   SharedReg597_instance           |     0.004 |
|   SharedReg598_instance           |     0.004 |
|   SharedReg599_instance           |     0.004 |
|   SharedReg59_instance            |    <0.001 |
|   SharedReg5_instance             |     0.002 |
|   SharedReg600_instance           |     0.007 |
|   SharedReg601_instance           |     0.002 |
|   SharedReg602_instance           |    <0.001 |
|   SharedReg603_instance           |     0.002 |
|   SharedReg604_instance           |     0.002 |
|   SharedReg605_instance           |     0.003 |
|   SharedReg606_instance           |     0.002 |
|   SharedReg607_instance           |     0.004 |
|   SharedReg608_instance           |     0.001 |
|   SharedReg609_instance           |     0.002 |
|   SharedReg60_instance            |     0.001 |
|   SharedReg610_instance           |     0.001 |
|   SharedReg611_instance           |    <0.001 |
|   SharedReg612_instance           |    <0.001 |
|   SharedReg613_instance           |     0.002 |
|   SharedReg614_instance           |    <0.001 |
|   SharedReg615_instance           |     0.002 |
|   SharedReg616_instance           |     0.004 |
|   SharedReg617_instance           |     0.005 |
|   SharedReg618_instance           |     0.004 |
|   SharedReg619_instance           |     0.004 |
|   SharedReg61_instance            |     0.002 |
|   SharedReg620_instance           |     0.003 |
|   SharedReg621_instance           |     0.003 |
|   SharedReg623_instance           |     0.004 |
|   SharedReg624_instance           |     0.001 |
|   SharedReg625_instance           |     0.004 |
|   SharedReg626_instance           |     0.004 |
|   SharedReg627_instance           |     0.004 |
|   SharedReg628_instance           |     0.004 |
|   SharedReg629_instance           |     0.004 |
|   SharedReg62_instance            |    <0.001 |
|   SharedReg63_instance            |     0.001 |
|   SharedReg64_instance            |    <0.001 |
|   SharedReg65_instance            |    <0.001 |
|   SharedReg66_instance            |     0.002 |
|   SharedReg67_instance            |     0.001 |
|   SharedReg68_instance            |    <0.001 |
|   SharedReg69_instance            |     0.002 |
|   SharedReg6_instance             |     0.001 |
|   SharedReg70_instance            |     0.002 |
|   SharedReg71_instance            |     0.001 |
|   SharedReg72_instance            |     0.001 |
|   SharedReg73_instance            |     0.001 |
|   SharedReg74_instance            |     0.001 |
|   SharedReg75_instance            |     0.001 |
|   SharedReg76_instance            |     0.002 |
|   SharedReg77_instance            |     0.001 |
|   SharedReg78_instance            |     0.001 |
|   SharedReg79_instance            |     0.001 |
|   SharedReg7_instance             |     0.001 |
|   SharedReg80_instance            |     0.001 |
|   SharedReg81_instance            |    <0.001 |
|   SharedReg82_instance            |     0.002 |
|   SharedReg83_instance            |     0.002 |
|   SharedReg84_instance            |     0.002 |
|   SharedReg85_instance            |     0.002 |
|   SharedReg86_instance            |     0.002 |
|   SharedReg87_instance            |     0.002 |
|   SharedReg88_instance            |    <0.001 |
|   SharedReg89_instance            |    <0.001 |
|   SharedReg8_instance             |     0.001 |
|   SharedReg90_instance            |     0.001 |
|   SharedReg91_instance            |     0.002 |
|   SharedReg92_instance            |     0.002 |
|   SharedReg93_instance            |     0.001 |
|   SharedReg94_instance            |     0.001 |
|   SharedReg95_instance            |     0.001 |
|   SharedReg96_instance            |     0.002 |
|   SharedReg97_instance            |    <0.001 |
|   SharedReg98_instance            |     0.002 |
|   SharedReg99_instance            |     0.001 |
|   SharedReg9_instance             |     0.002 |
|   SharedReg_instance              |     0.001 |
|   Sum10_0_impl_instance           |     0.008 |
|     FPAddSubOp_instance           |     0.008 |
|       LZC_component               |     0.004 |
|       fracAdder                   |     0.001 |
|   Sum10_3_impl_instance           |     0.008 |
|     FPAddSubOp_instance           |     0.008 |
|       LZC_component               |     0.004 |
|       fracAdder                   |     0.001 |
|   Sum10_4_impl_instance           |     0.008 |
|     FPAddSubOp_instance           |     0.008 |
|       LZC_component               |     0.004 |
|       fracAdder                   |     0.001 |
|   Sum11_1_impl_instance           |     0.008 |
|     FPAddSubOp_instance           |     0.008 |
|       LZC_component               |     0.004 |
|       fracAdder                   |     0.001 |
|   Sum11_2_impl_instance           |     0.008 |
|     FPAddSubOp_instance           |     0.008 |
|       LZC_component               |     0.004 |
|       fracAdder                   |     0.001 |
|   X_0_IBUF[0]_inst                |    <0.001 |
|   X_0_IBUF[10]_inst               |    <0.001 |
|   X_0_IBUF[11]_inst               |    <0.001 |
|   X_0_IBUF[12]_inst               |    <0.001 |
|   X_0_IBUF[13]_inst               |    <0.001 |
|   X_0_IBUF[14]_inst               |    <0.001 |
|   X_0_IBUF[15]_inst               |    <0.001 |
|   X_0_IBUF[16]_inst               |    <0.001 |
|   X_0_IBUF[17]_inst               |    <0.001 |
|   X_0_IBUF[18]_inst               |    <0.001 |
|   X_0_IBUF[19]_inst               |    <0.001 |
|   X_0_IBUF[1]_inst                |    <0.001 |
|   X_0_IBUF[20]_inst               |    <0.001 |
|   X_0_IBUF[21]_inst               |    <0.001 |
|   X_0_IBUF[22]_inst               |    <0.001 |
|   X_0_IBUF[23]_inst               |    <0.001 |
|   X_0_IBUF[24]_inst               |    <0.001 |
|   X_0_IBUF[25]_inst               |    <0.001 |
|   X_0_IBUF[26]_inst               |    <0.001 |
|   X_0_IBUF[27]_inst               |    <0.001 |
|   X_0_IBUF[28]_inst               |    <0.001 |
|   X_0_IBUF[29]_inst               |    <0.001 |
|   X_0_IBUF[2]_inst                |    <0.001 |
|   X_0_IBUF[30]_inst               |    <0.001 |
|   X_0_IBUF[31]_inst               |    <0.001 |
|   X_0_IBUF[3]_inst                |    <0.001 |
|   X_0_IBUF[4]_inst                |    <0.001 |
|   X_0_IBUF[5]_inst                |    <0.001 |
|   X_0_IBUF[6]_inst                |    <0.001 |
|   X_0_IBUF[7]_inst                |    <0.001 |
|   X_0_IBUF[8]_inst                |    <0.001 |
|   X_0_IBUF[9]_inst                |    <0.001 |
|   X_1_IBUF[0]_inst                |    <0.001 |
|   X_1_IBUF[10]_inst               |    <0.001 |
|   X_1_IBUF[11]_inst               |    <0.001 |
|   X_1_IBUF[12]_inst               |    <0.001 |
|   X_1_IBUF[13]_inst               |    <0.001 |
|   X_1_IBUF[14]_inst               |    <0.001 |
|   X_1_IBUF[15]_inst               |    <0.001 |
|   X_1_IBUF[16]_inst               |    <0.001 |
|   X_1_IBUF[17]_inst               |    <0.001 |
|   X_1_IBUF[18]_inst               |    <0.001 |
|   X_1_IBUF[19]_inst               |    <0.001 |
|   X_1_IBUF[1]_inst                |    <0.001 |
|   X_1_IBUF[20]_inst               |    <0.001 |
|   X_1_IBUF[21]_inst               |    <0.001 |
|   X_1_IBUF[22]_inst               |    <0.001 |
|   X_1_IBUF[23]_inst               |    <0.001 |
|   X_1_IBUF[24]_inst               |    <0.001 |
|   X_1_IBUF[25]_inst               |    <0.001 |
|   X_1_IBUF[26]_inst               |    <0.001 |
|   X_1_IBUF[27]_inst               |    <0.001 |
|   X_1_IBUF[28]_inst               |    <0.001 |
|   X_1_IBUF[29]_inst               |    <0.001 |
|   X_1_IBUF[2]_inst                |    <0.001 |
|   X_1_IBUF[30]_inst               |    <0.001 |
|   X_1_IBUF[31]_inst               |    <0.001 |
|   X_1_IBUF[3]_inst                |    <0.001 |
|   X_1_IBUF[4]_inst                |    <0.001 |
|   X_1_IBUF[5]_inst                |    <0.001 |
|   X_1_IBUF[6]_inst                |    <0.001 |
|   X_1_IBUF[7]_inst                |    <0.001 |
|   X_1_IBUF[8]_inst                |    <0.001 |
|   X_1_IBUF[9]_inst                |    <0.001 |
|   X_2_IBUF[0]_inst                |    <0.001 |
|   X_2_IBUF[10]_inst               |    <0.001 |
|   X_2_IBUF[11]_inst               |    <0.001 |
|   X_2_IBUF[12]_inst               |    <0.001 |
|   X_2_IBUF[13]_inst               |    <0.001 |
|   X_2_IBUF[14]_inst               |    <0.001 |
|   X_2_IBUF[15]_inst               |    <0.001 |
|   X_2_IBUF[16]_inst               |    <0.001 |
|   X_2_IBUF[17]_inst               |    <0.001 |
|   X_2_IBUF[18]_inst               |    <0.001 |
|   X_2_IBUF[19]_inst               |    <0.001 |
|   X_2_IBUF[1]_inst                |    <0.001 |
|   X_2_IBUF[20]_inst               |    <0.001 |
|   X_2_IBUF[21]_inst               |    <0.001 |
|   X_2_IBUF[22]_inst               |    <0.001 |
|   X_2_IBUF[23]_inst               |    <0.001 |
|   X_2_IBUF[24]_inst               |    <0.001 |
|   X_2_IBUF[25]_inst               |    <0.001 |
|   X_2_IBUF[26]_inst               |    <0.001 |
|   X_2_IBUF[27]_inst               |    <0.001 |
|   X_2_IBUF[28]_inst               |    <0.001 |
|   X_2_IBUF[29]_inst               |    <0.001 |
|   X_2_IBUF[2]_inst                |    <0.001 |
|   X_2_IBUF[30]_inst               |    <0.001 |
|   X_2_IBUF[31]_inst               |    <0.001 |
|   X_2_IBUF[3]_inst                |    <0.001 |
|   X_2_IBUF[4]_inst                |    <0.001 |
|   X_2_IBUF[5]_inst                |    <0.001 |
|   X_2_IBUF[6]_inst                |    <0.001 |
|   X_2_IBUF[7]_inst                |    <0.001 |
|   X_2_IBUF[8]_inst                |    <0.001 |
|   X_2_IBUF[9]_inst                |    <0.001 |
|   X_3_IBUF[0]_inst                |    <0.001 |
|   X_3_IBUF[10]_inst               |    <0.001 |
|   X_3_IBUF[11]_inst               |    <0.001 |
|   X_3_IBUF[12]_inst               |    <0.001 |
|   X_3_IBUF[13]_inst               |    <0.001 |
|   X_3_IBUF[14]_inst               |    <0.001 |
|   X_3_IBUF[15]_inst               |    <0.001 |
|   X_3_IBUF[16]_inst               |    <0.001 |
|   X_3_IBUF[17]_inst               |    <0.001 |
|   X_3_IBUF[18]_inst               |    <0.001 |
|   X_3_IBUF[19]_inst               |    <0.001 |
|   X_3_IBUF[1]_inst                |    <0.001 |
|   X_3_IBUF[20]_inst               |    <0.001 |
|   X_3_IBUF[21]_inst               |    <0.001 |
|   X_3_IBUF[22]_inst               |    <0.001 |
|   X_3_IBUF[23]_inst               |    <0.001 |
|   X_3_IBUF[24]_inst               |    <0.001 |
|   X_3_IBUF[25]_inst               |    <0.001 |
|   X_3_IBUF[26]_inst               |    <0.001 |
|   X_3_IBUF[27]_inst               |    <0.001 |
|   X_3_IBUF[28]_inst               |    <0.001 |
|   X_3_IBUF[29]_inst               |    <0.001 |
|   X_3_IBUF[2]_inst                |    <0.001 |
|   X_3_IBUF[30]_inst               |    <0.001 |
|   X_3_IBUF[31]_inst               |    <0.001 |
|   X_3_IBUF[3]_inst                |    <0.001 |
|   X_3_IBUF[4]_inst                |    <0.001 |
|   X_3_IBUF[5]_inst                |    <0.001 |
|   X_3_IBUF[6]_inst                |    <0.001 |
|   X_3_IBUF[7]_inst                |    <0.001 |
|   X_3_IBUF[8]_inst                |    <0.001 |
|   X_3_IBUF[9]_inst                |    <0.001 |
|   X_4_IBUF[0]_inst                |    <0.001 |
|   X_4_IBUF[10]_inst               |    <0.001 |
|   X_4_IBUF[11]_inst               |    <0.001 |
|   X_4_IBUF[12]_inst               |    <0.001 |
|   X_4_IBUF[13]_inst               |    <0.001 |
|   X_4_IBUF[14]_inst               |    <0.001 |
|   X_4_IBUF[15]_inst               |    <0.001 |
|   X_4_IBUF[16]_inst               |    <0.001 |
|   X_4_IBUF[17]_inst               |    <0.001 |
|   X_4_IBUF[18]_inst               |    <0.001 |
|   X_4_IBUF[19]_inst               |    <0.001 |
|   X_4_IBUF[1]_inst                |    <0.001 |
|   X_4_IBUF[20]_inst               |    <0.001 |
|   X_4_IBUF[21]_inst               |    <0.001 |
|   X_4_IBUF[22]_inst               |    <0.001 |
|   X_4_IBUF[23]_inst               |    <0.001 |
|   X_4_IBUF[24]_inst               |    <0.001 |
|   X_4_IBUF[25]_inst               |    <0.001 |
|   X_4_IBUF[26]_inst               |    <0.001 |
|   X_4_IBUF[27]_inst               |    <0.001 |
|   X_4_IBUF[28]_inst               |    <0.001 |
|   X_4_IBUF[29]_inst               |    <0.001 |
|   X_4_IBUF[2]_inst                |    <0.001 |
|   X_4_IBUF[30]_inst               |    <0.001 |
|   X_4_IBUF[31]_inst               |    <0.001 |
|   X_4_IBUF[3]_inst                |    <0.001 |
|   X_4_IBUF[4]_inst                |    <0.001 |
|   X_4_IBUF[5]_inst                |    <0.001 |
|   X_4_IBUF[6]_inst                |    <0.001 |
|   X_4_IBUF[7]_inst                |    <0.001 |
|   X_4_IBUF[8]_inst                |    <0.001 |
|   X_4_IBUF[9]_inst                |    <0.001 |
|   clk_IBUF_inst                   |    <0.001 |
|   rst_IBUF_inst                   |    <0.001 |
+-----------------------------------+-----------+


