{
    "code": "module TopModule (\n    input logic clk,\n    input logic d,\n    input logic r,\n    output logic q\n);\n\n    // Always block for D flip-flop with synchronous reset\n    always @(posedge clk) begin\n        if (r) begin\n            q <= 1'b0; // Reset output to 0 when reset is high\n        end else begin\n            q <= d; // Update output to data input d on clock edge\n        end\n    end\n\n    // Initial condition for simulation\n    initial begin\n        q = 1'b0; // Initialize output to 0\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}