{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559616674557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559616674558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 10:51:14 2019 " "Processing started: Tue Jun 04 10:51:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559616674558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559616674558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559616674558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1559616675569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmen.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Found entity 1: pipelined_computer" {  } { { "pipelined_computer.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616675773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616675773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_datamem_enable sc_datamem.v(20) " "Verilog HDL Implicit Net warning at sc_datamem.v(20): created implicit net for \"write_datamem_enable\"" {  } { { "sc_datamem.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/sc_datamem.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559616675776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_io_output_reg_enable sc_datamem.v(21) " "Verilog HDL Implicit Net warning at sc_datamem.v(21): created implicit net for \"write_io_output_reg_enable\"" {  } { { "sc_datamem.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/sc_datamem.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559616675776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dimm pipelined_computer.v(54) " "Verilog HDL Implicit Net warning at pipelined_computer.v(54): created implicit net for \"dimm\"" {  } { { "pipelined_computer.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559616675777 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1559616675777 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559616675777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_computer " "Elaborating entity \"pipelined_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559616675840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipepc:prog_cnt\"" {  } { { "pipelined_computer.v" "prog_cnt" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616675852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipeif:if_stage\"" {  } { { "pipelined_computer.v" "if_stage" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616675855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeif:if_stage\|lpm_rom_irom:rom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeif:if_stage\|lpm_rom_irom:rom\"" {  } { { "pipeif.v" "rom" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipeif.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616675884 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "F:/github_project/Verilog_quartus/pipelined_computer/lpm_rom_irom.v" 81 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1559616676041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeif:if_stage\|lpm_rom_irom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeif:if_stage\|lpm_rom_irom:rom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "F:/github_project/Verilog_quartus/pipelined_computer/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeif:if_stage\|lpm_rom_irom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeif:if_stage\|lpm_rom_irom:rom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559616676077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeif:if_stage\|lpm_rom_irom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeif:if_stage\|lpm_rom_irom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sc_instmem.mif " "Parameter \"init_file\" = \"sc_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676078 ""}  } { { "lpm_rom_irom.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559616676078 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_r1i1.tdf" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/db/altsyncram_r1i1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1559616676190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1i1 " "Found entity 1: altsyncram_r1i1" {  } { { "db/altsyncram_r1i1.tdf" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/db/altsyncram_r1i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559616676191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559616676191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1i1 pipeif:if_stage\|lpm_rom_irom:rom\|altsyncram:altsyncram_component\|altsyncram_r1i1:auto_generated " "Elaborating entity \"altsyncram_r1i1\" for hierarchy \"pipeif:if_stage\|lpm_rom_irom:rom\|altsyncram:altsyncram_component\|altsyncram_r1i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676191 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "16 32 16 10 " "16 out of 32 addresses are reinitialized. The latest initialized data will replace the existing data. There are 16 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1559616676203 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1559616676203 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1559616676203 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1559616676203 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1559616676203 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1559616676203 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1559616676203 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1559616676203 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1559616676203 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1559616676203 ""}  } { { "F:/github_project/Verilog_quartus/pipelined_computer/sc_instmem.mif" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/sc_instmem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1559616676203 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 32 F:/github_project/Verilog_quartus/pipelined_computer/sc_instmem.mif " "Memory depth (64) in the design file differs from memory depth (32) in the Memory Initialization File \"F:/github_project/Verilog_quartus/pipelined_computer/sc_instmem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "lpm_rom_irom.v" "" { Text "F:/github_project/Verilog_quartus/pipelined_computer/lpm_rom_irom.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1559616676204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeif:if_stage\|mux4x32:newpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipeif:if_stage\|mux4x32:newpc\"" {  } { { "pipeif.v" "newpc" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipeif.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 mux2x32:wb_stage " "Elaborating entity \"mux2x32\" for hierarchy \"mux2x32:wb_stage\"" {  } { { "pipelined_computer.v" "wb_stage" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676626 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst_reg pipeir " "Node instance \"inst_reg\" instantiates undefined entity \"pipeir\"" {  } { { "pipelined_computer.v" "inst_reg" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "id_stage pipeid " "Node instance \"id_stage\" instantiates undefined entity \"pipeid\"" {  } { { "pipelined_computer.v" "id_stage" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "de_reg pipedereg " "Node instance \"de_reg\" instantiates undefined entity \"pipedereg\"" {  } { { "pipelined_computer.v" "de_reg" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "exe_stage pipeexe " "Node instance \"exe_stage\" instantiates undefined entity \"pipeexe\"" {  } { { "pipelined_computer.v" "exe_stage" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "em_reg pipeemreg " "Node instance \"em_reg\" instantiates undefined entity \"pipeemreg\"" {  } { { "pipelined_computer.v" "em_reg" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mem_stage pipemem " "Node instance \"mem_stage\" instantiates undefined entity \"pipemem\"" {  } { { "pipelined_computer.v" "mem_stage" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676628 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mw_reg pipemwreg " "Node instance \"mw_reg\" instantiates undefined entity \"pipemwreg\"" {  } { { "pipelined_computer.v" "mw_reg" { Text "F:/github_project/Verilog_quartus/pipelined_computer/pipelined_computer.v" 78 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559616676628 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559616676808 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 04 10:51:16 2019 " "Processing ended: Tue Jun 04 10:51:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559616676808 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559616676808 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559616676808 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559616676808 ""}
