

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Thu Jul 13 05:21:39 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_sw.proj
* Solution:       pipeline_reverse_bits
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2589540|  2591284| 25.895 ms | 25.913 ms |  2589540|  2591284|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sin_or_cos_double_s_fu_218  |sin_or_cos_double_s  |       22|       25| 0.220 us | 0.250 us |   22|   25|   none   |
        |grp_sin_or_cos_double_s_fu_237  |sin_or_cos_double_s  |       22|       25| 0.220 us | 0.250 us |   22|   25|   none   |
        |reversed_reverse_bits_fu_256    |reverse_bits         |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- bit_reverse_loop  |     2048|     3072|      2 ~ 3      |          -|          -|  1024|    no    |
        |- stage_loop        |  2587490|  2588210| 258749 ~ 258821 |          -|          -|    10|    no    |
        | + butterfly_loop   |   258720|   258792|  10780 ~ 10783  |          -|          -|    24|    no    |
        |  ++ dft_loop       |    10752|    10752|               21|          -|          -|   512|    no    |
        +--------------------+---------+---------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 5 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 33 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 38 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %X_R) nounwind, !map !20"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %X_I) nounwind, !map !26"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fft_str) nounwind"   --->   Operation 61 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.75ns)   --->   "br label %1" [fft_sw.cpp:21->fft_sw.cpp:45]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i_0_i = phi i11 [ 0, %0 ], [ %i_3, %._crit_edge.i ]"   --->   Operation 63 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.85ns)   --->   "%icmp_ln21 = icmp eq i11 %i_0_i, -1024" [fft_sw.cpp:21->fft_sw.cpp:45]   --->   Operation 64 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 65 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.94ns)   --->   "%i_3 = add i11 %i_0_i, 1" [fft_sw.cpp:21->fft_sw.cpp:45]   --->   Operation 66 'add' 'i_3' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %bit_reverse.exit.preheader, label %2" [fft_sw.cpp:21->fft_sw.cpp:45]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [fft_sw.cpp:21->fft_sw.cpp:45]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%reversed = call fastcc i10 @reverse_bits(i11 %i_0_i) nounwind" [fft_sw.cpp:22->fft_sw.cpp:45]   --->   Operation 69 'call' 'reversed' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i10 %reversed to i11" [fft_sw.cpp:22->fft_sw.cpp:45]   --->   Operation 70 'zext' 'zext_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp ugt i11 %i_0_i, %zext_ln22" [fft_sw.cpp:23->fft_sw.cpp:45]   --->   Operation 71 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %._crit_edge.i, label %3" [fft_sw.cpp:23->fft_sw.cpp:45]   --->   Operation 72 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %reversed to i64" [fft_sw.cpp:26->fft_sw.cpp:45]   --->   Operation 73 'zext' 'zext_ln26' <Predicate = (!icmp_ln21 & !icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%X_R_addr_3 = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln26" [fft_sw.cpp:26->fft_sw.cpp:45]   --->   Operation 74 'getelementptr' 'X_R_addr_3' <Predicate = (!icmp_ln21 & !icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (1.35ns)   --->   "%X_R_load_4 = load float* %X_R_addr_3, align 4" [fft_sw.cpp:26->fft_sw.cpp:45]   --->   Operation 75 'load' 'X_R_load_4' <Predicate = (!icmp_ln21 & !icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%X_I_addr_3 = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln26" [fft_sw.cpp:31->fft_sw.cpp:45]   --->   Operation 76 'getelementptr' 'X_I_addr_3' <Predicate = (!icmp_ln21 & !icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.35ns)   --->   "%X_I_load_4 = load float* %X_I_addr_3, align 4" [fft_sw.cpp:31->fft_sw.cpp:45]   --->   Operation 77 'load' 'X_I_load_4' <Predicate = (!icmp_ln21 & !icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 78 [1/1] (0.75ns)   --->   "br label %bit_reverse.exit" [fft_sw.cpp:50]   --->   Operation 78 'br' <Predicate = (icmp_ln21)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i11 %i_0_i to i64" [fft_sw.cpp:25->fft_sw.cpp:45]   --->   Operation 79 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%X_R_addr_2 = getelementptr [1024 x float]* %X_R, i64 0, i64 %zext_ln25" [fft_sw.cpp:25->fft_sw.cpp:45]   --->   Operation 80 'getelementptr' 'X_R_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.35ns)   --->   "%temp = load float* %X_R_addr_2, align 4" [fft_sw.cpp:25->fft_sw.cpp:45]   --->   Operation 81 'load' 'temp' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 82 [1/2] (1.35ns)   --->   "%X_R_load_4 = load float* %X_R_addr_3, align 4" [fft_sw.cpp:26->fft_sw.cpp:45]   --->   Operation 82 'load' 'X_R_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 83 [1/1] (1.35ns)   --->   "store float %X_R_load_4, float* %X_R_addr_2, align 4" [fft_sw.cpp:26->fft_sw.cpp:45]   --->   Operation 83 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%X_I_addr_2 = getelementptr [1024 x float]* %X_I, i64 0, i64 %zext_ln25" [fft_sw.cpp:30->fft_sw.cpp:45]   --->   Operation 84 'getelementptr' 'X_I_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (1.35ns)   --->   "%temp_1 = load float* %X_I_addr_2, align 4" [fft_sw.cpp:30->fft_sw.cpp:45]   --->   Operation 85 'load' 'temp_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 86 [1/2] (1.35ns)   --->   "%X_I_load_4 = load float* %X_I_addr_3, align 4" [fft_sw.cpp:31->fft_sw.cpp:45]   --->   Operation 86 'load' 'X_I_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 87 [1/1] (1.35ns)   --->   "store float %X_I_load_4, float* %X_I_addr_2, align 4" [fft_sw.cpp:31->fft_sw.cpp:45]   --->   Operation 87 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 88 [1/2] (1.35ns)   --->   "%temp = load float* %X_R_addr_2, align 4" [fft_sw.cpp:25->fft_sw.cpp:45]   --->   Operation 88 'load' 'temp' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 89 [1/1] (1.35ns)   --->   "store float %temp, float* %X_R_addr_3, align 4" [fft_sw.cpp:27->fft_sw.cpp:45]   --->   Operation 89 'store' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 90 [1/2] (1.35ns)   --->   "%temp_1 = load float* %X_I_addr_2, align 4" [fft_sw.cpp:30->fft_sw.cpp:45]   --->   Operation 90 'load' 'temp_1' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 91 [1/1] (1.35ns)   --->   "store float %temp_1, float* %X_I_addr_3, align 4" [fft_sw.cpp:32->fft_sw.cpp:45]   --->   Operation 91 'store' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [fft_sw.cpp:33->fft_sw.cpp:45]   --->   Operation 92 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br label %1" [fft_sw.cpp:21->fft_sw.cpp:45]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 7.80>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%stage_0 = phi i4 [ %stage, %stage_loop_end ], [ 1, %bit_reverse.exit.preheader ]"   --->   Operation 94 'phi' 'stage_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %stage_0 to i11" [fft_sw.cpp:50]   --->   Operation 95 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.88ns)   --->   "%icmp_ln50 = icmp eq i4 %stage_0, -5" [fft_sw.cpp:50]   --->   Operation 96 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 97 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %6, label %stage_loop_begin" [fft_sw.cpp:50]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.71ns)   --->   "%DFTpts = shl i11 1, %zext_ln50" [fft_sw.cpp:51]   --->   Operation 99 'shl' 'DFTpts' <Predicate = (!icmp_ln50)> <Delay = 0.71> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i11 %DFTpts to i32" [fft_sw.cpp:51]   --->   Operation 100 'zext' 'zext_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %DFTpts, i32 1, i32 10)" [fft_sw.cpp:52]   --->   Operation 101 'partselect' 'trunc_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 102 [4/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 102 'sitodp' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "ret void" [fft_sw.cpp:74]   --->   Operation 103 'ret' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.09>
ST_6 : Operation 104 [3/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 104 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 4> <Delay = 7.09>
ST_7 : Operation 105 [2/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 105 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 5> <Delay = 7.09>
ST_8 : Operation 106 [1/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 106 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 6> <Delay = 7.28>
ST_9 : Operation 107 [22/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 107 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.28>
ST_10 : Operation 108 [21/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 108 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.28>
ST_11 : Operation 109 [20/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 109 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.28>
ST_12 : Operation 110 [19/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 110 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.28>
ST_13 : Operation 111 [18/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 111 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.28>
ST_14 : Operation 112 [17/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 112 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.28>
ST_15 : Operation 113 [16/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 113 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 7.28>
ST_16 : Operation 114 [15/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 114 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.28>
ST_17 : Operation 115 [14/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 115 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 7.28>
ST_18 : Operation 116 [13/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 116 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 7.28>
ST_19 : Operation 117 [12/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 117 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 7.28>
ST_20 : Operation 118 [11/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 118 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 7.28>
ST_21 : Operation 119 [10/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 119 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 7.28>
ST_22 : Operation 120 [9/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 120 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 7.28>
ST_23 : Operation 121 [8/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 121 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 7.28>
ST_24 : Operation 122 [7/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 122 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 7.28>
ST_25 : Operation 123 [6/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 123 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 7.28>
ST_26 : Operation 124 [5/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 124 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 7.28>
ST_27 : Operation 125 [4/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 125 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 7.28>
ST_28 : Operation 126 [3/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 126 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 7.28>
ST_29 : Operation 127 [2/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 127 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 7.28>
ST_30 : Operation 128 [1/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 128 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 3.32>
ST_31 : Operation 129 [2/2] (3.32ns)   --->   "%e = fptrunc double %tmp_2 to float" [fft_sw.cpp:53]   --->   Operation 129 'fptrunc' 'e' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 29> <Delay = 3.32>
ST_32 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [fft_sw.cpp:50]   --->   Operation 130 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [fft_sw.cpp:50]   --->   Operation 131 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 132 [1/1] (0.00ns)   --->   "%numBF = zext i10 %trunc_ln to i32" [fft_sw.cpp:52]   --->   Operation 132 'zext' 'numBF' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 133 [1/2] (3.32ns)   --->   "%e = fptrunc double %tmp_2 to float" [fft_sw.cpp:53]   --->   Operation 133 'fptrunc' 'e' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 134 [1/1] (0.75ns)   --->   "br label %4" [fft_sw.cpp:57]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.75>

State 33 <SV = 30> <Delay = 7.71>
ST_33 : Operation 135 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %stage_loop_begin ], [ %j, %butterfly_loop_end ]"   --->   Operation 135 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 136 [1/1] (0.00ns)   --->   "%a_0 = phi float [ 0.000000e+00, %stage_loop_begin ], [ %a, %butterfly_loop_end ]"   --->   Operation 136 'phi' 'a_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %i to i32" [fft_sw.cpp:57]   --->   Operation 137 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 138 [1/1] (0.85ns)   --->   "%icmp_ln57 = icmp eq i10 %i, %trunc_ln" [fft_sw.cpp:57]   --->   Operation 138 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 139 [1/1] (0.93ns)   --->   "%j = add i10 %i, 1" [fft_sw.cpp:57]   --->   Operation 139 'add' 'j' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %stage_loop_end, label %butterfly_loop_begin" [fft_sw.cpp:57]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 141 [2/2] (2.78ns)   --->   "%x_assign = fpext float %a_0 to double" [fft_sw.cpp:58]   --->   Operation 141 'fpext' 'x_assign' <Predicate = (!icmp_ln57)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 142 [4/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 142 'fadd' 'a' <Predicate = (!icmp_ln57)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 143 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [fft_sw.cpp:73]   --->   Operation 143 'specregionend' 'empty_41' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_33 : Operation 144 [1/1] (0.86ns)   --->   "%stage = add i4 %stage_0, 1" [fft_sw.cpp:50]   --->   Operation 144 'add' 'stage' <Predicate = (icmp_ln57)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 145 [1/1] (0.00ns)   --->   "br label %bit_reverse.exit" [fft_sw.cpp:50]   --->   Operation 145 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 34 <SV = 31> <Delay = 7.71>
ST_34 : Operation 146 [1/2] (2.78ns)   --->   "%x_assign = fpext float %a_0 to double" [fft_sw.cpp:58]   --->   Operation 146 'fpext' 'x_assign' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 147 [2/2] (3.50ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_sw.cpp:58]   --->   Operation 147 'call' 'tmp_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 148 [2/2] (3.50ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_sw.cpp:59]   --->   Operation 148 'call' 'tmp_i_i9' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 149 [3/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 149 'fadd' 'a' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 7.74>
ST_35 : Operation 150 [1/2] (7.74ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_sw.cpp:58]   --->   Operation 150 'call' 'tmp_i_i' <Predicate = true> <Delay = 7.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 151 [1/2] (7.74ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_sw.cpp:59]   --->   Operation 151 'call' 'tmp_i_i9' <Predicate = true> <Delay = 7.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 152 [2/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 152 'fadd' 'a' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 7.71>
ST_36 : Operation 153 [2/2] (3.32ns)   --->   "%c = fptrunc double %tmp_i_i to float" [fft_sw.cpp:58]   --->   Operation 153 'fptrunc' 'c' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 154 [2/2] (3.32ns)   --->   "%s = fptrunc double %tmp_i_i9 to float" [fft_sw.cpp:59]   --->   Operation 154 'fptrunc' 's' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 155 [1/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 155 'fadd' 'a' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 3.32>
ST_37 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [fft_sw.cpp:57]   --->   Operation 156 'specloopname' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4) nounwind" [fft_sw.cpp:57]   --->   Operation 157 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 24, i32 24, i32 24, [1 x i8]* @p_str) nounwind" [fft_sw.cpp:58]   --->   Operation 158 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 159 [1/2] (3.32ns)   --->   "%c = fptrunc double %tmp_i_i to float" [fft_sw.cpp:58]   --->   Operation 159 'fptrunc' 'c' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 160 [1/2] (3.32ns)   --->   "%s = fptrunc double %tmp_i_i9 to float" [fft_sw.cpp:59]   --->   Operation 160 'fptrunc' 's' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 161 [1/1] (0.75ns)   --->   "br label %5" [fft_sw.cpp:63]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.75>

State 38 <SV = 35> <Delay = 2.55>
ST_38 : Operation 162 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln57, %butterfly_loop_begin ], [ %i_4, %dft_loop ]"   --->   Operation 162 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_12 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [fft_sw.cpp:63]   --->   Operation 163 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 164 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp slt i22 %tmp_12, 1" [fft_sw.cpp:63]   --->   Operation 164 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %dft_loop, label %butterfly_loop_end" [fft_sw.cpp:63]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 166 [1/1] (1.20ns)   --->   "%i_lower = add nsw i32 %i_0, %numBF" [fft_sw.cpp:64]   --->   Operation 166 'add' 'i_lower' <Predicate = (icmp_ln63)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i32 %i_lower to i64" [fft_sw.cpp:65]   --->   Operation 167 'sext' 'sext_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_38 : Operation 168 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [1024 x float]* %X_R, i64 0, i64 %sext_ln65" [fft_sw.cpp:65]   --->   Operation 168 'getelementptr' 'X_R_addr' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_38 : Operation 169 [2/2] (1.35ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [fft_sw.cpp:65]   --->   Operation 169 'load' 'X_R_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 170 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [1024 x float]* %X_I, i64 0, i64 %sext_ln65" [fft_sw.cpp:65]   --->   Operation 170 'getelementptr' 'X_I_addr' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_38 : Operation 171 [2/2] (1.35ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [fft_sw.cpp:65]   --->   Operation 171 'load' 'X_I_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i32 %i_0 to i64" [fft_sw.cpp:67]   --->   Operation 172 'sext' 'sext_ln67' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_38 : Operation 173 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr [1024 x float]* %X_R, i64 0, i64 %sext_ln67" [fft_sw.cpp:67]   --->   Operation 173 'getelementptr' 'X_R_addr_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_38 : Operation 174 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr [1024 x float]* %X_I, i64 0, i64 %sext_ln67" [fft_sw.cpp:68]   --->   Operation 174 'getelementptr' 'X_I_addr_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_38 : Operation 175 [1/1] (1.20ns)   --->   "%i_4 = add nsw i32 %zext_ln51, %i_0" [fft_sw.cpp:63]   --->   Operation 175 'add' 'i_4' <Predicate = (icmp_ln63)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 176 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_5) nounwind" [fft_sw.cpp:72]   --->   Operation 176 'specregionend' 'empty_40' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "br label %4" [fft_sw.cpp:57]   --->   Operation 177 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 39 <SV = 36> <Delay = 1.35>
ST_39 : Operation 178 [1/2] (1.35ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [fft_sw.cpp:65]   --->   Operation 178 'load' 'X_R_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 179 [1/2] (1.35ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [fft_sw.cpp:65]   --->   Operation 179 'load' 'X_I_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 40 <SV = 37> <Delay = 8.28>
ST_40 : Operation 180 [3/3] (8.28ns)   --->   "%tmp_7 = fmul float %X_R_load, %c" [fft_sw.cpp:65]   --->   Operation 180 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 181 [3/3] (8.28ns)   --->   "%tmp_8 = fmul float %X_I_load, %s" [fft_sw.cpp:65]   --->   Operation 181 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 182 [3/3] (8.28ns)   --->   "%tmp_9 = fmul float %X_I_load, %c" [fft_sw.cpp:66]   --->   Operation 182 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 183 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %X_R_load, %s" [fft_sw.cpp:66]   --->   Operation 183 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 8.28>
ST_41 : Operation 184 [2/3] (8.28ns)   --->   "%tmp_7 = fmul float %X_R_load, %c" [fft_sw.cpp:65]   --->   Operation 184 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 185 [2/3] (8.28ns)   --->   "%tmp_8 = fmul float %X_I_load, %s" [fft_sw.cpp:65]   --->   Operation 185 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 186 [2/3] (8.28ns)   --->   "%tmp_9 = fmul float %X_I_load, %c" [fft_sw.cpp:66]   --->   Operation 186 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 187 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %X_R_load, %s" [fft_sw.cpp:66]   --->   Operation 187 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 8.28>
ST_42 : Operation 188 [1/3] (8.28ns)   --->   "%tmp_7 = fmul float %X_R_load, %c" [fft_sw.cpp:65]   --->   Operation 188 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 189 [1/3] (8.28ns)   --->   "%tmp_8 = fmul float %X_I_load, %s" [fft_sw.cpp:65]   --->   Operation 189 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 190 [1/3] (8.28ns)   --->   "%tmp_9 = fmul float %X_I_load, %c" [fft_sw.cpp:66]   --->   Operation 190 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 191 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %X_R_load, %s" [fft_sw.cpp:66]   --->   Operation 191 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 7.71>
ST_43 : Operation 192 [4/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 192 'fsub' 'temp_R' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 193 [4/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 193 'fadd' 'temp_I' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 7.71>
ST_44 : Operation 194 [3/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 194 'fsub' 'temp_R' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 195 [3/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 195 'fadd' 'temp_I' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 7.71>
ST_45 : Operation 196 [2/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 196 'fsub' 'temp_R' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 197 [2/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 197 'fadd' 'temp_I' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 198 [2/2] (1.35ns)   --->   "%X_R_load_1 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:67]   --->   Operation 198 'load' 'X_R_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 199 [2/2] (1.35ns)   --->   "%X_I_load_1 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:68]   --->   Operation 199 'load' 'X_I_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 46 <SV = 43> <Delay = 7.71>
ST_46 : Operation 200 [1/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 200 'fsub' 'temp_R' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 201 [1/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 201 'fadd' 'temp_I' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 202 [1/2] (1.35ns)   --->   "%X_R_load_1 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:67]   --->   Operation 202 'load' 'X_R_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 203 [1/2] (1.35ns)   --->   "%X_I_load_1 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:68]   --->   Operation 203 'load' 'X_I_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 47 <SV = 44> <Delay = 7.71>
ST_47 : Operation 204 [4/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 204 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 205 [4/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 205 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 7.71>
ST_48 : Operation 206 [3/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 206 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 207 [3/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 207 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 7.71>
ST_49 : Operation 208 [2/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 208 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 209 [2/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 209 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 7.71>
ST_50 : Operation 210 [1/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 210 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 211 [1/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 211 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 1.35>
ST_51 : Operation 212 [1/1] (1.35ns)   --->   "store float %tmp_1, float* %X_R_addr, align 4" [fft_sw.cpp:67]   --->   Operation 212 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 213 [1/1] (1.35ns)   --->   "store float %tmp_6, float* %X_I_addr, align 4" [fft_sw.cpp:68]   --->   Operation 213 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 52 <SV = 49> <Delay = 1.35>
ST_52 : Operation 214 [2/2] (1.35ns)   --->   "%X_R_load_2 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 214 'load' 'X_R_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 215 [2/2] (1.35ns)   --->   "%X_I_load_2 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 215 'load' 'X_I_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 53 <SV = 50> <Delay = 1.35>
ST_53 : Operation 216 [1/2] (1.35ns)   --->   "%X_R_load_2 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 216 'load' 'X_R_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 217 [1/2] (1.35ns)   --->   "%X_I_load_2 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 217 'load' 'X_I_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 54 <SV = 51> <Delay = 7.71>
ST_54 : Operation 218 [4/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 218 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 219 [4/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 219 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 7.71>
ST_55 : Operation 220 [3/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 220 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 221 [3/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 221 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 53> <Delay = 7.71>
ST_56 : Operation 222 [2/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 222 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 223 [2/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 223 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 54> <Delay = 7.71>
ST_57 : Operation 224 [1/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 224 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 225 [1/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 225 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 55> <Delay = 1.35>
ST_58 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind" [fft_sw.cpp:63]   --->   Operation 226 'specloopname' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5) nounwind" [fft_sw.cpp:63]   --->   Operation 227 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 512, i32 512, i32 512, [1 x i8]* @p_str) nounwind" [fft_sw.cpp:64]   --->   Operation 228 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 229 [1/1] (1.35ns)   --->   "store float %tmp_10, float* %X_R_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 229 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 230 [1/1] (1.35ns)   --->   "store float %tmp_11, float* %X_I_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 230 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 231 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp_3) nounwind" [fft_sw.cpp:71]   --->   Operation 231 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 232 [1/1] (0.00ns)   --->   "br label %5" [fft_sw.cpp:63]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 01111000000000000000000000000000000000000000000000000000000]
i_0_i                  (phi              ) [ 00110000000000000000000000000000000000000000000000000000000]
icmp_ln21              (icmp             ) [ 00111000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
i_3                    (add              ) [ 01111000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
specloopname_ln21      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
reversed               (call             ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln22              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln23              (icmp             ) [ 00111000000000000000000000000000000000000000000000000000000]
br_ln23                (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln26              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
X_R_addr_3             (getelementptr    ) [ 00011000000000000000000000000000000000000000000000000000000]
X_I_addr_3             (getelementptr    ) [ 00011000000000000000000000000000000000000000000000000000000]
br_ln50                (br               ) [ 00111111111111111111111111111111111111111111111111111111111]
zext_ln25              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
X_R_addr_2             (getelementptr    ) [ 00101000000000000000000000000000000000000000000000000000000]
X_R_load_4             (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln26             (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
X_I_addr_2             (getelementptr    ) [ 00101000000000000000000000000000000000000000000000000000000]
X_I_load_4             (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln31             (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
temp                   (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln27             (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
temp_1                 (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln32             (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln33                (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln21                (br               ) [ 01111000000000000000000000000000000000000000000000000000000]
stage_0                (phi              ) [ 00000111111111111111111111111111111111111111111111111111111]
zext_ln50              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln50              (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln50                (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
DFTpts                 (shl              ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln51              (zext             ) [ 00000011111111111111111111111111111111111111111111111111111]
trunc_ln               (partselect       ) [ 00000011111111111111111111111111111111111111111111111111111]
ret_ln74               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp                    (sitodp           ) [ 00000000011111111111111111111110000000000000000000000000000]
tmp_2                  (ddiv             ) [ 00000000000000000000000000000001100000000000000000000000000]
specloopname_ln50      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_4                  (specregionbegin  ) [ 00000000000000000000000000000000011111111111111111111111111]
numBF                  (zext             ) [ 00000000000000000000000000000000011111111111111111111111111]
e                      (fptrunc          ) [ 00000000000000000000000000000000011111111111111111111111111]
br_ln57                (br               ) [ 00000111111111111111111111111111111111111111111111111111111]
i                      (phi              ) [ 00000000000000000000000000000000010000000000000000000000000]
a_0                    (phi              ) [ 00000000000000000000000000000000011110000000000000000000000]
zext_ln57              (zext             ) [ 00000000000000000000000000000000001111111111111111111111111]
icmp_ln57              (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111]
j                      (add              ) [ 00000111111111111111111111111111111111111111111111111111111]
br_ln57                (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_41               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000]
stage                  (add              ) [ 00100111111111111111111111111111111111111111111111111111111]
br_ln50                (br               ) [ 00100111111111111111111111111111111111111111111111111111111]
x_assign               (fpext            ) [ 00000000000000000000000000000000000100000000000000000000000]
tmp_i_i                (call             ) [ 00000000000000000000000000000000000011000000000000000000000]
tmp_i_i9               (call             ) [ 00000000000000000000000000000000000011000000000000000000000]
a                      (fadd             ) [ 00000111111111111111111111111111110001111111111111111111111]
specloopname_ln57      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_5                  (specregionbegin  ) [ 00000000000000000000000000000000000000111111111111111111111]
speclooptripcount_ln58 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
c                      (fptrunc          ) [ 00000000000000000000000000000000000000111111111111111111111]
s                      (fptrunc          ) [ 00000000000000000000000000000000000000111111111111111111111]
br_ln63                (br               ) [ 00000111111111111111111111111111111111111111111111111111111]
i_0                    (phi              ) [ 00000000000000000000000000000000000000100000000000000000000]
tmp_12                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln63              (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111]
br_ln63                (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
i_lower                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln65              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
X_R_addr               (getelementptr    ) [ 00000000000000000000000000000000000000011111111111110000000]
X_I_addr               (getelementptr    ) [ 00000000000000000000000000000000000000011111111111110000000]
sext_ln67              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
X_R_addr_1             (getelementptr    ) [ 00000000000000000000000000000000000000011111111111111111111]
X_I_addr_1             (getelementptr    ) [ 00000000000000000000000000000000000000011111111111111111111]
i_4                    (add              ) [ 00000111111111111111111111111111111111111111111111111111111]
empty_40               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln57                (br               ) [ 00000111111111111111111111111111111111111111111111111111111]
X_R_load               (load             ) [ 00000000000000000000000000000000000000001110000000000000000]
X_I_load               (load             ) [ 00000000000000000000000000000000000000001110000000000000000]
tmp_7                  (fmul             ) [ 00000000000000000000000000000000000000000001111000000000000]
tmp_8                  (fmul             ) [ 00000000000000000000000000000000000000000001111000000000000]
tmp_9                  (fmul             ) [ 00000000000000000000000000000000000000000001111000000000000]
tmp_s                  (fmul             ) [ 00000000000000000000000000000000000000000001111000000000000]
temp_R                 (fsub             ) [ 00000000000000000000000000000000000000000000000111111111110]
temp_I                 (fadd             ) [ 00000000000000000000000000000000000000000000000111111111110]
X_R_load_1             (load             ) [ 00000000000000000000000000000000000000000000000111100000000]
X_I_load_1             (load             ) [ 00000000000000000000000000000000000000000000000111100000000]
tmp_1                  (fsub             ) [ 00000000000000000000000000000000000000000000000000010000000]
tmp_6                  (fsub             ) [ 00000000000000000000000000000000000000000000000000010000000]
store_ln67             (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln68             (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
X_R_load_2             (load             ) [ 00000000000000000000000000000000000000000000000000000011110]
X_I_load_2             (load             ) [ 00000000000000000000000000000000000000000000000000000011110]
tmp_10                 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000001]
tmp_11                 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000001]
specloopname_ln63      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_3                  (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln64 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln69             (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln70             (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln63                (br               ) [ 00000111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_bits"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="X_R_addr_3_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_3/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_load_4/2 temp/3 store_ln26/3 store_ln27/4 X_R_load/38 X_R_load_1/45 store_ln67/51 X_R_load_2/52 store_ln69/58 "/>
</bind>
</comp>

<comp id="101" class="1004" name="X_I_addr_3_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="10" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_3/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_load_4/2 temp_1/3 store_ln31/3 store_ln32/4 X_I_load/38 X_I_load_1/45 store_ln68/51 X_I_load_2/52 store_ln70/58 "/>
</bind>
</comp>

<comp id="114" class="1004" name="X_R_addr_2_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_2/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="X_I_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_2/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="X_R_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/38 "/>
</bind>
</comp>

<comp id="140" class="1004" name="X_I_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/38 "/>
</bind>
</comp>

<comp id="148" class="1004" name="X_R_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/38 "/>
</bind>
</comp>

<comp id="155" class="1004" name="X_I_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/38 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_0_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="1"/>
<pin id="164" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_0_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="11" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="stage_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="stage_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stage_0/5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="1"/>
<pin id="188" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/33 "/>
</bind>
</comp>

<comp id="197" class="1005" name="a_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="a_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_0/33 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="5"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/38 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_sin_or_cos_double_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="256" slack="0"/>
<pin id="223" dir="0" index="4" bw="59" slack="0"/>
<pin id="224" dir="0" index="5" bw="52" slack="0"/>
<pin id="225" dir="0" index="6" bw="44" slack="0"/>
<pin id="226" dir="0" index="7" bw="33" slack="0"/>
<pin id="227" dir="0" index="8" bw="25" slack="0"/>
<pin id="228" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i/34 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_sin_or_cos_double_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="0" index="3" bw="256" slack="0"/>
<pin id="242" dir="0" index="4" bw="59" slack="0"/>
<pin id="243" dir="0" index="5" bw="52" slack="0"/>
<pin id="244" dir="0" index="6" bw="44" slack="0"/>
<pin id="245" dir="0" index="7" bw="33" slack="0"/>
<pin id="246" dir="0" index="8" bw="25" slack="0"/>
<pin id="247" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i9/34 "/>
</bind>
</comp>

<comp id="256" class="1004" name="reversed_reverse_bits_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="11" slack="0"/>
<pin id="259" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="reversed/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="a/33 temp_R/43 tmp_1/47 tmp_10/54 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="0" index="1" bw="32" slack="1"/>
<pin id="270" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_I/43 tmp_6/47 tmp_11/54 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="3"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/40 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="32" slack="3"/>
<pin id="278" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/40 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="32" slack="3"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/40 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="32" slack="3"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/40 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="e/31 c/36 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="s/36 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="x_assign/33 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="1"/>
<pin id="302" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="307" class="1005" name="reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load X_R_load_1 X_R_load_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load X_I_load_1 X_I_load_2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R tmp_10 "/>
</bind>
</comp>

<comp id="327" class="1005" name="reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I tmp_11 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln21_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="0" index="1" bw="11" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="i_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln22_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln23_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="0" index="1" bw="10" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln26_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln25_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln50_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln50_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="DFTpts_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="DFTpts/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln51_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="11" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="0" index="3" bw="5" slack="0"/>
<pin id="393" dir="1" index="4" bw="10" slack="27"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="numBF_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="27"/>
<pin id="400" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numBF/32 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln57_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/33 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln57_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="0" index="1" bw="10" slack="28"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/33 "/>
</bind>
</comp>

<comp id="410" class="1004" name="j_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/33 "/>
</bind>
</comp>

<comp id="416" class="1004" name="stage_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="28"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stage/33 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_12_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="22" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/38 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln63_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="22" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/38 "/>
</bind>
</comp>

<comp id="438" class="1004" name="i_lower_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="10" slack="6"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/38 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln65_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/38 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln67_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/38 "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="33"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/38 "/>
</bind>
</comp>

<comp id="463" class="1005" name="i_3_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="0"/>
<pin id="465" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="468" class="1005" name="icmp_ln23_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="2"/>
<pin id="470" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="472" class="1005" name="X_R_addr_3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="1"/>
<pin id="474" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_3 "/>
</bind>
</comp>

<comp id="477" class="1005" name="X_I_addr_3_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="1"/>
<pin id="479" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_3 "/>
</bind>
</comp>

<comp id="482" class="1005" name="X_R_addr_2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="1"/>
<pin id="484" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="X_I_addr_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="1"/>
<pin id="489" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="zext_ln51_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="501" class="1005" name="trunc_ln_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="27"/>
<pin id="503" dir="1" index="1" bw="10" slack="27"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="numBF_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="6"/>
<pin id="519" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="numBF "/>
</bind>
</comp>

<comp id="522" class="1005" name="e_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="527" class="1005" name="zext_ln57_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="5"/>
<pin id="529" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="535" class="1005" name="j_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="540" class="1005" name="stage_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="1"/>
<pin id="542" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage "/>
</bind>
</comp>

<comp id="545" class="1005" name="x_assign_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_i_i_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_i_i9_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i9 "/>
</bind>
</comp>

<comp id="561" class="1005" name="a_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="566" class="1005" name="c_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="3"/>
<pin id="568" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="572" class="1005" name="s_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="3"/>
<pin id="574" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="581" class="1005" name="X_R_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="1"/>
<pin id="583" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="X_I_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="1"/>
<pin id="588" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="X_R_addr_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="7"/>
<pin id="593" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="X_I_addr_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="7"/>
<pin id="598" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="i_4_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_7_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_8_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_9_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_s_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_6_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="122"><net_src comp="95" pin="3"/><net_sink comp="95" pin=1"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="131"><net_src comp="108" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="218" pin=5"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="218" pin=6"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="218" pin=7"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="218" pin=8"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="237" pin=4"/></net>

<net id="252"><net_src comp="8" pin="0"/><net_sink comp="237" pin=5"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="237" pin=6"/></net>

<net id="254"><net_src comp="12" pin="0"/><net_sink comp="237" pin=7"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="237" pin=8"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="166" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="201" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="298"><net_src comp="201" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="95" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="317"><net_src comp="108" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="324"><net_src comp="262" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="330"><net_src comp="267" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="337"><net_src comp="166" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="166" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="30" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="256" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="166" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="256" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="364"><net_src comp="162" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="370"><net_src comp="178" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="178" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="30" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="367" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="377" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="190" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="190" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="190" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="62" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="174" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="40" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="78" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="212" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="80" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="436"><net_src comp="422" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="82" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="212" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="452"><net_src comp="212" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="459"><net_src comp="212" pin="4"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="339" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="471"><net_src comp="349" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="88" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="480"><net_src comp="101" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="485"><net_src comp="114" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="490"><net_src comp="123" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="498"><net_src comp="383" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="504"><net_src comp="388" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="510"><net_src comp="304" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="515"><net_src comp="299" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="520"><net_src comp="398" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="525"><net_src comp="287" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="530"><net_src comp="401" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="538"><net_src comp="410" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="543"><net_src comp="416" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="548"><net_src comp="293" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="554"><net_src comp="218" pin="9"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="559"><net_src comp="237" pin="9"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="564"><net_src comp="262" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="569"><net_src comp="287" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="575"><net_src comp="290" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="584"><net_src comp="132" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="589"><net_src comp="140" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="594"><net_src comp="148" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="599"><net_src comp="155" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="604"><net_src comp="455" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="609"><net_src comp="271" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="614"><net_src comp="275" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="619"><net_src comp="279" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="624"><net_src comp="283" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="629"><net_src comp="262" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="634"><net_src comp="267" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {3 4 51 58 }
	Port: X_I | {3 4 51 58 }
 - Input state : 
	Port: fft : X_R | {2 3 4 38 39 45 46 52 53 }
	Port: fft : X_I | {2 3 4 38 39 45 46 52 53 }
	Port: fft : ref_4oPi_table_256_V | {34 35 }
	Port: fft : fourth_order_double_4 | {34 35 }
	Port: fft : fourth_order_double_5 | {34 35 }
	Port: fft : fourth_order_double_6 | {34 35 }
	Port: fft : fourth_order_double_7 | {34 35 }
	Port: fft : fourth_order_double_s | {34 35 }
  - Chain level:
	State 1
	State 2
		icmp_ln21 : 1
		i_3 : 1
		br_ln21 : 2
		reversed : 1
		zext_ln22 : 2
		icmp_ln23 : 3
		br_ln23 : 4
		zext_ln26 : 2
		X_R_addr_3 : 3
		X_R_load_4 : 4
		X_I_addr_3 : 3
		X_I_load_4 : 4
	State 3
		X_R_addr_2 : 1
		temp : 2
		store_ln26 : 2
		X_I_addr_2 : 1
		temp_1 : 2
		store_ln31 : 2
	State 4
		store_ln27 : 1
		store_ln32 : 1
	State 5
		zext_ln50 : 1
		icmp_ln50 : 1
		br_ln50 : 2
		DFTpts : 2
		zext_ln51 : 3
		trunc_ln : 3
		tmp : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		zext_ln57 : 1
		icmp_ln57 : 1
		j : 1
		br_ln57 : 2
		x_assign : 1
		a : 1
	State 34
		tmp_i_i : 1
		tmp_i_i9 : 1
	State 35
	State 36
	State 37
	State 38
		tmp_12 : 1
		icmp_ln63 : 2
		br_ln63 : 3
		i_lower : 1
		sext_ln65 : 2
		X_R_addr : 3
		X_R_load : 4
		X_I_addr : 3
		X_I_load : 4
		sext_ln67 : 1
		X_R_addr_1 : 2
		X_I_addr_1 : 2
		i_4 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_sin_or_cos_double_s_fu_218 |    94   |  8.305  |   2534  |   4743  |
|   call   | grp_sin_or_cos_double_s_fu_237 |    94   |  8.305  |   2534  |   4743  |
|          |  reversed_reverse_bits_fu_256  |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_299           |    0    |    0    |   2248  |   3242  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_271           |    3    |    0    |   128   |   138   |
|   fmul   |           grp_fu_275           |    3    |    0    |   128   |   138   |
|          |           grp_fu_279           |    3    |    0    |   128   |   138   |
|          |           grp_fu_283           |    3    |    0    |   128   |   138   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_262           |    2    |    0    |   227   |   214   |
|          |           grp_fu_267           |    2    |    0    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_304           |    0    |    0    |   260   |   415   |
|----------|--------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_287           |    0    |    0    |   128   |    97   |
|          |           grp_fu_290           |    0    |    0    |   128   |    97   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fpext  |           grp_fu_293           |    0    |    0    |   100   |   139   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           i_3_fu_339           |    0    |    0    |    0    |    18   |
|          |            j_fu_410            |    0    |    0    |    0    |    17   |
|    add   |          stage_fu_416          |    0    |    0    |    0    |    12   |
|          |         i_lower_fu_438         |    0    |    0    |    0    |    39   |
|          |           i_4_fu_455           |    0    |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln21_fu_333        |    0    |    0    |    0    |    13   |
|          |        icmp_ln23_fu_349        |    0    |    0    |    0    |    13   |
|   icmp   |        icmp_ln50_fu_371        |    0    |    0    |    0    |    9    |
|          |        icmp_ln57_fu_405        |    0    |    0    |    0    |    13   |
|          |        icmp_ln63_fu_432        |    0    |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|---------|
|    shl   |          DFTpts_fu_377         |    0    |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        zext_ln22_fu_345        |    0    |    0    |    0    |    0    |
|          |        zext_ln26_fu_355        |    0    |    0    |    0    |    0    |
|          |        zext_ln25_fu_361        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln50_fu_367        |    0    |    0    |    0    |    0    |
|          |        zext_ln51_fu_383        |    0    |    0    |    0    |    0    |
|          |          numBF_fu_398          |    0    |    0    |    0    |    0    |
|          |        zext_ln57_fu_401        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|         trunc_ln_fu_388        |    0    |    0    |    0    |    0    |
|          |          tmp_12_fu_422         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   sext   |        sext_ln65_fu_443        |    0    |    0    |    0    |    0    |
|          |        sext_ln67_fu_449        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   204   |  16.61  |   8898  |  14658  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|fourth_order_double_4|    -   |   59   |   236  |
|fourth_order_double_5|    -   |   52   |   208  |
|fourth_order_double_6|    -   |   44   |   176  |
|fourth_order_double_7|    -   |   33   |   132  |
|fourth_order_double_s|    -   |   25   |   100  |
| ref_4oPi_table_256_V|    8   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |    8   |   213  |   852  |
+---------------------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|X_I_addr_1_reg_596|   10   |
|X_I_addr_2_reg_487|   10   |
|X_I_addr_3_reg_477|   10   |
| X_I_addr_reg_586 |   10   |
|X_R_addr_1_reg_591|   10   |
|X_R_addr_2_reg_482|   10   |
|X_R_addr_3_reg_472|   10   |
| X_R_addr_reg_581 |   10   |
|    a_0_reg_197   |   32   |
|     a_reg_561    |   32   |
|     c_reg_566    |   32   |
|     e_reg_522    |   32   |
|   i_0_i_reg_162  |   11   |
|    i_0_reg_209   |   32   |
|    i_3_reg_463   |   11   |
|    i_4_reg_601   |   32   |
|     i_reg_186    |   10   |
| icmp_ln23_reg_468|    1   |
|     j_reg_535    |   10   |
|   numBF_reg_517  |   32   |
|      reg_307     |   32   |
|      reg_314     |   32   |
|      reg_321     |   32   |
|      reg_327     |   32   |
|     s_reg_572    |   32   |
|  stage_0_reg_174 |    4   |
|   stage_reg_540  |    4   |
|   tmp_1_reg_626  |   32   |
|   tmp_2_reg_512  |   64   |
|   tmp_6_reg_631  |   32   |
|   tmp_7_reg_606  |   32   |
|   tmp_8_reg_611  |   32   |
|   tmp_9_reg_616  |   32   |
| tmp_i_i9_reg_556 |   64   |
|  tmp_i_i_reg_551 |   64   |
|    tmp_reg_507   |   64   |
|   tmp_s_reg_621  |   32   |
| trunc_ln_reg_501 |   10   |
| x_assign_reg_545 |   64   |
| zext_ln51_reg_495|   32   |
| zext_ln57_reg_527|   32   |
+------------------+--------+
|       Total      |  1101  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_95        |  p0  |   7  |  10  |   70   ||    38   |
|        grp_access_fu_95        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_access_fu_108       |  p0  |   7  |  10  |   70   ||    38   |
|        grp_access_fu_108       |  p1  |   3  |  32  |   96   ||    15   |
|          i_0_i_reg_162         |  p0  |   2  |  11  |   22   ||    9    |
|         stage_0_reg_174        |  p0  |   2  |   4  |    8   ||    9    |
|           a_0_reg_197          |  p0  |   2  |  32  |   64   ||    9    |
| grp_sin_or_cos_double_s_fu_218 |  p1  |   2  |  64  |   128  ||    9    |
| grp_sin_or_cos_double_s_fu_237 |  p1  |   2  |  64  |   128  ||    9    |
|           grp_fu_262           |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_262           |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_267           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_267           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_287           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_304           |  p0  |   2  |  11  |   22   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  1152  ||  16.235 ||   217   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   204  |   16   |  8898  |  14658 |
|   Memory  |    8   |    -   |    -   |   213  |   852  |
|Multiplexer|    -   |    -   |   16   |    -   |   217  |
|  Register |    -   |    -   |    -   |  1101  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   204  |   32   |  10212 |  15727 |
+-----------+--------+--------+--------+--------+--------+
