
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _212_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _205_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    0.00 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12    0.12 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.05    0.00    0.12 ^ clkbuf_2_1__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    18    0.03    0.06    0.14    0.26 ^ clkbuf_2_1__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_CLK (net)
                  0.06    0.00    0.26 ^ _212_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.31    0.57 v _212_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         x4.A (net)
                  0.04    0.00    0.57 v _090_/B (sky130_fd_sc_hd__and2_1)
     2    0.00    0.04    0.15    0.72 v _090_/X (sky130_fd_sc_hd__and2_1)
                                         _041_ (net)
                  0.04    0.00    0.72 v _092_/A (sky130_fd_sc_hd__or2_1)
     2    0.01    0.06    0.24    0.95 v _092_/X (sky130_fd_sc_hd__or2_1)
                                         _043_ (net)
                  0.06    0.00    0.95 v _096_/A (sky130_fd_sc_hd__or2_2)
     4    0.01    0.09    0.34    1.30 v _096_/X (sky130_fd_sc_hd__or2_2)
                                         _047_ (net)
                  0.09    0.00    1.30 v _118_/A1 (sky130_fd_sc_hd__o41ai_4)
     4    0.01    0.30    0.40    1.70 ^ _118_/Y (sky130_fd_sc_hd__o41ai_4)
                                         _069_ (net)
                  0.30    0.00    1.70 ^ _130_/A (sky130_fd_sc_hd__and4_1)
     2    0.00    0.07    0.24    1.94 ^ _130_/X (sky130_fd_sc_hd__and4_1)
                                         _081_ (net)
                  0.07    0.00    1.94 ^ _141_/A1 (sky130_fd_sc_hd__o21ai_1)
     3    0.01    0.07    0.09    2.03 v _141_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _005_ (net)
                  0.07    0.00    2.03 v _148_/B1_N (sky130_fd_sc_hd__a21bo_1)
     1    0.00    0.05    0.19    2.22 ^ _148_/X (sky130_fd_sc_hd__a21bo_1)
                                         _011_ (net)
                  0.05    0.00    2.22 ^ _150_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.04    0.06    2.28 v _150_/Y (sky130_fd_sc_hd__xnor2_1)
                                         x66.Si (net)
                  0.04    0.00    2.28 v _205_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.28   data arrival time

                          4.75    4.75   clock core_clock (rise edge)
                          0.00    4.75   clock source latency
     1    0.01    0.00    0.00    4.75 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    4.75 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12    4.87 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.05    0.00    4.87 ^ clkbuf_2_3__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.14    5.01 ^ clkbuf_2_3__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_3__leaf_CLK (net)
                  0.05    0.00    5.01 ^ _205_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.01   clock reconvergence pessimism
                         -0.11    4.90   library setup time
                                  4.90   data required time
-----------------------------------------------------------------------------
                                  4.90   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  2.62   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 246 unannotated drivers.
 A[0]
 A[10]
 A[11]
 A[12]
 A[13]
 A[14]
 A[15]
 A[1]
 A[2]
 A[3]
 A[4]
 A[5]
 A[6]
 A[7]
 A[8]
 A[9]
 B[0]
 B[10]
 B[11]
 B[12]
 B[13]
 B[14]
 B[15]
 B[1]
 B[2]
 B[3]
 B[4]
 B[5]
 B[6]
 B[7]
 B[8]
 B[9]
 CLK
 Cin
 _087_/Y
 _088_/X
 _089_/Y
 _090_/X
 _091_/Y
 _092_/X
 _093_/Y
 _094_/X
 _095_/Y
 _096_/X
 _097_/X
 _098_/Y
 _099_/X
 _100_/X
 _101_/X
 _102_/X
 _103_/X
 _104_/X
 _105_/X
 _106_/X
 _107_/X
 _108_/Y
 _109_/X
 _110_/Y
 _111_/X
 _112_/Y
 _113_/Y
 _114_/X
 _115_/X
 _116_/X
 _117_/Y
 _118_/Y
 _119_/X
 _120_/X
 _121_/X
 _122_/X
 _123_/X
 _124_/Y
 _125_/X
 _126_/X
 _127_/X
 _128_/Y
 _129_/Y
 _130_/X
 _131_/X
 _132_/X
 _133_/X
 _134_/X
 _135_/Y
 _136_/Y
 _137_/X
 _138_/Y
 _139_/Y
 _140_/Y
 _141_/Y
 _142_/Y
 _143_/X
 _144_/Y
 _145_/Y
 _146_/Y
 _147_/Y
 _148_/X
 _149_/X
 _150_/Y
 _151_/X
 _152_/X
 _153_/Y
 _154_/Y
 _155_/X
 _156_/X
 _157_/X
 _158_/Y
 _159_/Y
 _160_/X
 _161_/Y
 _162_/Y
 _163_/X
 _164_/Y
 _165_/X
 _166_/X
 _167_/Y
 _168_/Y
 _169_/Y
 _170_/X
 _171_/Y
 _172_/Y
 _173_/X
 _174_/Y
 _175_/Y
 _176_/Y
 _177_/Y
 _178_/Y
 _179_/Y
 _180_/Y
 _181_/Y
 _182_/Y
 _183_/Y
 _184_/X
 _185_/X
 _186_/X
 _187_/X
 _188_/Y
 _189_/X
 _190_/Y
 _191_/Q
 _192_/Q
 _193_/Q
 _194_/Q
 _195_/Q
 _196_/Q
 _197_/Q
 _198_/Q
 _199_/Q
 _200_/Q
 _201_/Q
 _202_/Q
 _203_/Q
 _204_/Q
 _205_/Q
 _206_/Q
 _207_/Q
 _208_/Q
 _209_/Q
 _210_/Q
 _211_/Q
 _212_/Q
 _213_/Q
 _214_/Q
 _215_/Q
 _216_/Q
 _217_/Q
 _218_/Q
 _219_/Q
 _220_/Q
 _221_/Q
 _222_/Q
 _223_/Q
 _224_/Q
 _225_/Q
 _226_/Q
 _227_/Q
 _228_/Q
 _229_/Q
 _230_/Q
 _231_/Q
 _232_/Q
 _233_/Q
 _234_/Q
 _235_/Q
 _236_/Q
 _237_/Q
 _238_/Q
 _239_/Q
 _240_/Q
 clkbuf_0_CLK/X
 clkbuf_2_0__f_CLK/X
 clkbuf_2_1__f_CLK/X
 clkbuf_2_2__f_CLK/X
 clkbuf_2_3__f_CLK/X
 clkload0/Y
 clkload1/Y
 clkload2/Y
 input1/X
 input10/X
 input11/X
 input12/X
 input13/X
 input14/X
 input15/X
 input16/X
 input17/X
 input18/X
 input19/X
 input2/X
 input20/X
 input21/X
 input22/X
 input23/X
 input24/X
 input25/X
 input26/X
 input27/X
 input28/X
 input29/X
 input3/X
 input30/X
 input31/X
 input32/X
 input33/X
 input4/X
 input5/X
 input6/X
 input7/X
 input8/X
 input9/X
 output34/X
 output35/X
 output36/X
 output37/X
 output38/X
 output39/X
 output40/X
 output41/X
 output42/X
 output43/X
 output44/X
 output45/X
 output46/X
 output47/X
 output48/X
 output49/X
 output50/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 input ports missing set_input_delay.
  A[0]
  A[10]
  A[11]
  A[12]
  A[13]
  A[14]
  A[15]
  A[1]
  A[2]
  A[3]
  A[4]
  A[5]
  A[6]
  A[7]
  A[8]
  A[9]
  B[0]
  B[10]
  B[11]
  B[12]
  B[13]
  B[14]
  B[15]
  B[1]
  B[2]
  B[3]
  B[4]
  B[5]
  B[6]
  B[7]
  B[8]
  B[9]
  Cin
Warning: There are 50 unconstrained endpoints.
  Cout
  S[0]
  S[10]
  S[11]
  S[12]
  S[13]
  S[14]
  S[15]
  S[1]
  S[2]
  S[3]
  S[4]
  S[5]
  S[6]
  S[7]
  S[8]
  S[9]
  _208_/D
  _209_/D
  _210_/D
  _211_/D
  _212_/D
  _213_/D
  _214_/D
  _215_/D
  _216_/D
  _217_/D
  _218_/D
  _219_/D
  _220_/D
  _221_/D
  _222_/D
  _223_/D
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
