

================================================================
== Vivado HLS Report for 'doImgproc'
================================================================
* Date:           Sun Dec  8 12:15:02 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        doImgproc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  691688|  691688|  691688|  691688|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  691203|  691203|        13|          9|          1|  76800|    yes   |
        |- Loop 2  |     482|     482|         2|          -|          -|    241|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 9, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
	16  / true
16 --> 
	17  / (!exitcond)
17 --> 
	16  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !85"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !89"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !93"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !97"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !101"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !105"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !109"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !113"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !117"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !121"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !125"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !129"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !133"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !137"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %kernel), !map !141"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @doImgproc_str) nounwind"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lineBuff_val_0 = alloca [240 x i8], align 1" [core.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lineBuff_val_1 = alloca [240 x i8], align 1" [core.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lineBuff_val_2 = alloca [240 x i8], align 1" [core.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i8]* %kernel, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i8]* %kernel, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [core.cpp:5]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [core.cpp:6]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [core.cpp:7]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i8]* %kernel, i64 0, i64 0" [core.cpp:30]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i8]* %kernel, i64 0, i64 1" [core.cpp:30]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i8]* %kernel, i64 0, i64 2" [core.cpp:30]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i8]* %kernel, i64 0, i64 3" [core.cpp:30]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i8]* %kernel, i64 0, i64 4" [core.cpp:30]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i8]* %kernel, i64 0, i64 5" [core.cpp:30]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i8]* %kernel, i64 0, i64 6" [core.cpp:30]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i8]* %kernel, i64 0, i64 7" [core.cpp:30]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i8]* %kernel, i64 0, i64 8" [core.cpp:30]
ST_1 : Operation 53 [1/1] (1.76ns)   --->   "br label %1" [core.cpp:19]

 <State 2> : 3.45ns
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%dataOutSideChannel_i = phi i5 [ undef, %0 ], [ %tmp_id_V, %._crit_edge128 ]"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%dataOutSideChannel_u = phi i2 [ undef, %0 ], [ %tmp_user_V, %._crit_edge128 ]"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%dataOutSideChannel_s = phi i1 [ undef, %0 ], [ %tmp_strb_V, %._crit_edge128 ]"
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dataOutSideChannel_k = phi i1 [ undef, %0 ], [ %tmp_keep_V, %._crit_edge128 ]"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%dataOutSideChannel_d = phi i6 [ undef, %0 ], [ %tmp_dest_V, %._crit_edge128 ]"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%col_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge128 ]"
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge128 ]"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge128 ]" [core.cpp:42]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%countWait = phi i17 [ 1, %0 ], [ %phitmp, %._crit_edge128 ]" [core.cpp:19]
ST_2 : Operation 63 [1/1] (2.43ns)   --->   "%exitcond1 = icmp eq i17 %countWait, -54271" [core.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %._crit_edge.i.i_ifconv" [core.cpp:19]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %col_assign to i64" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr = getelementptr [240 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_s" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr = getelementptr [240 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_s" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_2 : Operation 71 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i8* %kernel_addr_4, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)" [core.cpp:36]
ST_2 : Operation 73 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_3, 0" [core.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)" [core.cpp:36]
ST_2 : Operation 75 [1/1] (2.47ns)   --->   "%icmp3 = icmp sgt i31 %tmp_4, 0" [core.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %icmp3" [core.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_12 = icmp slt i32 %col_assign, 239" [core.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.55ns)   --->   "%idxCol = add nsw i32 1, %col_assign" [core.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.55ns)   --->   "%idxRow_2 = add nsw i32 1, %idxRow" [core.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.69ns)   --->   "%idxRow_1 = select i1 %tmp_12, i32 %idxRow, i32 %idxRow_2" [core.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (2.43ns)   --->   "%tmp_13 = icmp ugt i17 %countWait, 241" [core.cpp:51]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %2, label %._crit_edge128" [core.cpp:51]

 <State 3> : 6.51ns
ST_3 : Operation 83 [2/2] (0.00ns)   --->   "%empty_10 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [core.cpp:21]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr = getelementptr [240 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_s" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]
ST_3 : Operation 86 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_3 : Operation 87 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_3 : Operation 88 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_3 : Operation 89 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i8* %kernel_addr_4, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 90 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i8* %kernel_addr_7, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>

 <State 4> : 5.81ns
ST_4 : Operation 91 [1/2] (0.00ns)   --->   "%empty_10 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [core.cpp:21]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 0" [core.cpp:21]
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 1" [core.cpp:21]
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 2" [core.cpp:21]
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 3" [core.cpp:21]
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 4" [core.cpp:21]
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 5" [core.cpp:21]
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 6" [core.cpp:21]
ST_4 : Operation 99 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V_1, i8* %lineBuff_val_2_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:765->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:883->core.cpp:25]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %pixConvolved to i64" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_1 = getelementptr [240 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_6" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%pixConvolved_3 = add nsw i32 1, %pixConvolved" [core.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_20_0_1 = zext i32 %pixConvolved_3 to i64" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 105 [1/1] (2.55ns)   --->   "%col_assign_1_0_2 = add nsw i32 2, %pixConvolved" [core.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_20_0_2 = zext i32 %col_assign_1_0_2 to i64" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_3 = getelementptr [240 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_20_0_2" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_2 = getelementptr [240 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_20_0_1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_3 = getelementptr [240 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_20_0_2" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 113 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i8* %kernel_addr_7, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 114 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i8* %kernel_addr_8, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node pixConvolved_2)   --->   "%pixConvolved_1 = select i1 %or_cond, i32 %pixConvolved_3, i32 %pixConvolved" [core.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.69ns)   --->   "%idxCol_1 = select i1 %tmp_12, i32 %idxCol, i32 0" [core.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.69ns) (out node of the LUT)   --->   "%pixConvolved_2 = select i1 %tmp_12, i32 %pixConvolved_1, i32 0" [core.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 5> : 7.42ns
ST_5 : Operation 118 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 119 [2/2] (2.32ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_2 = getelementptr [240 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_20_0_1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_5 : Operation 121 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 122 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_1 = getelementptr [240 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_6" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_5 : Operation 124 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%val_1_1 = zext i8 %lineBuff_val_1_load_2 to i16" [core.cpp:29]
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_24_1_1 = sext i8 %kernel_load_4 to i16" [core.cpp:30]
ST_5 : Operation 128 [1/1] (4.17ns)   --->   "%window_val_1_1 = mul i16 %tmp_24_1_1, %val_1_1" [core.cpp:30]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_1 = getelementptr [240 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_6" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_2 = getelementptr [240 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_20_0_1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_5 : Operation 133 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 134 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i8* %kernel_addr_8, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>

 <State 6> : 6.49ns
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%val = zext i8 %lineBuff_val_0_load to i16" [core.cpp:29]
ST_6 : Operation 136 [1/2] (2.32ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2 = sext i8 %kernel_load to i16" [core.cpp:30]
ST_6 : Operation 138 [1/1] (4.17ns)   --->   "%window_val_0_0 = mul i16 %tmp_2, %val" [core.cpp:30]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_6 : Operation 140 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i8* %kernel_addr_1, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 141 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_6 : Operation 142 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_6 : Operation 143 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_3 = getelementptr [240 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_20_0_2" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_6 : Operation 145 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>

 <State 7> : 8.70ns
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%val_0_1 = zext i8 %lineBuff_val_0_load_1 to i16" [core.cpp:29]
ST_7 : Operation 147 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i8* %kernel_addr_1, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_24_0_1 = sext i8 %kernel_load_1 to i16" [core.cpp:30]
ST_7 : Operation 149 [1/1] (3.36ns)   --->   "%window_val_0_1 = mul i16 %tmp_24_0_1, %val_0_1" [core.cpp:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 150 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i8* %kernel_addr_2, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%val_233_1 = zext i8 %lineBuff_val_2_load_2 to i16" [core.cpp:29]
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_24_2_1 = sext i8 %kernel_load_7 to i16" [core.cpp:30]
ST_7 : Operation 153 [1/1] (4.17ns)   --->   "%window_val_2_1 = mul i16 %tmp_24_2_1, %val_233_1" [core.cpp:30]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_7 : Operation 155 [1/1] (3.02ns)   --->   "%tmp1 = add i16 %window_val_0_0, %window_val_0_1" [core.cpp:79->core.cpp:37]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 8> : 8.70ns
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%val_0_2 = zext i8 %lineBuff_val_0_load_2 to i16" [core.cpp:29]
ST_8 : Operation 157 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i8* %kernel_addr_2, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_24_0_2 = sext i8 %kernel_load_2 to i16" [core.cpp:30]
ST_8 : Operation 159 [1/1] (3.36ns)   --->   "%window_val_0_2 = mul i16 %tmp_24_0_2, %val_0_2" [core.cpp:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i8* %kernel_addr_3, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%val_233_2 = zext i8 %lineBuff_val_2_load_3 to i16" [core.cpp:29]
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_24_2_2 = sext i8 %kernel_load_8 to i16" [core.cpp:30]
ST_8 : Operation 163 [1/1] (4.17ns)   --->   "%window_val_2_2 = mul i16 %tmp_24_2_2, %val_233_2" [core.cpp:30]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (3.02ns)   --->   "%tmp2 = add i16 %window_val_2_2, %window_val_0_2" [core.cpp:79->core.cpp:37]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 9> : 8.70ns
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%val_1 = zext i8 %lineBuff_val_1_load_1 to i16" [core.cpp:29]
ST_9 : Operation 166 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i8* %kernel_addr_3, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_24_1 = sext i8 %kernel_load_3 to i16" [core.cpp:30]
ST_9 : Operation 168 [1/1] (3.36ns)   --->   "%window_val_1_0 = mul i16 %tmp_24_1, %val_1" [core.cpp:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 169 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i8* %kernel_addr_5, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_9 : Operation 170 [1/1] (3.02ns)   --->   "%tmp3 = add i16 %window_val_1_0, %tmp2" [core.cpp:79->core.cpp:37]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 10> : 8.70ns
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [core.cpp:19]
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%val_1_2 = zext i8 %lineBuff_val_1_load_3 to i16" [core.cpp:29]
ST_10 : Operation 173 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i8* %kernel_addr_5, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_24_1_2 = sext i8 %kernel_load_5 to i16" [core.cpp:30]
ST_10 : Operation 175 [1/1] (3.36ns)   --->   "%window_val_1_2 = mul i16 %tmp_24_1_2, %val_1_2" [core.cpp:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 176 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i8* %kernel_addr_6, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_10 : Operation 177 [1/1] (3.02ns)   --->   "%tmp9 = add i16 %window_val_1_1, %window_val_1_2" [core.cpp:79->core.cpp:37]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [core.cpp:61]
ST_10 : Operation 179 [1/1] (2.10ns)   --->   "%phitmp = add i17 %countWait, 1" [core.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "br label %1" [core.cpp:19]

 <State 11> : 8.70ns
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%val_s = zext i8 %lineBuff_val_2_load_1 to i16" [core.cpp:29]
ST_11 : Operation 182 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i8* %kernel_addr_6, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_24_2 = sext i8 %kernel_load_6 to i16" [core.cpp:30]
ST_11 : Operation 184 [1/1] (3.36ns)   --->   "%window_val_2_0 = mul i16 %tmp_24_2, %val_s" [core.cpp:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (3.02ns)   --->   "%tmp8 = add i16 %window_val_2_1, %window_val_2_0" [core.cpp:79->core.cpp:37]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 12> : 8.06ns
ST_12 : Operation 186 [1/1] (2.07ns)   --->   "%tmp7 = add i16 %tmp8, %tmp9" [core.cpp:79->core.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 %tmp1, %tmp3" [core.cpp:79->core.cpp:37]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 188 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accumulator_2_2_2_i = add i16 %tmp7, %tmp4" [core.cpp:79->core.cpp:37]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_10_tr = sext i16 %accumulator_2_2_2_i to i17" [core.cpp:37]
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %accumulator_2_2_2_i, i32 15)" [core.cpp:37]
ST_12 : Operation 191 [1/1] (2.07ns)   --->   "%p_neg = sub i17 0, %tmp_10_tr" [core.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %p_neg, i32 3, i32 16)" [core.cpp:37]
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_8 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %accumulator_2_2_2_i, i32 3, i32 15)" [core.cpp:37]

 <State 13> : 3.81ns
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [core.cpp:20]
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i14 %tmp_7 to i15" [core.cpp:37]
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_9 = sext i13 %tmp_8 to i14" [core.cpp:37]
ST_13 : Operation 197 [1/1] (1.81ns)   --->   "%tmp_1 = sub i15 0, %tmp_6_cast" [core.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i14 %tmp_9 to i15" [core.cpp:37]
ST_13 : Operation 199 [1/1] (0.75ns)   --->   "%valOutput = select i1 %tmp_5, i15 %tmp_1, i15 %tmp_10_cast" [core.cpp:37]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node dataOutSideChannel_d_1)   --->   "%tmp_10 = trunc i15 %valOutput to i8" [core.cpp:40]
ST_13 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node dataOutSideChannel_d_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %valOutput, i32 14)" [core.cpp:38]
ST_13 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node dataOutSideChannel_d_1)   --->   "%phitmp1 = select i1 %tmp_11, i8 0, i8 %tmp_10" [core.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (1.24ns) (out node of the LUT)   --->   "%dataOutSideChannel_d_1 = select i1 %or_cond, i8 %phitmp1, i8 0" [core.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 204 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %dataOutSideChannel_d_1, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [core.cpp:59]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 14> : 0.00ns
ST_14 : Operation 205 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %dataOutSideChannel_d_1, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [core.cpp:59]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "br label %._crit_edge128" [core.cpp:60]

 <State 15> : 1.77ns
ST_15 : Operation 207 [1/1] (1.76ns)   --->   "br label %.preheader" [core.cpp:63]

 <State 16> : 1.92ns
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%countWait_1 = phi i8 [ %countWait_2, %3 ], [ 0, %.preheader.preheader ]"
ST_16 : Operation 209 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %countWait_1, -15" [core.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 241, i64 241, i64 241)"
ST_16 : Operation 211 [1/1] (1.91ns)   --->   "%countWait_2 = add i8 %countWait_1, 1" [core.cpp:63]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [core.cpp:63]
ST_16 : Operation 213 [1/1] (1.55ns)   --->   "%dataOutSideChannel_l = icmp ugt i8 %countWait_1, -17" [core.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %dataOutSideChannel_k, i1 %dataOutSideChannel_s, i2 %dataOutSideChannel_u, i1 %dataOutSideChannel_l, i5 %dataOutSideChannel_i, i6 %dataOutSideChannel_d)" [core.cpp:71]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "ret void" [core.cpp:73]

 <State 17> : 0.00ns
ST_17 : Operation 216 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %dataOutSideChannel_k, i1 %dataOutSideChannel_s, i2 %dataOutSideChannel_u, i1 %dataOutSideChannel_l, i5 %dataOutSideChannel_i, i6 %dataOutSideChannel_d)" [core.cpp:71]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader" [core.cpp:63]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.id.V') with incoming values : ('tmp.id.V', core.cpp:21) [53]  (1.77 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'phi' operation ('idxCol') with incoming values : ('idxCol', core.cpp:42) [58]  (0 ns)
	'icmp' operation ('icmp3', core.cpp:36) [147]  (2.47 ns)
	'and' operation ('or_cond', core.cpp:36) [148]  (0.978 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('lineBuff_val_1_load', D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24) on array 'lineBuff.val[1]', core.cpp:9 [78]  (3.25 ns)
	'store' operation (D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24) of variable 'lineBuff_val_1_load', D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24 on array 'lineBuff.val[0]', core.cpp:9 [80]  (3.25 ns)

 <State 4>: 5.81ns
The critical path consists of the following:
	'add' operation ('pixConvolved', core.cpp:29) [92]  (2.55 ns)
	'getelementptr' operation ('lineBuff_val_1_addr_2', D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29) [114]  (0 ns)
	'load' operation ('lineBuff_val_1_load_2', core.cpp:29) on array 'lineBuff.val[1]', core.cpp:9 [115]  (3.25 ns)

 <State 5>: 7.42ns
The critical path consists of the following:
	'load' operation ('lineBuff_val_1_load_2', core.cpp:29) on array 'lineBuff.val[1]', core.cpp:9 [115]  (3.25 ns)
	'mul' operation ('window.val[1][1]', core.cpp:30) [119]  (4.17 ns)

 <State 6>: 6.49ns
The critical path consists of the following:
	'load' operation ('kernel_load', core.cpp:30) on array 'kernel' [89]  (2.32 ns)
	'mul' operation ('window.val[0][0]', core.cpp:30) [91]  (4.17 ns)

 <State 7>: 8.7ns
The critical path consists of the following:
	'load' operation ('kernel_load_1', core.cpp:30) on array 'kernel' [97]  (2.32 ns)
	'mul' operation ('window.val[0][1]', core.cpp:30) [99]  (3.36 ns)
	'add' operation ('tmp1', core.cpp:79->core.cpp:37) [152]  (3.02 ns)

 <State 8>: 8.7ns
The critical path consists of the following:
	'load' operation ('kernel_load_2', core.cpp:30) on array 'kernel' [105]  (2.32 ns)
	'mul' operation ('window.val[0][2]', core.cpp:30) [107]  (3.36 ns)
	'add' operation ('tmp2', core.cpp:79->core.cpp:37) [153]  (3.02 ns)

 <State 9>: 8.7ns
The critical path consists of the following:
	'load' operation ('kernel_load_3', core.cpp:30) on array 'kernel' [111]  (2.32 ns)
	'mul' operation ('window.val[1][0]', core.cpp:30) [113]  (3.36 ns)
	'add' operation ('tmp3', core.cpp:79->core.cpp:37) [154]  (3.02 ns)

 <State 10>: 8.7ns
The critical path consists of the following:
	'load' operation ('kernel_load_5', core.cpp:30) on array 'kernel' [123]  (2.32 ns)
	'mul' operation ('window.val[1][2]', core.cpp:30) [125]  (3.36 ns)
	'add' operation ('tmp9', core.cpp:79->core.cpp:37) [150]  (3.02 ns)

 <State 11>: 8.7ns
The critical path consists of the following:
	'load' operation ('kernel_load_6', core.cpp:30) on array 'kernel' [129]  (2.32 ns)
	'mul' operation ('window.val[2][0]', core.cpp:30) [131]  (3.36 ns)
	'add' operation ('tmp8', core.cpp:79->core.cpp:37) [149]  (3.02 ns)

 <State 12>: 8.06ns
The critical path consists of the following:
	'add' operation ('tmp7', core.cpp:79->core.cpp:37) [151]  (2.08 ns)
	'add' operation ('accumulator_2_2_2_i', core.cpp:79->core.cpp:37) [156]  (3.9 ns)
	'sub' operation ('p_neg', core.cpp:37) [159]  (2.08 ns)

 <State 13>: 3.81ns
The critical path consists of the following:
	'sub' operation ('tmp_1', core.cpp:37) [164]  (1.81 ns)
	'select' operation ('valOutput', core.cpp:37) [166]  (0.754 ns)
	'select' operation ('phitmp1', core.cpp:40) [169]  (0 ns)
	'select' operation ('dataOutSideChannel.data.V', core.cpp:52) [171]  (1.25 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('countWait') with incoming values : ('countWait', core.cpp:63) [190]  (1.77 ns)

 <State 16>: 1.92ns
The critical path consists of the following:
	'phi' operation ('countWait') with incoming values : ('countWait', core.cpp:63) [190]  (0 ns)
	'add' operation ('countWait', core.cpp:63) [193]  (1.92 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
