// Seed: 3455565675
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2
    , id_7,
    output wor id_3,
    output uwire id_4
    , id_8,
    output wor id_5
);
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1,
    input  tri1 id_2,
    input  tri  id_3,
    input  tri  id_4,
    output wire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_0,
      id_5,
      id_0
  );
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output wor id_4,
    input wor id_5,
    input wor id_6,
    output supply0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wire id_12,
    input supply1 id_13,
    output supply1 id_14
    , id_17,
    output supply0 id_15
);
  assign id_4 = 1 == id_13;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_4,
      id_15,
      id_4
  );
  assign modCall_1.type_0 = 0;
  assign id_17 = 'd0;
  tri1 id_18 = 1'b0;
  assign id_17 = 1;
  always @(id_17 / $display(id_8
  ), posedge id_5)
  begin : LABEL_0
    id_17 <= 1;
  end
endmodule
