{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 19:20:41 2018 " "Info: Processing started: Thu Oct 25 19:20:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN5\[2\] OUT\[2\] 10.809 ns Longest " "Info: Longest tpd from source pin \"IN5\[2\]\" to destination pin \"OUT\[2\]\" is 10.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns IN5\[2\] 1 PIN PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R22; Fanout = 1; PIN Node = 'IN5\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5[2] } "NODE_NAME" } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 8 560 576 176 "IN5\[3..0\]" "" } { 288 568 1064 304 "IN5\[0\]" "" } { 536 568 1064 552 "IN5\[1\]" "" } { 784 568 1064 800 "IN5\[2\]" "" } { 1032 568 1064 1048 "IN5\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.941 ns) + CELL(0.225 ns) 5.996 ns MUX8x1:inst3\|inst3~1 2 COMB LCCOMB_X22_Y26_N10 1 " "Info: 2: + IC(4.941 ns) + CELL(0.225 ns) = 5.996 ns; Loc. = LCCOMB_X22_Y26_N10; Fanout = 1; COMB Node = 'MUX8x1:inst3\|inst3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { IN5[2] MUX8x1:inst3|inst3~1 } "NODE_NAME" } } { "MUX/MUX8x1.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1.bdf" { { 304 1048 1112 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 6.460 ns MUX8x1:inst3\|inst3~4 3 COMB LCCOMB_X22_Y26_N2 1 " "Info: 3: + IC(0.236 ns) + CELL(0.228 ns) = 6.460 ns; Loc. = LCCOMB_X22_Y26_N2; Fanout = 1; COMB Node = 'MUX8x1:inst3\|inst3~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { MUX8x1:inst3|inst3~1 MUX8x1:inst3|inst3~4 } "NODE_NAME" } } { "MUX/MUX8x1.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1.bdf" { { 304 1048 1112 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(1.998 ns) 10.809 ns OUT\[2\] 4 PIN PIN_Y11 0 " "Info: 4: + IC(2.351 ns) + CELL(1.998 ns) = 10.809 ns; Loc. = PIN_Y11; Fanout = 0; PIN Node = 'OUT\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.349 ns" { MUX8x1:inst3|inst3~4 OUT[2] } "NODE_NAME" } } { "MUX/MUX8x1Vector.bdf" "" { Schematic "E:/UFPE/Sistemas Digitais - IF675/projeto1SD/MUX/MUX8x1Vector.bdf" { { 24 1584 1600 200 "OUT\[3..0\]" "" } { 952 1192 1592 968 "OUT\[3\]" "" } { 704 1192 1592 720 "OUT\[2\]" "" } { 456 1192 1592 472 "OUT\[1\]" "" } { 208 1192 1592 224 "OUT\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.281 ns ( 30.35 % ) " "Info: Total cell delay = 3.281 ns ( 30.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.528 ns ( 69.65 % ) " "Info: Total interconnect delay = 7.528 ns ( 69.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.809 ns" { IN5[2] MUX8x1:inst3|inst3~1 MUX8x1:inst3|inst3~4 OUT[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.809 ns" { IN5[2] {} IN5[2]~combout {} MUX8x1:inst3|inst3~1 {} MUX8x1:inst3|inst3~4 {} OUT[2] {} } { 0.000ns 0.000ns 4.941ns 0.236ns 2.351ns } { 0.000ns 0.830ns 0.225ns 0.228ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 19:20:42 2018 " "Info: Processing ended: Thu Oct 25 19:20:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
