

## ğŸ”§ Modules in `src/`

### ğŸ§  Core Components
- `MIPS_processor.v`  
- `MIPS_processor_with_debouncer.v`  

### ğŸ–© ALU & Arithmetic
- `ALU.v`  
- `ALU_control.v`  
- `Arithmetic_unit.v`  
- `FA.v`  
- `adder.v`  
- `add_4.v`  
- `RCA.v`  

### ğŸ§® Logic Units
- `Logic_unit.v`  
- `Shift_lui_unit.v`  
- `shift_left_2_26_28.v`  
- `shift_left_2_32_32.v`  

### ğŸ” Multiplexers
- `MUX.v`  
- `MUX_4_1.v`  

### ğŸ’¾ Memory & Registers
- `Instruction_memory.v`  
- `Data_memory.v`  
- `Registers.v`  

### ğŸ§­ Control Units
- `Control.v`  
- `ALU_control.v`  
- `Branch_control.v`  
- `extend_unit.v`  
- `concatenation_unit.v`  

### ğŸ•¹ï¸ Utility
- `PC.v`  
- `debouncer.v`  

---

## ğŸ§ª Testbenches in `tb/`

Each module is tested with a corresponding testbench to verify functionality.

- `MIPS_processor_tb.v`  
- `MIPS_processor_with_debouncer_tb.v`  
- `ALU_tb.v`  
- `ALU_control_tb.v`  
- `Arithmetic_unit_tb.v`  
- `add_4_tb.v`  
- `adder_tb.v`  
- `Branch_control_tb.v`  
- `Control_tb.v`  
- `Data_memory_tb.v`  
- `extend_unit_tb.v`  
- `Instruction_memory_tb.v`  
- `Logic_unit_tb.v`  
- `MUX_4_1_tb.v`  
- `PC_tb.v`  
- `Registers_tb.v`  
- `shift_left_2_26_28_tb.v`  
- `shift_left_2_32_32_tb.v`  
- `Shift_lui_unit_tb.v`  

---

## ğŸš€ Features

- Implements a simplified **single-cycle MIPS** architecture.
- Modular design for ease of understanding and reusability.
- Instruction support includes arithmetic, logical, branching, shifting, memory access.
- Fully testable using simulation environments.

---

## â–¶ï¸ Simulation using ModelSim
Create a new ModelSim project

Add all files from src/ and tb/

Set your testbench (e.g. MIPS_processor_tb.v) as the top module

Compile and run the simulation

## ğŸ§  Supported MIPS Instructions
This Verilog-based MIPS processor supports a wide variety of instructions from the MIPS instruction set architecture, including R-type, I-type, J-type, and a few custom/extended instructions.

### ğŸŸ© R-Type Instructions
R-type instructions use three registers (rs, rt, rd) and are identified by an opcode of 0. The operation is specified by the funct field. Supported R-type instructions:

add â€“ Add (funct = 32)

sub â€“ Subtract (funct = 34)

and â€“ Bitwise AND (funct = 36)

or â€“ Bitwise OR (funct = 37)

xor â€“ Bitwise XOR (funct = 38)

nor â€“ Bitwise NOR (funct = 39)

slt â€“ Set on Less Than (funct = 42)

sll â€“ Logical Shift Left (funct = 0)

srl â€“ Logical Shift Right (funct = 2)

sra â€“ Arithmetic Shift Right (funct = 3)

jr â€“ Jump Register (funct = 8)

lwr â€“ Load Word Right (funct = 20) (custom)

sbit â€“ Store Bit (custom)

### ğŸŸ¨ I-Type Instructions
I-type instructions use two registers and a 16-bit immediate value. These are used for arithmetic with immediates, memory access, and branches. Supported I-type instructions:

addi â€“ Add Immediate (opcode = 8)

andi â€“ AND Immediate (opcode = 12)

ori â€“ OR Immediate (opcode = 13)

xori â€“ XOR Immediate (opcode = 14)

slti â€“ Set on Less Than Immediate (opcode = 10)

subi â€“ Subtract Immediate (opcode = 51) (custom)

beq â€“ Branch if Equal (opcode = 4)

bne â€“ Branch if Not Equal (opcode = 5)

lw â€“ Load Word (opcode = 35)

lui â€“ Load Upper Immediate (opcode = 15)

sw â€“ Store Word (opcode = 43)

#lb â€“ Load Byte (opcode = 32)

#lh â€“ Load Halfword (opcode = 33)

#sb â€“ Store Byte (opcode = 40)

#sh â€“ Store Halfword (opcode = 41)

### ğŸŸ¦ J-Type Instructions
J-type instructions handle unconditional jumps and linking. These use a 26-bit target address field.

j â€“ Jump (opcode = 2)

jal â€“ Jump and Link (opcode = 3)

jalr â€“ Jump and Link Register (opcode = 53)

jm â€“ Custom Jump (opcode = 54)

jalm â€“ Custom Jump (opcode = 52)

### ğŸŸª Custom and Extended Instructions
The design also includes custom or extended instructions beyond the standard MIPS ISA:

lbit â€“ Load Bit (opcode = 49)

sbit â€“ Store Bit (opcode = 50)

jalm â€“ Custom Jump (opcode = 52)

subi â€“ Subtract Immediate (opcode = 51)

jm â€“ Custom Jump (opcode = 54)

jalr â€“ Jump and Link Register (opcode = 53)

lwr â€“ Load Word Right (funct = 20) (custom)

## âš™ï¸ Tools Used
Verilog HDL

ModelSim,vivado,Quartus



## âœï¸ Author
George Jan

## ğŸ“ Folder Structure
```
my-verilog-MIPS/
â”‚
â”œâ”€â”€ src/                      # Verilog source files
â”‚   â”œâ”€â”€ add_4.v
â”‚   â”œâ”€â”€ adder.v
â”‚   â”œâ”€â”€ ALU.v
â”‚   â”œâ”€â”€ ALU_control.v
â”‚   â”œâ”€â”€ Arithmetic_unit.v
â”‚   â”œâ”€â”€ Branch_control.v
â”‚   â”œâ”€â”€ concatenation_unit.v
â”‚   â”œâ”€â”€ Control.v
â”‚   â”œâ”€â”€ Data_memory.v
â”‚   â”œâ”€â”€ debouncer.v
â”‚   â”œâ”€â”€ extend_unit.v
â”‚   â”œâ”€â”€ FA.v
â”‚   â”œâ”€â”€ Instruction_memory.v
â”‚   â”œâ”€â”€ Logic_unit.v
â”‚   â”œâ”€â”€ MIPS_processor.v
â”‚   â”œâ”€â”€ MIPS_processor_with_debouncer.v
â”‚   â”œâ”€â”€ MUX.v
â”‚   â”œâ”€â”€ MUX_4_1.v
â”‚   â”œâ”€â”€ PC.v
â”‚   â”œâ”€â”€ RCA.v
â”‚   â”œâ”€â”€ Registers.v
â”‚   â”œâ”€â”€ shift_left_2_26_28.v
â”‚   â”œâ”€â”€ shift_left_2_32_32.v
â”‚   â””â”€â”€ Shift_lui_unit.v
â”‚
â”œâ”€â”€ tb/                       # Testbenches
â”‚   â”œâ”€â”€ add_4_tb.v
â”‚   â”œâ”€â”€ adder_tb.v
â”‚   â”œâ”€â”€ ALU_tb.v
â”‚   â”œâ”€â”€ ALU_control_tb.v
â”‚   â”œâ”€â”€ Arithmetic_unit_tb.v
â”‚   â”œâ”€â”€ Branch_control_tb.v
â”‚   â”œâ”€â”€ Control_tb.v
â”‚   â”œâ”€â”€ Data_memory_tb.v
â”‚   â”œâ”€â”€ extend_unit_tb.v
â”‚   â”œâ”€â”€ Instruction_memory_tb.v
â”‚   â”œâ”€â”€ Logic_unit_tb.v
â”‚   â”œâ”€â”€ MIPS_processor_tb.v
â”‚   â”œâ”€â”€ MIPS_processor_with_debouncer_tb.v
â”‚   â”œâ”€â”€ MUX_4_1_tb.v
â”‚   â”œâ”€â”€ PC_tb.v
â”‚   â”œâ”€â”€ Registers_tb.v
â”‚   â”œâ”€â”€ shift_left_2_26_28_tb.v
â”‚   â”œâ”€â”€ shift_left_2_32_32_tb.v
â”‚   â””â”€â”€ Shift_lui_unit_tb.v
â”‚
â”œâ”€â”€ report/                   # Project documentation
â”‚   â””â”€â”€ MIPS_Project.pdf
â”‚
â””â”€â”€ README.md

```
