(define_conditions [
  (-1 "TARGET_LONG_DOUBLE_128")
  (-1 "(!TARGET_POWERPC64 && TARGET_DIRECT_MOVE) && ( reload_completed)")
  (-1 "!WORDS_BIG_ENDIAN && TARGET_POWERPC64")
  (-1 "(FLOAT128_IBM_P (IFmode) && TARGET_XL_COMPAT && TARGET_HARD_FLOAT
   && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (IFmode))")
  (-1 "TARGET_ALTIVEC && GET_MODE (operands[0]) == Pmode")
  (-1 "TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND)")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT 
   && TARGET_LONG_DOUBLE_128 && FLOAT128_IBM_P (IFmode)) && (FLOAT128_IBM_P (IFmode))")
  (-1 "VECTOR_MEM_VSX_P (V2DImode) && !BYTES_BIG_ENDIAN")
  (-1 "(!HONOR_SIGNED_ZEROS (DFmode)) && ((TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT)
       || VECTOR_UNIT_VSX_P (DFmode))")
  (-1 "(TARGET_LONG_DOUBLE_128 && TARGET_VSX && FLOAT128_IBM_P (IFmode)) && (FLOAT128_IBM_P (IFmode))")
  (-1 "(rs6000_is_valid_shift_mask (operands[3], operands[4], DImode)) && (TARGET_POWERPC64)")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V1DImode == DFmode || V1DImode == TFmode))
	|| (TARGET_SPE && V1DImode != DFmode && V1DImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT)")
  (-1 "!BYTES_BIG_ENDIAN && TARGET_VSX && !TARGET_P9_VECTOR")
  (0 "(WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (TFmode == DFmode || TFmode == TFmode))
	|| (TARGET_SPE && TFmode != DFmode && TFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (-1 "(TARGET_P9_FUSION) && ((TARGET_POWERPC64) && (TARGET_64BIT))")
  (-1 "VECTOR_MEM_ALTIVEC_P (V8HImode)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V16QImode)")
  (-1 "TARGET_P9_MISC && TARGET_64BIT")
  (-1 "((HAVE_AS_TLS && DEFAULT_ABI == ABI_V4) && (TARGET_64BIT)) && ( TARGET_TLS_MARKERS)")
  (-1 "VECTOR_MEM_VSX_P (V2DFmode) && TARGET_POWERPC64 && TARGET_DIRECT_MOVE")
  (-1 "(TARGET_HTM) && (TARGET_POWERPC64)")
  (-1 "VECTOR_MEM_ALTIVEC_P (V2DImode)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V2DFmode)
   && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "(TARGET_P8_FUSION
   && fusion_gpr_load_p (operands[0], operands[1], operands[2],
			 operands[3])) && (((TARGET_32BIT) && (TARGET_POWERPC64)) && (TARGET_POWERPC64))")
  (-1 "(TARGET_HARD_FLOAT && (TARGET_FPRS || TARGET_E500_DOUBLE)
   && TARGET_LONG_DOUBLE_128) && (TARGET_LONG_DOUBLE_128)")
  (-1 "(gpc_reg_operand (operands[0], DDmode)
   || gpc_reg_operand (operands[1], SDmode))
   && TARGET_HARD_FLOAT && TARGET_FPRS")
  (-1 "TARGET_64BIT")
  (-1 "VECTOR_MEM_VSX_P (V4SImode) && !BYTES_BIG_ENDIAN")
  (0 "WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V2SFmode == DFmode || V2SFmode == TFmode))
	|| (TARGET_SPE && V2SFmode != DFmode && V2SFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "(rs6000_gen_cell_microcode) && (TARGET_POWERPC64)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V4SImode)
   && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX && !reload_completed && !TARGET_P9_VECTOR) && (TARGET_VSX_TIMODE)")
  (-1 "gpc_reg_operand (operands[0], QImode)
   || gpc_reg_operand (operands[1], QImode)")
  (-1 "((TARGET_POWERPC64 && TARGET_DIRECT_MOVE) && (FLOAT128_VECTOR_P (TFmode))) && ( reload_completed)")
  (-1 "TARGET_DF_INSN")
  (-1 "((TARGET_ALTIVEC && (reload_in_progress || reload_completed)) && (TARGET_64BIT)) && ( reload_completed)")
  (-1 "VECTOR_UNIT_P8_VECTOR_P (V2DImode)")
  (-1 "((TARGET_SOFT_FLOAT || !TARGET_FPRS)
   && (gpc_reg_operand (operands[0], TFmode)
       || gpc_reg_operand (operands[1], TFmode))) && (TARGET_LONG_DOUBLE_128)")
  (-1 "TARGET_DFP")
  (0 "TARGET_HARD_FLOAT && TARGET_E500_DOUBLE
   && !(flag_finite_math_only && !flag_trapping_math)")
  (-1 "(DEFAULT_ABI == ABI_ELFv2) && (TARGET_64BIT)")
  (-1 "((DImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && !logical_const_operand (operands[2], DImode)
   && rs6000_is_valid_and_mask (operands[2], DImode)) && (TARGET_POWERPC64)")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V2DFmode)")
  (-1 "(TARGET_P8_VECTOR && reload_completed
   && int_reg_operand (operands[0], V2DFmode)) && (TARGET_ALTIVEC)")
  (-1 "gpc_reg_operand (operands[0], HImode)
   || gpc_reg_operand (operands[1], HImode)")
  (-1 "(SImode == Pmode) && ( reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode))")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && !TARGET_POWERPC64
   && (FLOAT128_2REG_P (TDmode)
       || int_reg_operand_not_pseudo (operands[0], TDmode)
       || int_reg_operand_not_pseudo (operands[1], TDmode))
   && (gpc_reg_operand (operands[0], TDmode)
       || gpc_reg_operand (operands[1], TDmode))) && (TARGET_HARD_FLOAT && TARGET_FPRS)")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_POWERPC64
   && FLOAT128_2REG_P (TFmode)
   && (TFmode != TDmode || WORDS_BIG_ENDIAN)
   && (gpc_reg_operand (operands[0], TFmode)
       || gpc_reg_operand (operands[1], TFmode))) && (FLOAT128_2REG_P (TFmode))")
  (-1 "TARGET_FLOAT128_HW")
  (1 "FLOAT128_IBM_P (IFmode)")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "! TARGET_FCFIDU && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && !(TARGET_FCFID && TARGET_POWERPC64)")
  (-1 "((TARGET_FLOAT128_HW && FLOAT128_IEEE_P (TFmode)) && (FLOAT128_IEEE_P (TFmode))) && ( 1)")
  (-1 "TARGET_FLOAT128_HW && FLOAT128_IEEE_P (KFmode)")
  (-1 "(reload_completed && ! gpc_reg_operand (operands[0], SImode)) && (TARGET_64BIT)")
  (-1 "VECTOR_MEM_VSX_P (V2DFmode) && !BYTES_BIG_ENDIAN")
  (-1 "DEFAULT_ABI == ABI_DARWIN && TARGET_64BIT")
  (-1 "(V16QImode == TImode || V16QImode == PTImode || TARGET_P8_VECTOR) && (TARGET_ALTIVEC)")
  (-1 "(TARGET_ALTIVEC) && (TARGET_32BIT)")
  (-1 "((DEFAULT_ABI == ABI_V4
    && TARGET_SECURE_PLT && flag_pic && !SYMBOL_REF_LOCAL_P (operands[1])
    && (INTVAL (operands[3]) & CALL_LONG) == 0)) && (TARGET_64BIT)")
  (-1 "TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V8HImode)
   && (register_operand (operands[0], V8HImode) 
       || register_operand (operands[1], V8HImode))")
  (-1 "TARGET_POPCNTB")
  (-1 "(INTVAL (operands[3]) & CALL_LONG) == 0")
  (-1 "(logical_const_operand (GEN_INT (UINTVAL (operands[2])
				   << INTVAL (operands[4])),
			  DImode)
   && (DImode == Pmode
       || (UINTVAL (operands[2]) << INTVAL (operands[4])) <= 0x7fffffff)
   && rs6000_gen_cell_microcode) && (TARGET_POWERPC64)")
  (-1 "!TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V2DFmode)
   && (register_operand (operands[0], V2DFmode) 
       || register_operand (operands[1], V2DFmode))")
  (-1 "((TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND))
   && reload_completed && int_reg_operand (operands[0], V16QImode)) && (TARGET_ALTIVEC)")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V2SFmode == DFmode || V2SFmode == TFmode))
       || (TARGET_SPE && V2SFmode != DFmode && V2SFmode != TFmode))
   && TARGET_ELF && !TARGET_64BIT")
  (-1 "(TARGET_LONG_DOUBLE_128 && TARGET_VSX && FLOAT128_IBM_P (TFmode)) && (FLOAT128_IBM_P (TFmode))")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V8HImode) && can_create_pseudo_p ()")
  (-1 "SImode == Pmode && rs6000_gen_cell_microcode")
  (-1 "TARGET_64BIT && (INTVAL (operands[2]) & CALL_LONG) == 0")
  (-1 "(HAVE_AS_TLS && TARGET_TLS_MARKERS
   && (DEFAULT_ABI == ABI_AIX || DEFAULT_ABI == ABI_ELFv2)) && (TARGET_64BIT)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (KFmode)")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V4SImode)")
  (-1 "TARGET_VSX_TIMODE")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT
   && TARGET_DOUBLE_FLOAT && TARGET_FCFIDUS) && ( reload_completed)")
  (-1 "TARGET_SYNC_TI
   && !reg_mentioned_p (operands[0], operands[1])")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT
   && TARGET_DOUBLE_FLOAT && TARGET_FCFIDS")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && TARGET_FCFID && TARGET_LFIWAX && TARGET_STFIWX && TARGET_FCFID
   && !TARGET_DIRECT_MOVE && can_create_pseudo_p ()")
  (-1 "(TARGET_POWERPC64 && VECTOR_MEM_NONE_P (TImode)
   && (gpc_reg_operand (operands[0], TImode)
       || gpc_reg_operand (operands[1], TImode)))")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LFIWZX
   && TARGET_FCFID")
  (-1 "((TARGET_XL_COMPAT && FLOAT128_IBM_P (TFmode)
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && ((FLOAT128_IBM_P (TFmode)) && (TARGET_POWERPC64))) && ( reload_completed)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V1TImode) && can_create_pseudo_p ()")
  (-1 "(TARGET_POWERPC64 && TARGET_DIRECT_MOVE) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "TARGET_POPCNTD")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SImode) && can_create_pseudo_p ()")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_FCTIWUZ")
  (-1 "(gpc_reg_operand (operands[0], SDmode)
   || gpc_reg_operand (operands[1], SDmode))
   && (TARGET_SOFT_FLOAT || !TARGET_FPRS)")
  (-1 "VECTOR_MEM_VSX_P (V2DImode) && TARGET_ALLOW_MOVMISALIGN")
  (-1 "(reload_completed && int_reg_operand (operands[0], V16QImode)) && (TARGET_ALTIVEC)")
  (-1 "((DEFAULT_ABI == ABI_DARWIN
   || (DEFAULT_ABI == ABI_V4
       && (INTVAL (operands[3]) & CALL_LONG) == 0))) && (TARGET_32BIT)")
  (-1 "TARGET_STRING && XVECLEN (operands[0], 0) == 8")
  (-1 "GET_CODE (operands[0]) == REG
   && CR_REGNO_P (REGNO (operands[0]))
   && GET_CODE (operands[2]) == CONST_INT
   && INTVAL (operands[2]) == 1 << (75 - REGNO (operands[0]))")
  (-1 "(DEFAULT_ABI == ABI_DARWIN) && flag_pic")
  (-1 "!TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V2DImode)
   && (register_operand (operands[0], V2DImode) 
       || register_operand (operands[1], V2DImode))")
  (-1 "(TARGET_HARD_FLOAT
   && (TARGET_FPRS || TARGET_E500_DOUBLE) && TARGET_LONG_DOUBLE_128) && (TARGET_LONG_DOUBLE_128)")
  (-1 "VECTOR_MEM_ALTIVEC_P (V1TImode)")
  (-1 "(TARGET_HARD_FLOAT
   && (TARGET_FPRS || TARGET_E500_DOUBLE)
   && (!FLOAT128_IEEE_P (KFmode)
       || (TARGET_POWERPC64 && TARGET_DIRECT_MOVE))) && (TARGET_FLOAT128)")
  (-1 "(TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND))
   && reload_completed && int_reg_operand (operands[0], TImode)")
  (0 "(!VECTOR_UNIT_ALTIVEC_P (V2SFmode)) && (TARGET_PAIRED_FLOAT)")
  (-1 "(SImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && !rs6000_is_valid_and_mask (operands[2], SImode)")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && !TARGET_POWERPC64
   && (FLOAT128_2REG_P (IFmode)
       || int_reg_operand_not_pseudo (operands[0], IFmode)
       || int_reg_operand_not_pseudo (operands[1], IFmode))
   && (gpc_reg_operand (operands[0], IFmode)
       || gpc_reg_operand (operands[1], IFmode))) && (FLOAT128_2REG_P (IFmode))")
  (-1 "(HAVE_AS_TLS) && (! TARGET_64BIT)")
  (0 "!WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V2SImode == DFmode || V2SImode == TFmode))
       || (TARGET_SPE && V2SImode != DFmode && V2SImode != TFmode))")
  (-1 "VECTOR_MEM_ALTIVEC_P (V16QImode)
   && (register_operand (operands[0], V16QImode) 
       || register_operand (operands[1], V16QImode))")
  (-1 "reload_completed")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V4HImode == DFmode || V4HImode == TFmode))
	|| (TARGET_SPE && V4HImode != DFmode && V4HImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT)")
  (-1 "(reload_completed && ! gpc_reg_operand (operands[0], SImode)) && (TARGET_32BIT)")
  (-1 "(reload_completed && int_reg_operand (operands[0], V8HImode)) && (TARGET_ALTIVEC)")
  (-1 "(DEFAULT_ABI == ABI_AIX) && (TARGET_32BIT)")
  (-1 "(SImode == Pmode && rs6000_gen_cell_microcode) && ( reload_completed && cc_reg_not_cr0_operand (operands[2], CCmode))")
  (-1 "(FLOAT128_IBM_P (TFmode) && !TARGET_XL_COMPAT
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (TFmode))")
  (-1 "(TARGET_SOFT_FLOAT || !TARGET_FPRS) && TARGET_UPDATE
   && (!avoiding_indexed_address_p (SImode)
       || !gpc_reg_operand (operands[2], SImode))")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && (DFmode != SFmode || TARGET_SINGLE_FLOAT)
   && TARGET_STFIWX && can_create_pseudo_p ()")
  (-1 "(!TARGET_VSX && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && TARGET_LONG_DOUBLE_128 && FLOAT128_IBM_P (IFmode)) && (FLOAT128_IBM_P (IFmode))")
  (-1 "(reload_completed && int_reg_operand (operands[0], V4SFmode)) && (TARGET_ALTIVEC)")
  (-1 "((DImode == Pmode && rs6000_gen_cell_microcode) && (TARGET_POWERPC64)) && ( reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode))")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V2DFmode) && !TARGET_P9_VECTOR")
  (0 "(DImode == SImode &&
   GET_MODE_PRECISION (DImode)
   == INTVAL (operands[2]) + exact_log2 (-UINTVAL (operands[4]))) && (TARGET_POWERPC64)")
  (0 "(WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V1DImode == DFmode || V1DImode == TFmode))
	|| (TARGET_SPE && V1DImode != DFmode && V1DImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (0 "(TARGET_XCOFF && TARGET_CMODEL != CMODEL_SMALL) && (TARGET_64BIT)")
  (-1 "!TARGET_P8_VECTOR")
  (-1 "((DEFAULT_ABI == ABI_DARWIN
    || DEFAULT_ABI == ABI_V4)
   && (INTVAL (operands[3]) & CALL_LONG) == 0) && (TARGET_32BIT)")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V2SImode == DFmode || V2SImode == TFmode))
       || (TARGET_SPE && V2SImode != DFmode && V2SImode != TFmode))
   && TARGET_ELF && !TARGET_64BIT")
  (-1 "(HAVE_AS_TLS && TARGET_TLS_MARKERS) && (! TARGET_64BIT)")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V2DImode) && !TARGET_P9_VECTOR")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX && reload_completed && !TARGET_P9_VECTOR) && (TARGET_VSX_TIMODE)")
  (-1 "((DEFAULT_ABI == ABI_DARWIN
   || (DEFAULT_ABI == ABI_V4
       && (INTVAL (operands[2]) & CALL_LONG) == 0))) && (TARGET_32BIT)")
  (-1 "TARGET_ELF && ! TARGET_64BIT")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_POWERPC64 && !WORDS_BIG_ENDIAN
   && (gpc_reg_operand (operands[0], TDmode)
       || gpc_reg_operand (operands[1], TDmode))")
  (-1 "(((DImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && !logical_const_operand (operands[2], DImode)
   && rs6000_is_valid_and_mask (operands[2], DImode)) && (TARGET_POWERPC64)) && ( reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode))")
  (-1 "(((!TARGET_POWERPC64 || !TARGET_DIRECT_MOVE) && FLOAT128_2REG_P (IFmode)) && (TARGET_LONG_DOUBLE_128)) && ( reload_completed)")
  (-1 "(TARGET_VSX && TARGET_UPPER_REGS_DF && !TARGET_P9_DFORM_SCALAR
   && peep2_reg_dead_p (2, operands[1])) && (TARGET_64BIT)")
  (-1 "(TARGET_TOC) && (TARGET_32BIT)")
  (-1 "((SImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode) && ( reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode))")
  (-1 "! TARGET_POWERPC64 && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT 
   && (gpc_reg_operand (operands[0], DFmode)
       || gpc_reg_operand (operands[1], DFmode))")
  (-1 "(reload_completed
   && (int_reg_operand (operands[0], TFmode)
       || int_reg_operand (operands[1], TFmode))
   && (!TARGET_DIRECT_MOVE_128
       || (!vsx_register_operand (operands[0], TFmode)
           && !vsx_register_operand (operands[1], TFmode)))) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "((!TARGET_POWERPC64 || !TARGET_DIRECT_MOVE) && FLOAT128_2REG_P (IFmode)) && (TARGET_LONG_DOUBLE_128)")
  (-1 "TARGET_SF_FPR && !TARGET_SIMPLE_FPU
   && (TARGET_PPC_GPOPT || (SFmode == SFmode && TARGET_XILINX_FPU))")
  (-1 "rs6000_is_valid_and_mask (operands[2], SImode)")
  (-1 "peep2_reg_dead_p (3, operands[0])
   && peep2_reg_dead_p (4, operands[4])
   && REGNO (operands[0]) != REGNO (operands[5])")
  (1 "PTImode == TImode || PTImode == PTImode || TARGET_P8_VECTOR")
  (-1 "((TARGET_SOFT_FLOAT || !TARGET_FPRS)
   && (gpc_reg_operand (operands[0], TDmode)
       || gpc_reg_operand (operands[1], TDmode))) && (TARGET_HARD_FLOAT && TARGET_FPRS)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT
   && ((TARGET_PPC_GFXOPT
        && !HONOR_NANS (SFmode)
        && !HONOR_SIGNED_ZEROS (SFmode))
       || TARGET_CMPB
       || VECTOR_UNIT_VSX_P (SFmode))")
  (-1 "(FLOAT128_2REG_P (IFmode)) && (TARGET_LONG_DOUBLE_128)")
  (-1 "TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V4SFmode)
   && (register_operand (operands[0], V4SFmode) 
       || register_operand (operands[1], V4SFmode))")
  (-1 "((TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND))
   && reload_completed && int_reg_operand (operands[0], V1TImode)) && (TARGET_ALTIVEC)")
  (-1 "!BYTES_BIG_ENDIAN && TARGET_VSX && TARGET_VSX_TIMODE && !TARGET_P9_VECTOR
   && (rtx_equal_p (operands[0], operands[2])
       || peep2_reg_dead_p (2, operands[0]))")
  (-1 "VECTOR_MEM_VSX_P (V16QImode) && !BYTES_BIG_ENDIAN && TARGET_P9_VECTOR")
  (-1 "((DImode == Pmode && rs6000_gen_cell_microcode) && (TARGET_POWERPC64)) && ( reload_completed && cc_reg_not_cr0_operand (operands[4], CCmode))")
  (-1 "TARGET_POWERPC64 && rs6000_gen_cell_microcode
   && !avoiding_indexed_address_p (DImode)")
  (-1 "(TARGET_P9_FUSION && peep2_reg_dead_p (2, operands[0])
   && fusion_p9_p (operands[0], operands[1], operands[2], operands[3])
   && !rtx_equal_p (operands[0], operands[3])) && (TARGET_32BIT)")
  (-1 "(TARGET_CTZ) && (TARGET_POWERPC64)")
  (-1 "TARGET_POWERPC64 && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && (gpc_reg_operand (operands[0], DFmode)
       || gpc_reg_operand (operands[1], DFmode))")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX) && (TARGET_VSX_TIMODE)")
  (-1 "TARGET_FLOAT128_HW && FLOAT128_IEEE_P (TFmode)")
  (-1 "(HAVE_AS_TLS && (DEFAULT_ABI == ABI_AIX || DEFAULT_ABI == ABI_ELFv2)) && (TARGET_64BIT)")
  (-1 "(INTVAL (operands[2]) < 0
   && INTVAL (operands[2]) + INTVAL (operands[3]) == -1) && (TARGET_64BIT)")
  (-1 "TARGET_CTZ")
  (0 "TARGET_PAIRED_FLOAT
   && (register_operand (operands[0], V2SFmode) 
       || register_operand (operands[1], V2SFmode))")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SFmode) && reload_completed")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (KFmode)")
  (-1 "(reload_completed
   && (int_reg_operand (operands[0], KFmode)
       || int_reg_operand (operands[1], KFmode))
   && (!TARGET_DIRECT_MOVE_128
       || (!vsx_register_operand (operands[0], KFmode)
           && !vsx_register_operand (operands[1], KFmode)))) && (FLOAT128_VECTOR_P (KFmode))")
  (0 "TARGET_HARD_FLOAT && TARGET_E500_DOUBLE")
  (-1 "(TARGET_ISEL64) && (TARGET_POWERPC64)")
  (-1 "(TARGET_P8_FUSION
   && fusion_gpr_load_p (operands[0], operands[1], operands[2],
			 operands[3])) && (((TARGET_64BIT) && (TARGET_POWERPC64)) && (TARGET_POWERPC64))")
  (-1 "(WORDS_BIG_ENDIAN && !(DImode == SImode && TARGET_POWERPC64)) && (TARGET_POWERPC64)")
  (-1 "TARGET_UPDATE
   && (!avoiding_indexed_address_p (SImode)
       || !gpc_reg_operand (operands[2], SImode)
       || (REG_P (operands[0])
	   && REGNO (operands[0]) == STACK_POINTER_REGNUM))")
  (-1 "(TARGET_HARD_FLOAT && (TARGET_FPRS || TARGET_E500_DOUBLE)
   && TARGET_LONG_DOUBLE_128) && (TARGET_FLOAT128)")
  (0 "WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V1DImode == DFmode || V1DImode == TFmode))
	|| (TARGET_SPE && V1DImode != DFmode && V1DImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "TARGET_HARD_FLOAT
   && ((TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_FCTIWUZ && TARGET_STFIWX)
       || TARGET_E500_DOUBLE)")
  (-1 "TARGET_P9_MINMAX")
  (-1 "INTVAL (operands[2]) == exact_log2 (UINTVAL (operands[4]) + 1)")
  (-1 "((!TARGET_POWERPC64 || !TARGET_DIRECT_MOVE) && FLOAT128_2REG_P (TDmode)) && (TARGET_HARD_FLOAT && TARGET_FPRS)")
  (-1 "(TARGET_ELF && HAVE_AS_TLS) && (! TARGET_64BIT)")
  (-1 "((HAVE_AS_TLS && (DEFAULT_ABI == ABI_AIX || DEFAULT_ABI == ABI_ELFv2)) && (TARGET_64BIT)) && ( TARGET_TLS_MARKERS)")
  (-1 "DEFAULT_ABI == ABI_DARWIN")
  (-1 "(TARGET_P9_VECTOR) && (TARGET_VSX_TIMODE)")
  (-1 "reload_completed && !TARGET_P8_VECTOR")
  (-1 "(TARGET_P8_VECTOR && reload_completed
   && int_reg_operand (operands[0], V4SImode)) && (TARGET_ALTIVEC)")
  (-1 "(((TARGET_SOFT_FLOAT || !TARGET_FPRS)
   && (gpc_reg_operand (operands[0], TFmode)
       || gpc_reg_operand (operands[1], TFmode))) && (TARGET_LONG_DOUBLE_128)) && ( reload_completed)")
  (0 "((HAVE_AS_TLS && TARGET_TLS_MARKERS) && (! TARGET_64BIT)) && ( TARGET_CMODEL != CMODEL_SMALL)")
  (-1 "(TARGET_P8_FUSION) && (TARGET_POWERPC64)")
  (-1 "(reload_completed) && (TARGET_32BIT)")
  (-1 "VECTOR_MEM_VSX_P (V4SFmode)")
  (-1 "WORDS_BIG_ENDIAN && !(SImode == SImode && TARGET_POWERPC64)")
  (-1 "(TARGET_MODULO
   && ! reg_mentioned_p (operands[0], operands[1])
   && ! reg_mentioned_p (operands[0], operands[2])
   && ! reg_mentioned_p (operands[3], operands[1])
   && ! reg_mentioned_p (operands[3], operands[2])) && (TARGET_POWERPC64)")
  (0 "!TARGET_FPRS && TARGET_HARD_FLOAT")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT
   && TARGET_DOUBLE_FLOAT && TARGET_FCFIDUS")
  (-1 "reload_completed && int_reg_operand (operands[0], TImode)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && TARGET_LFIWZX && TARGET_STFIWX && TARGET_FCFIDU && !TARGET_DIRECT_MOVE
   && can_create_pseudo_p ()")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V2DImode)
   && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V16QImode)")
  (-1 "(!TARGET_ISEL) && (TARGET_64BIT)")
  (-1 "TARGET_DF_FPR && TARGET_FPRND")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && FLOAT128_IBM_P (TFmode)) && (FLOAT128_IBM_P (TFmode))")
  (-1 "((TARGET_POWERPC64 && TARGET_DIRECT_MOVE && FLOAT128_2REG_P (IFmode)) && (TARGET_LONG_DOUBLE_128)) && ( reload_completed)")
  (0 "TARGET_LINK_STACK && TARGET_ELF && DEFAULT_ABI == ABI_V4 && flag_pic == 2")
  (-1 "(VECTOR_MEM_ALTIVEC_P (TFmode)) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "! TARGET_POWERPC64 
   && ((TARGET_FPRS && TARGET_SINGLE_FLOAT) 
       || TARGET_SOFT_FLOAT || TARGET_E500_SINGLE
       || (DDmode == DDmode && TARGET_E500_DOUBLE))
   && (gpc_reg_operand (operands[0], DDmode)
       || gpc_reg_operand (operands[1], DDmode))")
  (-1 "REGNO (operands[2]) != REGNO (operands[5])")
  (-1 "(TARGET_POWERPC64) && (TARGET_64BIT)")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V16QImode) && !TARGET_P9_VECTOR")
  (-1 "(V1TImode == TImode || V1TImode == PTImode || TARGET_P8_VECTOR) && (TARGET_ALTIVEC)")
  (-1 "TARGET_MULTIPLE")
  (-1 "(register_operand (operands[0], SFmode)
   || register_operand (operands[1], SFmode))
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT")
  (-1 "(TARGET_FLOAT128 && !TARGET_FLOAT128_HW && FLOAT128_IEEE_P (TFmode)) && (FLOAT128_IEEE_P (TFmode))")
  (-1 "direct_return ()")
  (-1 "(TARGET_P8_VECTOR && reload_completed
   && int_reg_operand (operands[0], V16QImode)) && (TARGET_ALTIVEC)")
  (-1 "(FLOAT128_IEEE_P (TFmode)
   || (FLOAT128_IBM_P (TFmode)
       && TARGET_HARD_FLOAT
       && (TARGET_FPRS || TARGET_E500_DOUBLE))) && (TARGET_LONG_DOUBLE_128)")
  (-1 "TARGET_SF_INSN && !TARGET_SIMPLE_FPU")
  (-1 "SImode == SImode &&
   GET_MODE_PRECISION (SImode)
   == INTVAL (operands[2]) + exact_log2 (-UINTVAL (operands[4]))")
  (-1 "(!VECTOR_UNIT_ALTIVEC_P (TFmode)) && (TARGET_FLOAT128_HW && FLOAT128_IEEE_P (TFmode))")
  (-1 "TARGET_POWERPC64 && (TARGET_SOFT_FLOAT || !TARGET_FPRS)
   && (gpc_reg_operand (operands[0], DDmode)
       || gpc_reg_operand (operands[1], DDmode))")
  (-1 "(TARGET_P9_VECTOR) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT && TARGET_FPRS
   && TARGET_FCFID")
  (-1 "VECTOR_MEM_ALTIVEC_P (V1TImode)
   && (register_operand (operands[0], V1TImode) 
       || register_operand (operands[1], V1TImode))")
  (-1 "(HAVE_AS_TLS && DEFAULT_ABI == ABI_V4) && (! TARGET_64BIT)")
  (0 "(WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V2SFmode == DFmode || V2SFmode == TFmode))
	|| (TARGET_SPE && V2SFmode != DFmode && V2SFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (0 "TARGET_SPE
   && (gpc_reg_operand (operands[0], V2SImode)
       || gpc_reg_operand (operands[1], V2SImode))")
  (-1 "TARGET_P9_VECTOR")
  (-1 "((DEFAULT_ABI == ABI_DARWIN
    || DEFAULT_ABI == ABI_V4)
   && (INTVAL (operands[2]) & CALL_LONG) == 0) && (TARGET_32BIT)")
  (-1 "reload_completed
   && (int_reg_operand (operands[0], V2DImode)
       || int_reg_operand (operands[1], V2DImode))
   && (!TARGET_DIRECT_MOVE_128
       || (!vsx_register_operand (operands[0], V2DImode)
           && !vsx_register_operand (operands[1], V2DImode)))")
  (-1 "((TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND))
   && reload_completed && int_reg_operand (operands[0], V4SImode)) && (TARGET_ALTIVEC)")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX && !reload_completed && !TARGET_P9_VECTOR) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V2DImode) && can_create_pseudo_p ()")
  (-1 "VECTOR_MEM_ALTIVEC_P (V2DFmode)
   && (register_operand (operands[0], V2DFmode) 
       || register_operand (operands[1], V2DFmode))")
  (-1 "(((!TARGET_POWERPC64 || !TARGET_DIRECT_MOVE) && FLOAT128_2REG_P (TDmode)) && (TARGET_HARD_FLOAT && TARGET_FPRS)) && ( reload_completed)")
  (-1 "!TARGET_LINK_STACK && TARGET_ELF && DEFAULT_ABI == ABI_V4
   && (flag_pic == 2 || (flag_pic && TARGET_SECURE_PLT))")
  (-1 "can_create_pseudo_p ()
   && INTVAL (operands[3]) + INTVAL (operands[4])
      >= GET_MODE_PRECISION (SImode)")
  (0 "TARGET_LINK_STACK && TARGET_ELF && DEFAULT_ABI == ABI_V4
   && (flag_pic == 2 || (flag_pic && TARGET_SECURE_PLT))")
  (-1 "TARGET_HARD_FLOAT && ((TARGET_FPRS && TARGET_SINGLE_FLOAT) || !TARGET_FPRS)")
  (-1 "((TARGET_POWERPC64 && TARGET_DIRECT_MOVE) && (FLOAT128_VECTOR_P (KFmode))) && ( reload_completed)")
  (-1 "((TARGET_SOFT_FLOAT || !TARGET_FPRS)
   && (gpc_reg_operand (operands[0], IFmode)
       || gpc_reg_operand (operands[1], IFmode))) && (TARGET_LONG_DOUBLE_128)")
  (-1 "(VECTOR_MEM_VSX_P (V2DImode)) && ( reload_completed
   && !vsx_register_operand (operands[1], DImode)
   && !(MEM_P (operands[1])
        && indexed_or_indirect_address (XEXP (operands[1], 0), Pmode))
   && !(TARGET_POWERPC64 && TARGET_P9_VECTOR
	&& base_reg_operand (operands[1], DImode)))")
  (-1 "VECTOR_UNIT_VSX_P (V2DFmode)")
  (-1 "!logical_const_operand (operands[2], SImode)
   && rs6000_is_valid_mask (operands[2], NULL, NULL, SImode)")
  (0 "(WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (DFmode == DFmode || DFmode == TFmode))
	|| (TARGET_SPE && DFmode != DFmode && DFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (-1 "TARGET_ELF && DEFAULT_ABI == ABI_V4
   && (flag_pic == 2 || (flag_pic && TARGET_SECURE_PLT))")
  (-1 "((DEFAULT_ABI == ABI_V4
    && TARGET_SECURE_PLT && flag_pic && !SYMBOL_REF_LOCAL_P (operands[1])
    && (INTVAL (operands[3]) & CALL_LONG) == 0)) && (TARGET_32BIT)")
  (-1 "(SImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX && reload_completed && !TARGET_P9_VECTOR) && (FLOAT128_VECTOR_P (TFmode))")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (DFmode == DFmode || DFmode == TFmode))
       || (TARGET_SPE && DFmode != DFmode && DFmode != TFmode))")
  (-1 "(!HONOR_SIGNED_ZEROS (DFmode) && !VECTOR_UNIT_ALTIVEC_P (DFmode)) && ((TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT)
       || VECTOR_UNIT_VSX_P (DFmode))")
  (-1 "DEFAULT_ABI == ABI_V4 && flag_pic == 1")
  (-1 "!TARGET_SINGLE_FPU &&
   (gpc_reg_operand (operands[0], SImode) || gpc_reg_operand (operands[1], SImode))")
  (-1 "(reload_completed
   && (int_reg_operand (operands[0], TImode)
       || int_reg_operand (operands[1], TImode))
   && (!TARGET_DIRECT_MOVE_128
       || (!vsx_register_operand (operands[0], TImode)
           && !vsx_register_operand (operands[1], TImode)))) && (TARGET_VSX_TIMODE)")
  (-1 "(!TARGET_XL_COMPAT && FLOAT128_IBM_P (TFmode)
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (TFmode))")
  (-1 "TARGET_P8_VECTOR && reload_completed
   && int_reg_operand (operands[0], PTImode)")
  (-1 "(DEFAULT_ABI == ABI_V4
   && TARGET_SECURE_PLT && flag_pic && !SYMBOL_REF_LOCAL_P (operands[0])
   && (INTVAL (operands[2]) & CALL_LONG) == 0) && (TARGET_64BIT)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (TFmode)
   && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "(reload_completed && int_reg_operand (operands[0], V2DFmode)) && (TARGET_ALTIVEC)")
  (-1 "(!TARGET_ISEL) && (TARGET_32BIT)")
  (-1 "TARGET_P8_FUSION")
  (-1 "((rs6000_gen_cell_microcode) && (TARGET_POWERPC64)) && ( reload_completed && cc_reg_not_cr0_operand (operands[2], CCmode))")
  (-1 "(TARGET_TOC) && (TARGET_64BIT)")
  (-1 "((TARGET_XL_COMPAT && FLOAT128_IBM_P (TFmode)
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (TFmode))) && ( reload_completed)")
  (-1 "(TARGET_POWERPC64 && TARGET_DIRECT_MOVE && FLOAT128_2REG_P (IFmode)) && (TARGET_LONG_DOUBLE_128)")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (TFmode == DFmode || TFmode == TFmode))
       || (TARGET_SPE && TFmode != DFmode && TFmode != TFmode))")
  (-1 "(VECTOR_UNIT_ALTIVEC_OR_VSX_P (KFmode) && can_create_pseudo_p ()) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "(!HONOR_SIGNED_ZEROS (TFmode) && !VECTOR_UNIT_ALTIVEC_P (TFmode)) && (TARGET_FLOAT128_HW && FLOAT128_IEEE_P (TFmode))")
  (-1 "((TARGET_XL_COMPAT && FLOAT128_IBM_P (IFmode)
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && ((FLOAT128_IBM_P (IFmode)) && (TARGET_POWERPC64))) && ( reload_completed)")
  (-1 "TARGET_DF_FPR && TARGET_VSX")
  (-1 "(INTVAL (operands[2]) < 0
   && INTVAL (operands[2]) + INTVAL (operands[3]) == -1) && (TARGET_32BIT)")
  (0 "(TARGET_E500_DOUBLE && V4HImode == DFmode)
   || (TARGET_SPE && V4HImode != DFmode)")
  (-1 "(TARGET_P8_VECTOR && reload_completed
   && int_reg_operand (operands[0], V8HImode)) && (TARGET_ALTIVEC)")
  (-1 "FLOAT128_VECTOR_P (KFmode)")
  (-1 "!TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V16QImode)
   && (register_operand (operands[0], V16QImode) 
       || register_operand (operands[1], V16QImode))")
  (-1 "(TARGET_STRING
   && INTVAL (operands[2]) > 16 && INTVAL (operands[2]) <= 32
   && (REGNO (operands[0]) < 5 || REGNO (operands[0]) > 10)
   && (REGNO (operands[1]) < 5 || REGNO (operands[1]) > 10)
   && REGNO (operands[4]) == 5) && (TARGET_32BIT)")
  (0 "((HAVE_AS_TLS && TARGET_TLS_MARKERS) && (TARGET_64BIT)) && ( TARGET_CMODEL != CMODEL_SMALL)")
  (-1 "(((DImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && rs6000_is_valid_2insn_and (operands[2], DImode)
   && !(rs6000_is_valid_and_mask (operands[2], DImode)
	|| (logical_const_operand (operands[2], DImode)
	    && rs6000_gen_cell_microcode))) && (TARGET_POWERPC64)) && ( reload_completed)")
  (-1 "TARGET_SF_FPR && TARGET_FPRND")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (TFmode == DFmode || TFmode == TFmode))
	|| (TARGET_SPE && TFmode != DFmode && TFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "(TARGET_POWERPC64 && VECTOR_MEM_VSX_P (TImode)
   && (register_operand (operands[0], TImode) 
       || register_operand (operands[1], TImode))) && (TARGET_VSX_TIMODE)")
  (0 "(!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (TFmode == DFmode || TFmode == TFmode))
	|| (TARGET_SPE && TFmode != DFmode && TFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LFIWAX")
  (-1 "(HAVE_AS_TLS && DEFAULT_ABI == ABI_V4) && (TARGET_64BIT)")
  (0 "TARGET_PAIRED_FLOAT || TARGET_SPE")
  (-1 "TARGET_ELF && TARGET_SECURE_PLT && DEFAULT_ABI == ABI_V4 && flag_pic")
  (-1 "((TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_POWERPC64
   && FLOAT128_2REG_P (IFmode)
   && (IFmode != TDmode || WORDS_BIG_ENDIAN)
   && (gpc_reg_operand (operands[0], IFmode)
       || gpc_reg_operand (operands[1], IFmode))) && (FLOAT128_2REG_P (IFmode))) && ( reload_completed)")
  (-1 "TARGET_DF_FPR && (TARGET_CMPB || VECTOR_UNIT_VSX_P (DFmode))")
  (0 "(TARGET_SPE_ABI) && (TARGET_32BIT)")
  (-1 "(TARGET_EXTSWSLI) && ( reload_completed && MEM_P (operands[1]))")
  (-1 "(!logical_const_operand (operands[2], DImode)
   && rs6000_is_valid_mask (operands[2], NULL, NULL, DImode)) && (TARGET_POWERPC64)")
  (-1 "((DImode == Pmode) && (TARGET_POWERPC64)) && ( reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode))")
  (-1 "((SImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && rs6000_is_valid_2insn_and (operands[2], SImode)
   && !(rs6000_is_valid_and_mask (operands[2], SImode)
	|| (logical_const_operand (operands[2], SImode)
	    && rs6000_gen_cell_microcode))) && ( reload_completed)")
  (0 "TARGET_SPE || TARGET_PAIRED_FLOAT")
  (-1 "(SImode == Pmode && rs6000_gen_cell_microcode) && ( reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode))")
  (-1 "(TARGET_EXTSWSLI) && ( reload_completed
   && (cc_reg_not_cr0_operand (operands[3], CCmode)
       || memory_operand (operands[1], SImode)))")
  (-1 "! TARGET_POWERPC64
   && (PTImode != TImode || VECTOR_MEM_NONE_P (TImode))
   && (gpc_reg_operand (operands[0], PTImode)
       || gpc_reg_operand (operands[1], PTImode))")
  (-1 "((TARGET_HARD_FLOAT && TARGET_FPRS && !TARGET_POWERPC64
   && (FLOAT128_2REG_P (TDmode)
       || int_reg_operand_not_pseudo (operands[0], TDmode)
       || int_reg_operand_not_pseudo (operands[1], TDmode))
   && (gpc_reg_operand (operands[0], TDmode)
       || gpc_reg_operand (operands[1], TDmode))) && (TARGET_HARD_FLOAT && TARGET_FPRS)) && ( reload_completed)")
  (-1 "(!rs6000_gen_cell_microcode) && (TARGET_POWERPC64)")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX && !TARGET_P9_VECTOR) && (TARGET_VSX_TIMODE)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && TARGET_FCFIDS && TARGET_LFIWAX && TARGET_STFIWX && TARGET_FCFID
   && !TARGET_DIRECT_MOVE && can_create_pseudo_p ()")
  (0 "!WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V2SFmode == DFmode || V2SFmode == TFmode))
       || (TARGET_SPE && V2SFmode != DFmode && V2SFmode != TFmode))")
  (-1 "TARGET_HARD_FLOAT && TARGET_SINGLE_FLOAT
   && (!TARGET_FPRS
       || (TARGET_FPRS
	   && ((TARGET_FCFIDS && TARGET_LFIWAX)
	       || (TARGET_DOUBLE_FLOAT && TARGET_FCFID
		   && (TARGET_POWERPC64 || flag_unsafe_math_optimizations)))))")
  (-1 "TARGET_ELF && DEFAULT_ABI == ABI_V4 && flag_pic == 2")
  (0 "(!TARGET_IEEEQUAD
   && TARGET_HARD_FLOAT && TARGET_E500_DOUBLE && TARGET_LONG_DOUBLE_128) && ( reload_completed && REGNO (operands[0]) == REGNO (operands[1]))")
  (0 "(!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V4HImode == DFmode || V4HImode == TFmode))
	|| (TARGET_SPE && V4HImode != DFmode && V4HImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (-1 "VECTOR_MEM_VSX_P (V2DFmode)
   && (!TARGET_POWERPC64 || !TARGET_DIRECT_MOVE
       || INTVAL (operands[2]) != VECTOR_ELEMENT_SCALAR_64BIT)")
  (-1 "(register_operand (operands[0], SDmode)
   || register_operand (operands[1], SDmode))
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT")
  (-1 "(rs6000_gen_cell_microcode
   && !rs6000_is_valid_and_mask (operands[2], DImode)) && (TARGET_POWERPC64)")
  (-1 "(TARGET_FLOAT128_HW && FLOAT128_IEEE_P (TFmode)) && (FLOAT128_IEEE_P (TFmode))")
  (-1 "TARGET_STRING && ! TARGET_POWERPC64
   && INTVAL (operands[2]) > 4 && INTVAL (operands[2]) <= 8")
  (0 "(!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V2SImode == DFmode || V2SImode == TFmode))
	|| (TARGET_SPE && V2SImode != DFmode && V2SImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (0 "TARGET_ELF && TARGET_CMODEL != CMODEL_SMALL")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V16QImode)
   && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "((DEFAULT_ABI == ABI_DARWIN
   || (DEFAULT_ABI == ABI_V4
       && (INTVAL (operands[3]) & CALL_LONG) == 0))) && (TARGET_64BIT)")
  (-1 "VECTOR_MEM_VSX_P (V2DImode)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SImode)")
  (-1 "(TARGET_VSX && TARGET_P8_FUSION && !TARGET_P9_VECTOR) && (((((TARGET_32BIT) && (FLOAT128_VECTOR_P (TFmode))) && (FLOAT128_VECTOR_P (TFmode))) && (TARGET_32BIT)) && (TARGET_32BIT))")
  (-1 "! TARGET_POWERPC64
   && (gpc_reg_operand (operands[0], DImode)
       || gpc_reg_operand (operands[1], DImode))")
  (-1 "(TARGET_P9_VECTOR) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "VECTOR_MEM_VSX_P (V2DImode)
   && (!TARGET_POWERPC64 || !TARGET_DIRECT_MOVE
       || INTVAL (operands[2]) != VECTOR_ELEMENT_SCALAR_64BIT)")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && FLOAT128_IBM_P (TFmode)) && (FLOAT128_IBM_P (TFmode))")
  (-1 "(TARGET_VSX && TARGET_UPPER_REGS_SF && !TARGET_P9_DFORM_SCALAR
   && peep2_reg_dead_p (2, operands[1])) && (TARGET_64BIT)")
  (-1 "(!HONOR_SIGNED_ZEROS (V4SFmode) && !VECTOR_UNIT_ALTIVEC_P (V4SFmode)) && (VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SFmode))")
  (-1 "VECTOR_UNIT_VSX_P (V2DFmode) && TARGET_ALTIVEC")
  (-1 "! TARGET_POWERPC64 && reload_completed
   && ((GET_CODE (operands[0]) == REG && REGNO (operands[0]) <= 31)
       || (GET_CODE (operands[0]) == SUBREG
	   && GET_CODE (SUBREG_REG (operands[0])) == REG
	   && REGNO (SUBREG_REG (operands[0])) <= 31))")
  (-1 "VECTOR_MEM_VSX_P (V8HImode)")
  (-1 "TARGET_STRING && XVECLEN (operands[0], 0) == 5")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && FLOAT128_IBM_P (IFmode)) && (FLOAT128_IBM_P (IFmode))")
  (-1 "(VECTOR_UNIT_ALTIVEC_OR_VSX_P (TFmode) && reload_completed) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "TARGET_MFCRF")
  (0 "TARGET_MACHO && (DEFAULT_ABI == ABI_DARWIN) && TARGET_32BIT")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V1TImode)")
  (-1 "TARGET_DF_FPR")
  (-1 "TARGET_P9_FUSION")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (IFmode))")
  (-1 "RS6000_RECIP_HAVE_RE_P (DFmode)")
  (0 "((HAVE_AS_TLS) && (! TARGET_64BIT)) && ( TARGET_CMODEL != CMODEL_SMALL)")
  (-1 "TARGET_POWERPC64 && !TARGET_LDBRX && reload_completed")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_POWERPC64
   && FLOAT128_2REG_P (TDmode)
   && (TDmode != TDmode || WORDS_BIG_ENDIAN)
   && (gpc_reg_operand (operands[0], TDmode)
       || gpc_reg_operand (operands[1], TDmode))) && (TARGET_HARD_FLOAT && TARGET_FPRS)")
  (0 "(!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (DFmode == DFmode || DFmode == TFmode))
	|| (TARGET_SPE && DFmode != DFmode && DFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (-1 "(TARGET_POWERPC64 && TARGET_DIRECT_MOVE) && (TARGET_VSX_TIMODE)")
  (-1 "VECTOR_MEM_ALTIVEC_P (V2DFmode)")
  (-1 "((DImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && rs6000_is_valid_2insn_and (operands[2], DImode)
   && !(rs6000_is_valid_and_mask (operands[2], DImode)
	|| (logical_const_operand (operands[2], DImode)
	    && rs6000_gen_cell_microcode))) && (TARGET_POWERPC64)")
  (-1 "TARGET_SYNC_TI
   && !reg_mentioned_p (operands[0], operands[1])
   && quad_int_reg_operand (operands[0], PTImode)")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (DFmode == DFmode || DFmode == TFmode))
       || (TARGET_SPE && DFmode != DFmode && DFmode != TFmode))
   && TARGET_ELF && !TARGET_64BIT")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT 
   && TARGET_LONG_DOUBLE_128 && FLOAT128_IBM_P (TFmode)) && (FLOAT128_IBM_P (TFmode))")
  (-1 "TARGET_PPC_GFXOPT")
  (-1 "(TARGET_VSX && TARGET_P8_FUSION && !TARGET_P9_VECTOR) && (((((TARGET_64BIT) && (FLOAT128_VECTOR_P (KFmode))) && (FLOAT128_VECTOR_P (KFmode))) && (TARGET_64BIT)) && (TARGET_64BIT))")
  (-1 "TARGET_CMPB && TARGET_POPCNTB")
  (-1 "! TARGET_POWERPC64 && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT 
   && (gpc_reg_operand (operands[0], DDmode)
       || gpc_reg_operand (operands[1], DDmode))")
  (-1 "(!TARGET_POWERPC64 && VECTOR_MEM_VSX_P (KFmode)
   && (register_operand (operands[0], KFmode) 
       || register_operand (operands[1], KFmode))) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "(SImode == Pmode) && ( reload_completed && cc_reg_not_cr0_operand (operands[2], CCmode))")
  (-1 "TARGET_CRYPTO")
  (-1 "TARGET_UPDATE
   && (!avoiding_indexed_address_p (SImode)
       || !gpc_reg_operand (operands[2], SImode))")
  (-1 "(TARGET_P9_FUSION) && (TARGET_64BIT)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LFIWAX
   && TARGET_FCFID")
  (0 "TARGET_XCOFF && HAVE_AS_TLS")
  (-1 "! TARGET_POWERPC64
   && (TImode != TImode || VECTOR_MEM_NONE_P (TImode))
   && (gpc_reg_operand (operands[0], TImode)
       || gpc_reg_operand (operands[1], TImode))")
  (-1 "TARGET_P8_VECTOR")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT 
   && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (IFmode))")
  (1 "TImode == TImode || TImode == PTImode || TARGET_P8_VECTOR")
  (-1 "(VECTOR_UNIT_ALTIVEC_OR_VSX_P (TFmode) && can_create_pseudo_p ()) && (FLOAT128_VECTOR_P (TFmode))")
  (0 "TARGET_SPE && reload_completed")
  (0 "TARGET_MACHO && flag_pic")
  (-1 "TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V2DFmode)
   && (register_operand (operands[0], V2DFmode) 
       || register_operand (operands[1], V2DFmode))")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (TFmode == DFmode || TFmode == TFmode))
       || (TARGET_SPE && TFmode != DFmode && TFmode != TFmode))
   && TARGET_ELF && !TARGET_64BIT")
  (-1 "((TARGET_FLOAT128_HW && FLOAT128_IEEE_P (KFmode)) && (FLOAT128_IEEE_P (KFmode))) && ( 1)")
  (0 "!WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (DFmode == DFmode || DFmode == TFmode))
       || (TARGET_SPE && DFmode != DFmode && DFmode != TFmode))")
  (-1 "((FLOAT128_2REG_P (IFmode)) && (TARGET_LONG_DOUBLE_128)) && ( reload_completed && REGNO (operands[0]) != REGNO (operands[1]))")
  (-1 "((FLOAT128_2REG_P (TFmode)) && (TARGET_LONG_DOUBLE_128)) && ( reload_completed && REGNO (operands[0]) != REGNO (operands[1]))")
  (-1 "((DImode == Pmode && rs6000_gen_cell_microcode) && (TARGET_POWERPC64)) && ( reload_completed && cc_reg_not_cr0_operand (operands[2], CCmode))")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && FLOAT128_IBM_P (TFmode)) && (FLOAT128_IBM_P (IFmode))")
  (0 "((HAVE_AS_TLS) && (TARGET_64BIT)) && ( TARGET_CMODEL != CMODEL_SMALL)")
  (-1 "TARGET_P9_FUSION
   && !rtx_equal_p (operands[0], operands[2])
   && peep2_reg_dead_p (2, operands[0])")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (TImode)")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V4HImode == DFmode || V4HImode == TFmode))
	|| (TARGET_SPE && V4HImode != DFmode && V4HImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "((!TARGET_VSX && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && TARGET_LONG_DOUBLE_128 && FLOAT128_IBM_P (IFmode)) && (FLOAT128_IBM_P (IFmode))) && ( reload_completed)")
  (-1 "(HAVE_AS_TLS) && (TARGET_64BIT)")
  (-1 "(V2DImode == TImode || V2DImode == PTImode || TARGET_P8_VECTOR) && (TARGET_ALTIVEC)")
  (-1 "(reload_completed && !TARGET_POWERPC64
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])) && (!TARGET_E500_DOUBLE)")
  (-1 "(!TARGET_VSX && TARGET_MINMAX_DF) && ( 1)")
  (-1 "(SImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && rs6000_is_valid_2insn_and (operands[2], SImode)
   && !(rs6000_is_valid_and_mask (operands[2], SImode)
	|| (logical_const_operand (operands[2], SImode)
	    && rs6000_gen_cell_microcode))")
  (-1 "(VECTOR_MEM_ALTIVEC_P (KFmode)
   && (register_operand (operands[0], KFmode) 
       || register_operand (operands[1], KFmode))) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT")
  (0 "(TARGET_E500_DOUBLE && (V1DImode == DFmode || V1DImode == TFmode))
   || (TARGET_SPE && V1DImode != DFmode && V1DImode != TFmode)")
  (-1 "logical_const_operand (GEN_INT (UINTVAL (operands[2])
				   << INTVAL (operands[4])),
			  DImode)
   && (SImode == Pmode
       || (UINTVAL (operands[2]) << INTVAL (operands[4])) <= 0x7fffffff)
   && rs6000_gen_cell_microcode")
  (-1 "VECTOR_MEM_VSX_P (V4SImode)")
  (-1 "TARGET_POWERPC64
   && (VECTOR_MEM_NONE_P (PTImode)
       || (reload_completed && INT_REGNO_P (REGNO (operands[0]))))")
  (-1 "(TARGET_VSX && TARGET_P8_FUSION && !TARGET_P9_VECTOR) && (TARGET_32BIT)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_FPRND
   && flag_unsafe_math_optimizations && !flag_trapping_math && TARGET_FRIZ")
  (-1 "(((DImode == Pmode || UINTVAL (operands[3]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && rs6000_is_valid_shift_mask (operands[3], operands[4], DImode)) && (TARGET_POWERPC64)) && ( reload_completed && cc_reg_not_cr0_operand (operands[5], CCmode))")
  (-1 "((TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND))
   && reload_completed && int_reg_operand (operands[0], V2DImode)) && (TARGET_ALTIVEC)")
  (-1 "!TARGET_VSX && TARGET_MINMAX_SF")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V2SImode == DFmode || V2SImode == TFmode))
	|| (TARGET_SPE && V2SImode != DFmode && V2SImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "(VECTOR_MEM_VSX_P (V2DFmode)) && ( reload_completed
   && !vsx_register_operand (operands[1], DFmode)
   && !(MEM_P (operands[1])
        && indexed_or_indirect_address (XEXP (operands[1], 0), Pmode))
   && !(TARGET_POWERPC64 && TARGET_P9_VECTOR
	&& base_reg_operand (operands[1], DFmode)))")
  (-1 "RS6000_RECIP_HAVE_RSQRTE_P (V4SFmode)")
  (-1 "((DEFAULT_ABI == ABI_DARWIN
    || DEFAULT_ABI == ABI_V4)
   && (INTVAL (operands[2]) & CALL_LONG) == 0) && (TARGET_64BIT)")
  (0 "TARGET_SPE && INTVAL (operands[2]) >= 0 && INTVAL (operands[2]) <= 31")
  (-1 "(!TARGET_FLOAT128_HW && FLOAT128_IEEE_P (KFmode)) && (FLOAT128_IEEE_P (KFmode))")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT
   && TARGET_DOUBLE_FLOAT && TARGET_FCFIDS) && ( reload_completed)")
  (-1 "TARGET_SF_FPR && (TARGET_CMPB || VECTOR_UNIT_VSX_P (SFmode))")
  (-1 "((TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_POWERPC64
   && FLOAT128_2REG_P (TFmode)
   && (TFmode != TDmode || WORDS_BIG_ENDIAN)
   && (gpc_reg_operand (operands[0], TFmode)
       || gpc_reg_operand (operands[1], TFmode))) && (FLOAT128_2REG_P (TFmode))) && ( reload_completed)")
  (-1 "!(SImode == SImode && TARGET_POWERPC64)")
  (-1 "(TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT && TARGET_FPRS && TARGET_FCFID) && ( reload_completed)")
  (-1 "(!HONOR_SIGNED_ZEROS (KFmode) && !VECTOR_UNIT_ALTIVEC_P (KFmode)) && (TARGET_FLOAT128_HW && FLOAT128_IEEE_P (KFmode))")
  (-1 "(TARGET_POPCNTB) && (TARGET_POWERPC64)")
  (-1 "TARGET_POWERPC64 && num_insns_constant (operands[1], DImode) > 1")
  (-1 "(TARGET_XL_COMPAT && FLOAT128_IBM_P (TFmode)
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && ((FLOAT128_IBM_P (TFmode)) && (TARGET_POWERPC64))")
  (-1 "TARGET_HARD_FLOAT
   && ((TARGET_FPRS && TARGET_DOUBLE_FLOAT) || TARGET_E500_DOUBLE)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT && TARGET_FCTIWUZ")
  (0 "(TARGET_SPE_ABI) && (TARGET_64BIT)")
  (-1 "(reload_completed) && (TARGET_64BIT)")
  (-1 "!TARGET_POWERPC64")
  (-1 "!BYTES_BIG_ENDIAN && TARGET_VSX && !TARGET_P9_VECTOR && !reload_completed")
  (-1 "(DImode == Pmode) && (TARGET_POWERPC64)")
  (-1 "(TARGET_HARD_FLOAT
   && (TARGET_FPRS || TARGET_E500_DOUBLE)
   && TARGET_LONG_DOUBLE_128) && (TARGET_LONG_DOUBLE_128)")
  (-1 "rs6000_is_valid_insert_mask (operands[3], operands[4], SImode)
   && UINTVAL (operands[3]) + UINTVAL (operands[6]) + 1 == 0")
  (0 "(TARGET_E500_DOUBLE && V2SFmode == DFmode)
   || (TARGET_SPE && V2SFmode != DFmode)")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V2SFmode == DFmode || V2SFmode == TFmode))
	|| (TARGET_SPE && V2SFmode != DFmode && V2SFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "(TARGET_MODULO) && (TARGET_POWERPC64)")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX && !TARGET_P9_VECTOR) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "VECTOR_MEM_ALTIVEC_P (V4SImode)
   && (register_operand (operands[0], V4SImode) 
       || register_operand (operands[1], V4SImode))")
  (0 "(HAVE_AS_TLS && TARGET_TLS_MARKERS && TARGET_CMODEL != CMODEL_SMALL) && (! TARGET_64BIT)")
  (0 "TARGET_PAIRED_FLOAT && flag_finite_math_only")
  (-1 "(TARGET_STRING
   && ((INTVAL (operands[2]) > 24 && INTVAL (operands[2]) < 32)
       || INTVAL (operands[2]) == 0)
   && (REGNO (operands[0]) < 5 || REGNO (operands[0]) > 12)
   && (REGNO (operands[1]) < 5 || REGNO (operands[1]) > 12)
   && REGNO (operands[4]) == 5) && (TARGET_64BIT)")
  (-1 "(((TARGET_SOFT_FLOAT || !TARGET_FPRS)
   && (gpc_reg_operand (operands[0], IFmode)
       || gpc_reg_operand (operands[1], IFmode))) && (TARGET_LONG_DOUBLE_128)) && ( reload_completed)")
  (-1 "VECTOR_MEM_ALTIVEC_P (V4SImode)")
  (0 "TARGET_SPE")
  (0 "TARGET_TOC_FUSION_INT && TARGET_POWERPC64
   && (MEM_P (operands[1]) || int_reg_operand (operands[0], DImode))")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V2DImode) && reload_completed")
  (-1 "(rs6000_gen_cell_microcode) && ( reload_completed && cc_reg_not_cr0_operand (operands[2], CCmode))")
  (-1 "(rs6000_is_valid_and_mask (operands[2], DImode)) && (TARGET_POWERPC64)")
  (-1 "reload_completed
   && (int_reg_operand (operands[0], V1TImode)
       || int_reg_operand (operands[1], V1TImode))
   && (!TARGET_DIRECT_MOVE_128
       || (!vsx_register_operand (operands[0], V1TImode)
           && !vsx_register_operand (operands[1], V1TImode)))")
  (-1 "reload_completed
   && (int_reg_operand (operands[0], V16QImode)
       || int_reg_operand (operands[1], V16QImode))
   && (!TARGET_DIRECT_MOVE_128
       || (!vsx_register_operand (operands[0], V16QImode)
           && !vsx_register_operand (operands[1], V16QImode)))")
  (-1 "VECTOR_MEM_VSX_P (V1TImode) && TARGET_ALLOW_MOVMISALIGN")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX && !reload_completed && !TARGET_P9_VECTOR) && (FLOAT128_VECTOR_P (TFmode))")
  (0 "(TARGET_E500_DOUBLE && (V2SImode == DFmode || V2SImode == TFmode))
   || (TARGET_SPE && V2SImode != DFmode && V2SImode != TFmode)")
  (-1 "TARGET_POWERPC64 && TARGET_LDBRX")
  (-1 "(TARGET_POPCNTD) && (TARGET_32BIT)")
  (-1 "!TARGET_UPPER_REGS_SF
   && peep2_reg_dead_p (2, operands[0])")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V2DFmode) && can_create_pseudo_p ()")
  (-1 "SImode == Pmode")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT && TARGET_UPDATE
   && (!avoiding_indexed_address_p (SImode)
       || !gpc_reg_operand (operands[2], SImode))")
  (-1 "(TARGET_P9_VECTOR) && ( 1)")
  (-1 "TARGET_FLOAT128 && TARGET_IEEEQUAD")
  (-1 "TARGET_SF_FPR && TARGET_PPC_GFXOPT")
  (-1 "(DEFAULT_ABI == ABI_AIX) && (TARGET_64BIT)")
  (0 "(TARGET_TOC_FUSION_INT && can_create_pseudo_p ()) && (TARGET_POWERPC64)")
  (-1 "(TARGET_P8_VECTOR && reload_completed
   && int_reg_operand (operands[0], V4SFmode)) && (TARGET_ALTIVEC)")
  (-1 "((!TARGET_VSX && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && TARGET_LONG_DOUBLE_128 && FLOAT128_IBM_P (TFmode)) && (FLOAT128_IBM_P (TFmode))) && ( reload_completed)")
  (-1 "TARGET_XSCVDPSPN")
  (-1 "(VECTOR_MEM_VSX_P (TFmode)) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "(TARGET_FLOAT128 && TARGET_IEEEQUAD) && ( reload_completed  && REGNO (operands[0]) == REGNO (operands[1]))")
  (-1 "(TARGET_FLOAT128_HW && FLOAT128_IEEE_P (KFmode)) && (FLOAT128_IEEE_P (KFmode))")
  (-1 "TARGET_SF_FPR && !TARGET_SIMPLE_FPU")
  (-1 "TARGET_HARD_FLOAT
   && ((TARGET_FPRS && TARGET_SINGLE_FLOAT && TARGET_FCTIWUZ && TARGET_STFIWX)
       || !TARGET_FPRS)")
  (-1 "RS6000_RECIP_HAVE_RSQRTE_P (V2DFmode)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V4SFmode)
   && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "(TARGET_POWERPC64 && TARGET_DIRECT_MOVE) && ( reload_completed)")
  (-1 "TARGET_HARD_FLOAT && TARGET_SINGLE_FLOAT
   && (!TARGET_FPRS
       || (TARGET_FPRS
	   && ((TARGET_FCFIDUS && TARGET_LFIWZX)
	       || (TARGET_DOUBLE_FLOAT && TARGET_FCFID
		   && (TARGET_POWERPC64 || flag_unsafe_math_optimizations)))))")
  (-1 "TARGET_VSX && TARGET_SF_FPR")
  (-1 "TARGET_POWERPC64")
  (0 "(HAVE_AS_TLS && TARGET_CMODEL != CMODEL_SMALL) && (! TARGET_64BIT)")
  (-1 "TARGET_POWERPC64
   && (VECTOR_MEM_NONE_P (TImode)
       || (reload_completed && INT_REGNO_P (REGNO (operands[0]))))")
  (-1 "VECTOR_MEM_VSX_P (V4SFmode) && TARGET_ALLOW_MOVMISALIGN")
  (-1 "(DEFAULT_ABI == ABI_AIX || DEFAULT_ABI == ABI_ELFv2) && TARGET_64BIT")
  (0 "WORDS_BIG_ENDIAN && TARGET_E500_DOUBLE")
  (0 "!TARGET_IEEEQUAD
   && TARGET_HARD_FLOAT && TARGET_E500_DOUBLE && TARGET_LONG_DOUBLE_128
   && flag_finite_math_only && !flag_trapping_math")
  (-1 "(TARGET_VSX && TARGET_UPPER_REGS_SF && !TARGET_P9_DFORM_SCALAR
   && peep2_reg_dead_p (2, operands[1])) && (TARGET_32BIT)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (KFmode)
   && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V2DFmode)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V16QImode) && reload_completed")
  (-1 "(gpc_reg_operand (operands[0], SFmode)
   || gpc_reg_operand (operands[1], SFmode))
   && (TARGET_SOFT_FLOAT || !TARGET_FPRS)")
  (0 "(TARGET_E500_DOUBLE && (V4HImode == DFmode || V4HImode == TFmode))
   || (TARGET_SPE && V4HImode != DFmode && V4HImode != TFmode)")
  (-1 "RS6000_RECIP_AUTO_RE_P (SFmode)
   && can_create_pseudo_p () && optimize_insn_for_speed_p ()
   && flag_finite_math_only && !flag_trapping_math && flag_reciprocal_math")
  (-1 "VECTOR_MEM_VSX_P (V4SFmode) && !BYTES_BIG_ENDIAN")
  (-1 "(!VECTOR_UNIT_ALTIVEC_P (V2DFmode)) && (VECTOR_UNIT_ALTIVEC_OR_VSX_P (V2DFmode))")
  (-1 "(DEFAULT_ABI == ABI_V4 && flag_pic == 1)
   || (TARGET_TOC && TARGET_MINIMAL_TOC)
   || (DEFAULT_ABI == ABI_DARWIN && flag_pic)")
  (0 "(TARGET_XCOFF && HAVE_AS_TLS) && (TARGET_64BIT)")
  (-1 "(FLOAT128_IBM_P (TFmode) && TARGET_XL_COMPAT && TARGET_HARD_FLOAT
   && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (TFmode))")
  (-1 "(TARGET_POPCNTD) && (TARGET_POWERPC64)")
  (0 "(!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V1DImode == DFmode || V1DImode == TFmode))
	|| (TARGET_SPE && V1DImode != DFmode && V1DImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (-1 "!TARGET_POWERPC64 && TARGET_DIRECT_MOVE")
  (0 "(TARGET_E500_DOUBLE && (DFmode == DFmode || DFmode == TFmode))
   || (TARGET_SPE && DFmode != DFmode && DFmode != TFmode)")
  (-1 "TARGET_FLOAT128")
  (-1 "((SImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && !rs6000_is_valid_and_mask (operands[2], SImode)) && ( reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode))")
  (-1 "VECTOR_MEM_VSX_P (V2DFmode) && TARGET_ALLOW_MOVMISALIGN")
  (-1 "((TARGET_FLOAT128 && !TARGET_FLOAT128_HW && FLOAT128_IEEE_P (TFmode)) && (FLOAT128_IEEE_P (TFmode))) && ( 1)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V1TImode)")
  (-1 "TARGET_SF_FPR")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LFIWZX")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (TImode) && reload_completed")
  (-1 "(TARGET_VSX && TARGET_P8_FUSION && !TARGET_P9_VECTOR) && (((((TARGET_32BIT) && (FLOAT128_VECTOR_P (KFmode))) && (FLOAT128_VECTOR_P (KFmode))) && (TARGET_32BIT)) && (TARGET_32BIT))")
  (-1 "(FLOAT128_IEEE_P (IFmode)
   || (FLOAT128_IBM_P (IFmode)
       && TARGET_HARD_FLOAT
       && (TARGET_FPRS || TARGET_E500_DOUBLE))) && (TARGET_FLOAT128)")
  (-1 "(TARGET_VSX && TARGET_P8_FUSION && !TARGET_P9_VECTOR) && (((((TARGET_64BIT) && (TARGET_VSX_TIMODE)) && (TARGET_VSX_TIMODE)) && (TARGET_64BIT)) && (TARGET_64BIT))")
  (-1 "TARGET_STRING && !TARGET_POWERPC64")
  (-1 "((TARGET_LONG_DOUBLE_128 && TARGET_VSX && FLOAT128_IBM_P (TFmode)) && (FLOAT128_IBM_P (TFmode))) && ( reload_completed)")
  (-1 "(TARGET_VSX && TARGET_UPPER_REGS_DF && !TARGET_P9_DFORM_SCALAR
   && peep2_reg_dead_p (2, operands[1])) && (TARGET_32BIT)")
  (-1 "TARGET_DF_FPR && TARGET_PPC_GFXOPT")
  (-1 "(DEFAULT_ABI == ABI_AIX || DEFAULT_ABI == ABI_ELFv2) && (TARGET_64BIT)")
  (-1 "(!TARGET_POWERPC64 && VECTOR_MEM_VSX_P (TImode)
   && (register_operand (operands[0], TImode) 
       || register_operand (operands[1], TImode))) && (TARGET_VSX_TIMODE)")
  (-1 "TARGET_FLOAT128_HW && TARGET_POWERPC64")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V1TImode) && !TARGET_P9_VECTOR")
  (-1 "TARGET_HARD_FLOAT 
   && ((TARGET_FPRS && TARGET_DOUBLE_FLOAT) || TARGET_E500_DOUBLE)")
  (0 "TARGET_TOC_FUSION_INT")
  (-1 "(!HONOR_SIGNED_ZEROS (V2DFmode)) && (VECTOR_UNIT_ALTIVEC_OR_VSX_P (V2DFmode))")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SFmode) && can_create_pseudo_p ()")
  (-1 "(TARGET_POWERPC64 && TARGET_DIRECT_MOVE) && (FLOAT128_VECTOR_P (TFmode))")
  (1 "FLOAT128_IEEE_P (KFmode)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V1TImode) && reload_completed")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V1DImode == DFmode || V1DImode == TFmode))
	|| (TARGET_SPE && V1DImode != DFmode && V1DImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (0 "TARGET_HARD_FLOAT && TARGET_E500_DOUBLE
   && flag_finite_math_only && !flag_trapping_math")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LFIWAX
   && TARGET_FCFID && can_create_pseudo_p ()")
  (0 "TARGET_MACHO && TARGET_64BIT")
  (-1 "(DEFAULT_ABI == ABI_V4
   && TARGET_SECURE_PLT && flag_pic && !SYMBOL_REF_LOCAL_P (operands[1])
   && (INTVAL (operands[3]) & CALL_LONG) == 0) && (TARGET_32BIT)")
  (-1 "VECTOR_MEM_ALTIVEC_P (V2DImode)
   && (register_operand (operands[0], V2DImode) 
       || register_operand (operands[1], V2DImode))")
  (-1 "(TARGET_VSX && TARGET_P8_FUSION && !TARGET_P9_VECTOR) && (((((TARGET_32BIT) && (TARGET_VSX_TIMODE)) && (TARGET_VSX_TIMODE)) && (TARGET_32BIT)) && (TARGET_32BIT))")
  (-1 "rs6000_gen_cell_microcode")
  (0 "TARGET_MACHO && ! TARGET_64BIT")
  (-1 "TARGET_FCFID && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT
   && (TARGET_FCFIDS || TARGET_POWERPC64 || flag_unsafe_math_optimizations)")
  (-1 "(TARGET_STRING
   && INTVAL (operands[2]) > 8 && INTVAL (operands[2]) <= 16
   && (REGNO (operands[0]) < 5 || REGNO (operands[0]) > 8)
   && (REGNO (operands[1]) < 5 || REGNO (operands[1]) > 8)
   && REGNO (operands[4]) == 5) && (TARGET_32BIT)")
  (-1 "RS6000_RECIP_HAVE_RE_P (SFmode)")
  (-1 "(DEFAULT_ABI == ABI_DARWIN) && flag_pic && TARGET_64BIT")
  (-1 "((!TARGET_POWERPC64 || !TARGET_DIRECT_MOVE) && FLOAT128_2REG_P (TFmode)) && (TARGET_LONG_DOUBLE_128)")
  (-1 "(INTVAL (operands[2]) == exact_log2 (UINTVAL (operands[4]) + 1)) && (TARGET_POWERPC64)")
  (-1 "(FLOAT128_IBM_P (IFmode) && !TARGET_XL_COMPAT
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (IFmode))")
  (-1 "TARGET_MODULO")
  (-1 "TARGET_MULHW")
  (-1 "TARGET_SF_FPR && TARGET_VSX")
  (-1 "TARGET_POWERPC64 && REGNO (operands[2]) != REGNO (operands[5])")
  (-1 "TARGET_SYNC_HI_QI")
  (-1 "register_operand (operands[0], CCmode)
   || register_operand (operands[1], CCmode)")
  (-1 "!(TARGET_E500_DOUBLE && GET_CODE (operands[2]) == SUBREG)
   && !TARGET_UPPER_REGS_DF
   && peep2_reg_dead_p (2, operands[0])")
  (-1 "(unsigned HOST_WIDE_INT) (INTVAL (operands[1]) + 0x8000) >= 0x10000
   && (INTVAL (operands[1]) & 0xffff) != 0")
  (-1 "TARGET_VADDUQM")
  (-1 "TARGET_FCFID && TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT && TARGET_FPRS")
  (-1 "((TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND))
   && reload_completed && int_reg_operand (operands[0], V4SFmode)) && (TARGET_ALTIVEC)")
  (-1 "((DImode == Pmode || UINTVAL (operands[3]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && rs6000_is_valid_shift_mask (operands[3], operands[4], DImode)) && (TARGET_POWERPC64)")
  (-1 "VECTOR_MEM_VSX_P (V16QImode)")
  (0 "TARGET_E500_DOUBLE")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT")
  (-1 "(TARGET_POWERPC64 && TARGET_UPDATE
   && (!avoiding_indexed_address_p (Pmode)
       || !gpc_reg_operand (operands[2], Pmode)
       || (REG_P (operands[0])
	   && REGNO (operands[0]) == STACK_POINTER_REGNUM))) && (TARGET_64BIT)")
  (-1 "(SImode == Pmode || UINTVAL (operands[3]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && rs6000_is_valid_shift_mask (operands[3], operands[4], SImode)")
  (0 "TARGET_MACHO && TARGET_HARD_FLOAT && TARGET_FPRS && ! TARGET_64BIT")
  (-1 "TARGET_POWERPC64 && reload_completed")
  (-1 "RS6000_RECIP_HAVE_RE_P (V2DFmode)")
  (-1 "TARGET_POWERPC64 && reload_completed
   && ((GET_CODE (operands[0]) == REG && REGNO (operands[0]) <= 31)
       || (GET_CODE (operands[0]) == SUBREG
	   && GET_CODE (SUBREG_REG (operands[0])) == REG
	   && REGNO (SUBREG_REG (operands[0])) <= 31))")
  (-1 "(reload_completed && int_reg_operand (operands[0], V1TImode)) && (TARGET_ALTIVEC)")
  (-1 "VECTOR_MEM_VSX_P (KFmode) && TARGET_ALLOW_MOVMISALIGN")
  (-1 "TARGET_32BIT")
  (-1 "((TARGET_XL_COMPAT && FLOAT128_IBM_P (IFmode)
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (IFmode))) && ( reload_completed)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT && TARGET_FCTIWUZ
   && TARGET_STFIWX && can_create_pseudo_p ()")
  (-1 "(DEFAULT_ABI == ABI_V4
   && TARGET_SECURE_PLT && flag_pic && !SYMBOL_REF_LOCAL_P (operands[1])
   && (INTVAL (operands[3]) & CALL_LONG) == 0) && (TARGET_64BIT)")
  (-1 "!TARGET_POWERPC64 && (REG_P (operands[0]) || REG_P (operands[1]))")
  (-1 "(TARGET_P9_VECTOR) && ( reload_completed && vsx_register_operand (operands[1], SFmode))")
  (-1 "(TARGET_POWERPC64 && TARGET_DIRECT_MOVE && FLOAT128_2REG_P (TDmode)) && (TARGET_HARD_FLOAT && TARGET_FPRS)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V2DImode)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V8HImode)
   && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX && reload_completed && !TARGET_P9_VECTOR) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT && TARGET_FPRS && TARGET_FCTIDUZ")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V2DFmode) && reload_completed")
  (-1 "!TARGET_VSX && TARGET_MINMAX_DF")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SFmode)")
  (-1 "((TARGET_POWERPC64 && TARGET_DIRECT_MOVE && FLOAT128_2REG_P (TFmode)) && (TARGET_LONG_DOUBLE_128)) && ( reload_completed)")
  (-1 "(TARGET_HARD_FLOAT
   && (TARGET_FPRS || TARGET_E500_DOUBLE) && TARGET_LONG_DOUBLE_128) && (TARGET_FLOAT128)")
  (-1 "(VECTOR_MEM_ALTIVEC_P (TFmode)
   && (register_operand (operands[0], TFmode) 
       || register_operand (operands[1], TFmode))) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "((TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_POWERPC64
   && FLOAT128_2REG_P (TDmode)
   && (TDmode != TDmode || WORDS_BIG_ENDIAN)
   && (gpc_reg_operand (operands[0], TDmode)
       || gpc_reg_operand (operands[1], TDmode))) && (TARGET_HARD_FLOAT && TARGET_FPRS)) && ( reload_completed)")
  (-1 "(HAVE_AS_TLS && DEFAULT_ABI == ABI_V4 && TARGET_TLS_MARKERS) && (! TARGET_64BIT)")
  (-1 "TARGET_STRING && ! TARGET_POWERPC64")
  (-1 "VECTOR_MEM_VSX_P (V2DImode) && TARGET_POWERPC64 && TARGET_DIRECT_MOVE")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LFIWAX
   && TARGET_FCFIDS")
  (-1 "reload_completed && !TARGET_POWERPC64
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])")
  (-1 "RS6000_RECIP_AUTO_RE_P (DFmode)
   && can_create_pseudo_p () && optimize_insn_for_speed_p ()
   && flag_finite_math_only && !flag_trapping_math && flag_reciprocal_math")
  (0 "(TARGET_XCOFF && TARGET_CMODEL != CMODEL_SMALL) && (TARGET_32BIT)")
  (-1 "(TARGET_POWERPC64 && VECTOR_MEM_VSX_P (KFmode)
   && (register_operand (operands[0], KFmode) 
       || register_operand (operands[1], KFmode))) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "VECTOR_UNIT_ALTIVEC_P (V4SFmode)")
  (-1 "RS6000_RECIP_HAVE_RSQRTE_P (DFmode)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V16QImode) && can_create_pseudo_p ()")
  (-1 "reload_completed
   && (int_reg_operand (operands[0], V4SFmode)
       || int_reg_operand (operands[1], V4SFmode))
   && (!TARGET_DIRECT_MOVE_128
       || (!vsx_register_operand (operands[0], V4SFmode)
           && !vsx_register_operand (operands[1], V4SFmode)))")
  (0 "TARGET_MACHO && TARGET_HARD_FLOAT && TARGET_FPRS && !TARGET_64BIT")
  (-1 "(TARGET_P8_VECTOR && reload_completed
   && int_reg_operand (operands[0], V1TImode)) && (TARGET_ALTIVEC)")
  (-1 "TARGET_POWERPC64 && TARGET_UPDATE
   && (!avoiding_indexed_address_p (DImode)
       || !gpc_reg_operand (operands[2], DImode))")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V8HImode) && !TARGET_P9_VECTOR")
  (-1 "TARGET_P9_MISC")
  (0 "TARGET_TOC_FUSION_INT && can_create_pseudo_p ()")
  (-1 "(((!TARGET_POWERPC64 || !TARGET_DIRECT_MOVE) && FLOAT128_2REG_P (TFmode)) && (TARGET_LONG_DOUBLE_128)) && ( reload_completed)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SFmode)
   && VECTOR_UNIT_ALTIVEC_P (V4SImode)")
  (-1 "RS6000_RECIP_AUTO_RE_P (V4SFmode)
   && can_create_pseudo_p () && optimize_insn_for_speed_p ()
   && flag_finite_math_only && !flag_trapping_math && flag_reciprocal_math")
  (-1 "(HAVE_AS_TLS && DEFAULT_ABI == ABI_V4 && TARGET_TLS_MARKERS) && (TARGET_64BIT)")
  (-1 "(!TARGET_VSX && TARGET_MINMAX_SF) && ( 1)")
  (-1 "DEFAULT_ABI == ABI_V4
    && flag_pic == 1
    && (reload_in_progress || reload_completed)")
  (0 "TARGET_HARD_FLOAT && !TARGET_FPRS
   && flag_finite_math_only && !flag_trapping_math")
  (-1 "VECTOR_UNIT_ALTIVEC_P (V8HImode)")
  (-1 "(!HONOR_SIGNED_ZEROS (SFmode) && !VECTOR_UNIT_ALTIVEC_P (SFmode)) && (TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT)")
  (-1 "TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT && TARGET_FPRS
    && TARGET_FCFID")
  (-1 "(VECTOR_UNIT_ALTIVEC_OR_VSX_P (KFmode) && reload_completed) && (FLOAT128_VECTOR_P (KFmode))")
  (0 "TARGET_MACHO && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_64BIT")
  (-1 "(can_create_pseudo_p ()
   && INTVAL (operands[3]) + INTVAL (operands[4])
      >= GET_MODE_PRECISION (DImode)) && (TARGET_POWERPC64)")
  (-1 "VECTOR_UNIT_ALTIVEC_P (V4SImode)")
  (-1 "! TARGET_POWERPC64 && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])")
  (-1 "(TARGET_HARD_FLOAT
   && (TARGET_FPRS || TARGET_E500_DOUBLE)
   && TARGET_LONG_DOUBLE_128) && (TARGET_FLOAT128)")
  (0 "(WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V4HImode == DFmode || V4HImode == TFmode))
	|| (TARGET_SPE && V4HImode != DFmode && V4HImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (-1 "(TARGET_FLOAT128 && !TARGET_FLOAT128_HW && FLOAT128_IEEE_P (KFmode)) && (FLOAT128_IEEE_P (KFmode))")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V16QImode)")
  (-1 "(V8HImode == TImode || V8HImode == PTImode || TARGET_P8_VECTOR) && (TARGET_ALTIVEC)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V2DImode)")
  (-1 "TARGET_POPCNTB || TARGET_POPCNTD")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V1TImode)")
  (-1 "((SImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && !logical_const_operand (operands[2], SImode)
   && rs6000_is_valid_and_mask (operands[2], SImode)) && ( reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode))")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V4HImode == DFmode || V4HImode == TFmode))
       || (TARGET_SPE && V4HImode != DFmode && V4HImode != TFmode))
   && TARGET_ELF && !TARGET_64BIT")
  (-1 "(TARGET_POPCNTD) && (TARGET_64BIT)")
  (-1 "(TARGET_POWERPC64 && TARGET_UPDATE
   && (!avoiding_indexed_address_p (Pmode)
       || !gpc_reg_operand (operands[2], Pmode)
       || (REG_P (operands[0])
	   && REGNO (operands[0]) == STACK_POINTER_REGNUM))) && (TARGET_32BIT)")
  (-1 "(TARGET_XL_COMPAT && FLOAT128_IBM_P (TFmode)
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (TFmode))")
  (-1 "(TARGET_HARD_FLOAT && (TARGET_FCFIDU || VECTOR_UNIT_VSX_P (DFmode))) && ( reload_completed)")
  (-1 "TARGET_DFP && TARGET_POPCNTD")
  (-1 "TARGET_HTM")
  (-1 "VECTOR_UNIT_VSX_P (DFmode)")
  (-1 "((rs6000_is_valid_2insn_and (operands[2], DImode)
   && !(rs6000_is_valid_and_mask (operands[2], DImode)
	|| (logical_const_operand (operands[2], DImode)
	    && rs6000_gen_cell_microcode))) && (TARGET_POWERPC64)) && ( 1)")
  (-1 "(!TARGET_POWERPC64 && VECTOR_MEM_VSX_P (TFmode)
   && (register_operand (operands[0], TFmode) 
       || register_operand (operands[1], TFmode))) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "rs6000_gen_cell_microcode
   && !rs6000_is_valid_and_mask (operands[2], SImode)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (TImode)
   && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "TARGET_ALTIVEC && rs6000_cpu == PROCESSOR_CELL")
  (-1 "VECTOR_MEM_VSX_P (V4SImode) && TARGET_ALLOW_MOVMISALIGN")
  (-1 "FLOAT128_IEEE_P (TFmode)")
  (-1 "(VECTOR_MEM_VSX_P (TImode)) && (TARGET_VSX_TIMODE)")
  (-1 "TARGET_ALTIVEC || TARGET_VSX")
  (-1 "TARGET_P8_VECTOR && reload_completed
   && int_reg_operand (operands[0], TImode)")
  (-1 "(TARGET_HARD_FLOAT
   && (TARGET_FPRS || TARGET_E500_DOUBLE)
   && (!FLOAT128_IEEE_P (TFmode)
       || (TARGET_POWERPC64 && TARGET_DIRECT_MOVE))) && (TARGET_LONG_DOUBLE_128)")
  (-1 "TARGET_MADDLD")
  (-1 "FLOAT128_IBM_P (TFmode)")
  (-1 "(V2DFmode == TImode || V2DFmode == PTImode || TARGET_P8_VECTOR) && (TARGET_ALTIVEC)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SImode) && reload_completed")
  (-1 "TARGET_32BIT && reload_completed")
  (-1 "TARGET_POWERPC64 && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT
   && !TARGET_FCFIDS")
  (-1 "(INTVAL (operands[2]) > 0
   && INTVAL (operands[2]) + INTVAL (operands[3]) == 0) && (TARGET_32BIT)")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V4SFmode) && !TARGET_P9_VECTOR")
  (-1 "((TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND))
   && reload_completed && int_reg_operand (operands[0], V8HImode)) && (TARGET_ALTIVEC)")
  (-1 "(reload_completed && int_reg_operand (operands[0], V2DImode)) && (TARGET_ALTIVEC)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V1TImode)
   && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "rs6000_is_valid_shift_mask (operands[3], operands[4], SImode)")
  (-1 "(INTVAL (operands[2]) & CALL_LONG) == 0")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V8HImode)")
  (-1 "TARGET_DLMZB && WORDS_BIG_ENDIAN && !optimize_size")
  (0 "TARGET_SPE
   && (gpc_reg_operand (operands[0], V4HImode)
       || gpc_reg_operand (operands[1], V4HImode))")
  (-1 "((TARGET_HARD_FLOAT && TARGET_FPRS && !TARGET_POWERPC64
   && (FLOAT128_2REG_P (TFmode)
       || int_reg_operand_not_pseudo (operands[0], TFmode)
       || int_reg_operand_not_pseudo (operands[1], TFmode))
   && (gpc_reg_operand (operands[0], TFmode)
       || gpc_reg_operand (operands[1], TFmode))) && (FLOAT128_2REG_P (TFmode))) && ( reload_completed)")
  (0 "TARGET_PAIRED_FLOAT && flag_unsafe_math_optimizations")
  (-1 "TARGET_POWERPC64 && TARGET_DIRECT_MOVE")
  (-1 "TARGET_HARD_FLOAT && (TARGET_FCFIDU || VECTOR_UNIT_VSX_P (DFmode))")
  (-1 "(((DImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && !rs6000_is_valid_and_mask (operands[2], DImode)) && (TARGET_POWERPC64)) && ( reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode))")
  (-1 "(TARGET_ALTIVEC && (reload_in_progress || reload_completed)) && (TARGET_32BIT)")
  (-1 "(!HONOR_SIGNED_ZEROS (V2SFmode)) && (TARGET_PAIRED_FLOAT)")
  (0 "!TARGET_IEEEQUAD
   && TARGET_HARD_FLOAT && TARGET_E500_DOUBLE && TARGET_LONG_DOUBLE_128
   && !(flag_finite_math_only && !flag_trapping_math)")
  (-1 "VECTOR_MEM_ALTIVEC_P (V16QImode)")
  (-1 "(TARGET_FLOAT128) && (FLOAT128_IEEE_P (TFmode))")
  (-1 "(TARGET_P8_VECTOR) && (TARGET_ALTIVEC)")
  (-1 "TARGET_STRING && XVECLEN (operands[0], 0) == 6")
  (-1 "TARGET_POWERPC64 && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && (gpc_reg_operand (operands[0], DDmode)
       || gpc_reg_operand (operands[1], DDmode))")
  (-1 "TARGET_POWERPC64 && (TARGET_SOFT_FLOAT || !TARGET_FPRS)
   && (gpc_reg_operand (operands[0], DFmode)
       || gpc_reg_operand (operands[1], DFmode))")
  (-1 "((TARGET_POWERPC64 && TARGET_DIRECT_MOVE && FLOAT128_2REG_P (TDmode)) && (TARGET_HARD_FLOAT && TARGET_FPRS)) && ( reload_completed)")
  (-1 "(rs6000_is_valid_insert_mask (operands[3], operands[4], DImode)
   && UINTVAL (operands[3]) + UINTVAL (operands[6]) + 1 == 0) && (TARGET_POWERPC64)")
  (-1 "(!TARGET_FLOAT128_HW && FLOAT128_IEEE_P (TFmode)) && (FLOAT128_IEEE_P (TFmode))")
  (-1 "!TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V4SFmode)
   && (register_operand (operands[0], V4SFmode) 
       || register_operand (operands[1], V4SFmode))")
  (-1 "(TARGET_STRING && INTVAL (operands[2]) > 0 && INTVAL (operands[2]) <= 4) && (TARGET_64BIT)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && VECTOR_UNIT_VSX_P (V2DFmode) && flag_unsafe_math_optimizations
   && !flag_trapping_math && TARGET_FRIZ")
  (-1 "((TARGET_HARD_FLOAT && TARGET_FPRS && !TARGET_POWERPC64
   && (FLOAT128_2REG_P (IFmode)
       || int_reg_operand_not_pseudo (operands[0], IFmode)
       || int_reg_operand_not_pseudo (operands[1], IFmode))
   && (gpc_reg_operand (operands[0], IFmode)
       || gpc_reg_operand (operands[1], IFmode))) && (FLOAT128_2REG_P (IFmode))) && ( reload_completed)")
  (-1 "(TARGET_P9_FUSION) && ((TARGET_POWERPC64) && (TARGET_32BIT))")
  (-1 "((TARGET_LONG_DOUBLE_128 && TARGET_VSX && FLOAT128_IBM_P (IFmode)) && (FLOAT128_IBM_P (IFmode))) && ( reload_completed)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V8HImode) && reload_completed")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LFIWAX
   && TARGET_FCFIDS && can_create_pseudo_p ()")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (DFmode == DFmode || DFmode == TFmode))
	|| (TARGET_SPE && DFmode != DFmode && DFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT)")
  (-1 "TARGET_FCFID && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT
   && !TARGET_FCFIDS")
  (-1 "((TARGET_POWERPC64 && TARGET_DIRECT_MOVE) && (TARGET_VSX_TIMODE)) && ( reload_completed)")
  (-1 "TARGET_FRE")
  (-1 "(TARGET_P9_FUSION) && (TARGET_32BIT)")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (TFmode)")
  (-1 "((HAVE_AS_TLS && DEFAULT_ABI == ABI_V4) && (! TARGET_64BIT)) && ( TARGET_TLS_MARKERS)")
  (0 "!WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V1DImode == DFmode || V1DImode == TFmode))
       || (TARGET_SPE && V1DImode != DFmode && V1DImode != TFmode))")
  (-1 "(TARGET_ELF && HAVE_AS_TLS) && (TARGET_64BIT)")
  (-1 "TARGET_VSX")
  (-1 "(TARGET_P9_FUSION && peep2_reg_dead_p (2, operands[0])
   && fusion_p9_p (operands[0], operands[1], operands[2], operands[3])) && (TARGET_64BIT)")
  (-1 "TARGET_64BIT && (INTVAL (operands[3]) & CALL_LONG) == 0")
  (-1 "(DEFAULT_ABI == ABI_V4
   || DEFAULT_ABI == ABI_DARWIN) && (TARGET_32BIT)")
  (-1 "TARGET_HARD_FLOAT 
   && ((TARGET_FPRS && TARGET_SINGLE_FLOAT) || TARGET_E500_SINGLE)")
  (-1 "(TARGET_STRING && INTVAL (operands[2]) > 0 && INTVAL (operands[2]) <= 4) && (TARGET_32BIT)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS")
  (-1 "((TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT 
   && TARGET_LONG_DOUBLE_128 && FLOAT128_IBM_P (TFmode)) && (FLOAT128_IBM_P (TFmode))) && ( reload_completed)")
  (1 "1")
  (-1 "(VECTOR_MEM_ALTIVEC_P (KFmode)) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "((TARGET_FLOAT128 && !TARGET_FLOAT128_HW) && (FLOAT128_IEEE_P (KFmode))) && ( 1)")
  (0 "WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V4HImode == DFmode || V4HImode == TFmode))
	|| (TARGET_SPE && V4HImode != DFmode && V4HImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "(TARGET_POWERPC64 && VECTOR_MEM_NONE_P (PTImode)
   && (gpc_reg_operand (operands[0], PTImode)
       || gpc_reg_operand (operands[1], PTImode)))")
  (-1 "(!VECTOR_UNIT_ALTIVEC_P (V4SFmode)) && (VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SFmode))")
  (-1 "TARGET_STRING && XVECLEN (operands[0], 0) == 9")
  (-1 "((FLOAT128_2REG_P (TDmode)) && (TARGET_HARD_FLOAT && TARGET_FPRS)) && ( reload_completed && REGNO (operands[0]) != REGNO (operands[1]))")
  (-1 "(!HONOR_SIGNED_ZEROS (V4SFmode)) && (VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SFmode))")
  (-1 "(((TARGET_SOFT_FLOAT || !TARGET_FPRS)
   && (gpc_reg_operand (operands[0], TDmode)
       || gpc_reg_operand (operands[1], TDmode))) && (TARGET_HARD_FLOAT && TARGET_FPRS)) && ( reload_completed)")
  (-1 "(rs6000_is_valid_2insn_and (operands[2], DImode)
   && !(rs6000_is_valid_and_mask (operands[2], DImode)
	|| (logical_const_operand (operands[2], DImode)
	    && rs6000_gen_cell_microcode))) && (TARGET_POWERPC64)")
  (-1 "(FLOAT128_IEEE_P (KFmode)
   || (FLOAT128_IBM_P (KFmode)
       && TARGET_HARD_FLOAT
       && (TARGET_FPRS || TARGET_E500_DOUBLE))) && (TARGET_FLOAT128)")
  (-1 "(DEFAULT_ABI == ABI_V4
   || DEFAULT_ABI == ABI_DARWIN) && (TARGET_64BIT)")
  (-1 "TARGET_DF_FPR && !TARGET_SIMPLE_FPU")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V4SImode)")
  (-1 "VECTOR_MEM_ALTIVEC_P (V4SFmode)
   && (register_operand (operands[0], V4SFmode) 
       || register_operand (operands[1], V4SFmode))")
  (-1 "!BYTES_BIG_ENDIAN && TARGET_VSX && !TARGET_P9_VECTOR && reload_completed")
  (-1 "VECTOR_MEM_VSX_P (V1TImode)")
  (0 "(TARGET_MACHO && flag_pic) && ( reload_completed)")
  (-1 "TARGET_STRING && XVECLEN (operands[0], 0) == 4")
  (-1 "TARGET_POWERPC64 && !TARGET_LDBRX
   && (REG_P (operands[0]) || REG_P (operands[1]))
   && !(MEM_P (operands[0]) && MEM_VOLATILE_P (operands[0]))
   && !(MEM_P (operands[1]) && MEM_VOLATILE_P (operands[1]))")
  (-1 "(DEFAULT_ABI == ABI_AIX || DEFAULT_ABI == ABI_ELFv2) && (TARGET_32BIT)")
  (-1 "((!logical_const_operand (operands[2], DImode)
   && rs6000_is_valid_mask (operands[2], NULL, NULL, DImode)) && (TARGET_POWERPC64)) && ( 1)")
  (-1 "(SImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && !logical_const_operand (operands[2], SImode)
   && rs6000_is_valid_and_mask (operands[2], SImode)")
  (-1 "((TARGET_FLOAT128 && !TARGET_FLOAT128_HW && FLOAT128_IEEE_P (KFmode)) && (FLOAT128_IEEE_P (KFmode))) && ( 1)")
  (-1 "(TARGET_P8_FUSION
   && fusion_gpr_load_p (operands[0], operands[1], operands[2],
			 operands[3])) && (TARGET_64BIT)")
  (-1 "VECTOR_MEM_ALTIVEC_P (V8HImode)
   && (register_operand (operands[0], V8HImode) 
       || register_operand (operands[1], V8HImode))")
  (-1 "(TARGET_P8_VECTOR && reload_completed
   && int_reg_operand (operands[0], V2DImode)) && (TARGET_ALTIVEC)")
  (-1 "(DImode == Pmode && rs6000_gen_cell_microcode) && (TARGET_POWERPC64)")
  (-1 "VECTOR_MEM_ALTIVEC_P (V4SFmode)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V8HImode)")
  (-1 "!TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V1TImode)
   && (register_operand (operands[0], V1TImode) 
       || register_operand (operands[1], V1TImode))")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT) && ( reload_completed && REG_P (operands[1]) && REGNO (operands[0]) == REGNO (operands[1]))")
  (-1 "(!(DImode == SImode && TARGET_POWERPC64)) && (TARGET_POWERPC64)")
  (-1 "(TARGET_VSX && TARGET_P8_FUSION && !TARGET_P9_VECTOR) && (((((TARGET_64BIT) && (FLOAT128_VECTOR_P (TFmode))) && (FLOAT128_VECTOR_P (TFmode))) && (TARGET_64BIT)) && (TARGET_64BIT))")
  (-1 "TARGET_SF_INSN")
  (-1 "(TARGET_XL_COMPAT && FLOAT128_IBM_P (IFmode)
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && ((FLOAT128_IBM_P (IFmode)) && (TARGET_POWERPC64))")
  (-1 "((TARGET_FLOAT128 && !TARGET_FLOAT128_HW) && (FLOAT128_IEEE_P (TFmode))) && ( 1)")
  (-1 "(TARGET_FCFID && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT
   && !TARGET_FCFIDS) && ( reload_completed)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V2DFmode)")
  (-1 "reload_completed && int_reg_operand (operands[0], PTImode)")
  (-1 "(TARGET_POWERPC64 && TARGET_DIRECT_MOVE && FLOAT128_2REG_P (TFmode)) && (TARGET_LONG_DOUBLE_128)")
  (-1 "reload_completed
   && (int_reg_operand (operands[0], V4SImode)
       || int_reg_operand (operands[1], V4SImode))
   && (!TARGET_DIRECT_MOVE_128
       || (!vsx_register_operand (operands[0], V4SImode)
           && !vsx_register_operand (operands[1], V4SImode)))")
  (-1 "TARGET_STRING")
  (0 "(TARGET_E500_DOUBLE && V2SImode == DFmode)
   || (TARGET_SPE && V2SImode != DFmode)")
  (-1 "VECTOR_MEM_VSX_P (TFmode) && TARGET_ALLOW_MOVMISALIGN")
  (0 "(HAVE_AS_TLS && TARGET_TLS_MARKERS && TARGET_CMODEL != CMODEL_SMALL) && (TARGET_64BIT)")
  (-1 "(((DImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode) && (TARGET_POWERPC64)) && ( reload_completed && cc_reg_not_cr0_operand (operands[3], CCmode))")
  (-1 "VECTOR_UNIT_VSX_P (V2DFmode) && VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SFmode)")
  (0 "(TARGET_E500_DOUBLE && (V2SFmode == DFmode || V2SFmode == TFmode))
   || (TARGET_SPE && V2SFmode != DFmode && V2SFmode != TFmode)")
  (-1 "(!TARGET_XL_COMPAT && FLOAT128_IBM_P (IFmode)
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (IFmode))")
  (-1 "(TARGET_STRING
   && ((INTVAL (operands[2]) > 24 && INTVAL (operands[2]) < 32)
       || INTVAL (operands[2]) == 0)
   && (REGNO (operands[0]) < 5 || REGNO (operands[0]) > 12)
   && (REGNO (operands[1]) < 5 || REGNO (operands[1]) > 12)
   && REGNO (operands[4]) == 5) && (TARGET_32BIT)")
  (-1 "(TARGET_P9_MINMAX) && ( 1)")
  (-1 "((DEFAULT_ABI == ABI_DARWIN
    || DEFAULT_ABI == ABI_V4)
   && (INTVAL (operands[3]) & CALL_LONG) == 0) && (TARGET_64BIT)")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT 
   && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (TFmode))")
  (-1 "(DEFAULT_ABI == ABI_DARWIN)
   && (INTVAL (operands[2]) & CALL_LONG) == 0")
  (-1 "(FLOAT128_2REG_P (TDmode)) && (TARGET_HARD_FLOAT && TARGET_FPRS)")
  (-1 "TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V2DImode)
   && (register_operand (operands[0], V2DImode) 
       || register_operand (operands[1], V2DImode))")
  (-1 "((DEFAULT_ABI == ABI_V4
    && TARGET_SECURE_PLT && flag_pic && !SYMBOL_REF_LOCAL_P (operands[0])
    && (INTVAL (operands[2]) & CALL_LONG) == 0)) && (TARGET_32BIT)")
  (-1 "reload_completed
   && (int_reg_operand (operands[0], V8HImode)
       || int_reg_operand (operands[1], V8HImode))
   && (!TARGET_DIRECT_MOVE_128
       || (!vsx_register_operand (operands[0], V8HImode)
           && !vsx_register_operand (operands[1], V8HImode)))")
  (-1 "(TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND))
   && reload_completed && int_reg_operand (operands[0], PTImode)")
  (0 "!TARGET_IEEEQUAD
   && TARGET_HARD_FLOAT && TARGET_E500_DOUBLE && TARGET_LONG_DOUBLE_128")
  (0 "!WORDS_BIG_ENDIAN && TARGET_E500_DOUBLE")
  (-1 "TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V1TImode)
   && (register_operand (operands[0], V1TImode) 
       || register_operand (operands[1], V1TImode))")
  (-1 "(DEFAULT_ABI == ABI_DARWIN)
   && (INTVAL (operands[3]) & CALL_LONG) == 0")
  (-1 "TARGET_POWERPC64
   && num_insns_constant (operands[1], DImode) > 1
   && rs6000_is_valid_and_mask (operands[1], DImode)")
  (0 "TARGET_SPE
   && (gpc_reg_operand (operands[0], V2SFmode)
       || gpc_reg_operand (operands[1], V2SFmode))")
  (0 "WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V2SImode == DFmode || V2SImode == TFmode))
	|| (TARGET_SPE && V2SImode != DFmode && V2SImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX && !TARGET_P9_VECTOR) && (FLOAT128_VECTOR_P (KFmode))")
  (0 "TARGET_SPE
   && (gpc_reg_operand (operands[0], V1DImode)
       || gpc_reg_operand (operands[1], V1DImode))")
  (-1 "(TARGET_CMPB && TARGET_POPCNTB) && (TARGET_POWERPC64)")
  (-1 "(TARGET_FLOAT128 && !TARGET_FLOAT128_HW) && (FLOAT128_IEEE_P (TFmode))")
  (0 "!WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (TFmode == DFmode || TFmode == TFmode))
       || (TARGET_SPE && TFmode != DFmode && TFmode != TFmode))")
  (-1 "reload_completed
   && ((GET_CODE (operands[0]) == REG && REGNO (operands[0]) <= 31)
       || (GET_CODE (operands[0]) == SUBREG
	   && GET_CODE (SUBREG_REG (operands[0])) == REG
	   && REGNO (SUBREG_REG (operands[0])) <= 31))")
  (-1 "(!logical_const_operand (operands[2], SImode)
   && rs6000_is_valid_mask (operands[2], NULL, NULL, SImode)) && ( 1)")
  (-1 "(!HONOR_SIGNED_ZEROS (SFmode)) && (TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT)")
  (-1 "TARGET_HARD_FLOAT
   && (TARGET_FPRS || TARGET_E500_DOUBLE)
   && TARGET_LONG_DOUBLE_128")
  (-1 "VECTOR_MEM_ALTIVEC_P (TImode)
   && (register_operand (operands[0], TImode) 
       || register_operand (operands[1], TImode))")
  (-1 "TARGET_FLOAT128_HW && !TARGET_POWERPC64")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LFIWZX
   && TARGET_FCFIDS")
  (0 "WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (TFmode == DFmode || TFmode == TFmode))
	|| (TARGET_SPE && TFmode != DFmode && TFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_FCTIWUZ
   && TARGET_STFIWX && can_create_pseudo_p ()")
  (-1 "TARGET_DF_INSN && !TARGET_SIMPLE_FPU")
  (0 "TARGET_HARD_FLOAT && !TARGET_FPRS")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V4HImode == DFmode || V4HImode == TFmode))
       || (TARGET_SPE && V4HImode != DFmode && V4HImode != TFmode))")
  (0 "(TARGET_E500_DOUBLE && V1DImode == DFmode)
   || (TARGET_SPE && V1DImode != DFmode)")
  (-1 "(!HONOR_SIGNED_ZEROS (V2SFmode) && !VECTOR_UNIT_ALTIVEC_P (V2SFmode)) && (TARGET_PAIRED_FLOAT)")
  (-1 "TARGET_SYNC_TI && quad_int_reg_operand (operands[2], PTImode)")
  (-1 "(DEFAULT_ABI == ABI_AIX || DEFAULT_ABI == ABI_ELFv2) && TARGET_32BIT")
  (-1 "TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V16QImode)
   && (register_operand (operands[0], V16QImode) 
       || register_operand (operands[1], V16QImode))")
  (-1 "VECTOR_MEM_VSX_P (V2DImode) && !reload_completed && !reload_in_progress")
  (0 "(TARGET_E500_DOUBLE && DFmode == DFmode)
   || (TARGET_SPE && DFmode != DFmode)")
  (-1 "(TARGET_ALTIVEC) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "reload_completed && !TARGET_P8_VECTOR && (GET_CODE (operands[3]) != AND)")
  (-1 "(TARGET_XL_COMPAT && FLOAT128_IBM_P (IFmode)
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (IFmode))")
  (-1 "(TARGET_ALTIVEC) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "! TARGET_FCFID && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT")
  (-1 "VECTOR_MEM_ALTIVEC_P (TImode)")
  (-1 "!WORDS_BIG_ENDIAN && !TARGET_POWERPC64")
  (-1 "((TARGET_ALTIVEC && (reload_in_progress || reload_completed)) && (TARGET_32BIT)) && ( reload_completed)")
  (0 "(!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V2SFmode == DFmode || V2SFmode == TFmode))
	|| (TARGET_SPE && V2SFmode != DFmode && V2SFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (-1 "rs6000_is_valid_2insn_and (operands[2], SImode)
   && !(rs6000_is_valid_and_mask (operands[2], SImode)
	|| (logical_const_operand (operands[2], SImode)
	    && rs6000_gen_cell_microcode))")
  (-1 "!rs6000_gen_cell_microcode")
  (-1 "TARGET_XSCVSPDPN")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && (SFmode != SFmode || TARGET_SINGLE_FLOAT)
   && TARGET_STFIWX && can_create_pseudo_p ()")
  (-1 "(TARGET_VSX && TARGET_P8_FUSION && !TARGET_P9_VECTOR) && (TARGET_64BIT)")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT)
       || VECTOR_UNIT_VSX_P (DFmode)")
  (-1 "RS6000_RECIP_HAVE_RSQRTE_P (SFmode)")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (TFmode))")
  (-1 "TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT && TARGET_FPRS && TARGET_FCFID")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (DFmode == DFmode || DFmode == TFmode))
	|| (TARGET_SPE && DFmode != DFmode && DFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "(TARGET_FLOAT128 && !TARGET_FLOAT128_HW) && (FLOAT128_IEEE_P (KFmode))")
  (-1 "(FLOAT128_2REG_P (TFmode)) && (TARGET_LONG_DOUBLE_128)")
  (-1 "TARGET_HARD_FLOAT && ((TARGET_FPRS && TARGET_DOUBLE_FLOAT) || TARGET_E500_DOUBLE)")
  (0 "(TARGET_XCOFF && HAVE_AS_TLS) && (TARGET_32BIT)")
  (-1 "(TARGET_P9_FUSION && peep2_reg_dead_p (2, operands[0])
   && fusion_p9_p (operands[0], operands[1], operands[2], operands[3])
   && !rtx_equal_p (operands[0], operands[3])) && (TARGET_64BIT)")
  (-1 "(!VECTOR_UNIT_ALTIVEC_P (DFmode)) && ((TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT)
       || VECTOR_UNIT_VSX_P (DFmode))")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V2SFmode == DFmode || V2SFmode == TFmode))
	|| (TARGET_SPE && V2SFmode != DFmode && V2SFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT)")
  (-1 "TARGET_ALTIVEC")
  (0 "TARGET_HARD_FLOAT && !TARGET_FPRS
   && !(flag_finite_math_only && !flag_trapping_math)")
  (-1 "TARGET_ISEL")
  (-1 "reload_completed
   && (int_reg_operand (operands[0], V2DFmode)
       || int_reg_operand (operands[1], V2DFmode))
   && (!TARGET_DIRECT_MOVE_128
       || (!vsx_register_operand (operands[0], V2DFmode)
           && !vsx_register_operand (operands[1], V2DFmode)))")
  (-1 "RS6000_RECIP_AUTO_RE_P (V2DFmode)
   && can_create_pseudo_p () && optimize_insn_for_speed_p ()
   && flag_finite_math_only && !flag_trapping_math && flag_reciprocal_math")
  (-1 "((DEFAULT_ABI == ABI_V4
    && TARGET_SECURE_PLT && flag_pic && !SYMBOL_REF_LOCAL_P (operands[0])
    && (INTVAL (operands[2]) & CALL_LONG) == 0)) && (TARGET_64BIT)")
  (-1 "TARGET_EXTSWSLI")
  (-1 "(!HONOR_SIGNED_ZEROS (KFmode)) && (TARGET_FLOAT128_HW && FLOAT128_IEEE_P (KFmode))")
  (-1 "(V4SFmode == TImode || V4SFmode == PTImode || TARGET_P8_VECTOR) && (TARGET_ALTIVEC)")
  (-1 "((FLOAT128_IBM_P (TFmode) && !TARGET_XL_COMPAT
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (TFmode))) && ( reload_completed && REGNO (operands[0]) == REGNO (operands[1]))")
  (-1 "!TARGET_POWERPC64 && reload_completed")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && !TARGET_POWERPC64
   && (FLOAT128_2REG_P (TFmode)
       || int_reg_operand_not_pseudo (operands[0], TFmode)
       || int_reg_operand_not_pseudo (operands[1], TFmode))
   && (gpc_reg_operand (operands[0], TFmode)
       || gpc_reg_operand (operands[1], TFmode))) && (FLOAT128_2REG_P (TFmode))")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (TImode) && can_create_pseudo_p ()")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V4SImode) && !TARGET_P9_VECTOR")
  (-1 "((DImode == Pmode) && (TARGET_POWERPC64)) && ( reload_completed && cc_reg_not_cr0_operand (operands[2], CCmode))")
  (-1 "((SImode == Pmode || UINTVAL (operands[3]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && rs6000_is_valid_shift_mask (operands[3], operands[4], SImode)) && ( reload_completed && cc_reg_not_cr0_operand (operands[5], CCmode))")
  (-1 "TARGET_FRES")
  (-1 "(!HONOR_SIGNED_ZEROS (V2DFmode) && !VECTOR_UNIT_ALTIVEC_P (V2DFmode)) && (VECTOR_UNIT_ALTIVEC_OR_VSX_P (V2DFmode))")
  (-1 "(TARGET_ALTIVEC) && (TARGET_64BIT)")
  (0 "TARGET_MACHO")
  (-1 "RS6000_RECIP_HAVE_RE_P (V4SFmode)")
  (-1 "!TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V4SImode)
   && (register_operand (operands[0], V4SImode) 
       || register_operand (operands[1], V4SImode))")
  (0 "TARGET_MACHO && !TARGET_64BIT")
  (-1 "(VECTOR_MEM_VSX_P (KFmode)) && (FLOAT128_VECTOR_P (KFmode))")
  (-1 "((DImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode) && (TARGET_POWERPC64)")
  (0 "TARGET_HARD_FLOAT && TARGET_E500_DOUBLE
    && (gpc_reg_operand (operands[0], DFmode)
        || gpc_reg_operand (operands[1], DFmode))")
  (-1 "VECTOR_UNIT_ALTIVEC_P (V16QImode)")
  (-1 "TARGET_VSX && TARGET_DF_FPR")
  (0 "(TARGET_E500_DOUBLE && (TFmode == DFmode || TFmode == TFmode))
   || (TARGET_SPE && TFmode != DFmode && TFmode != TFmode)")
  (-1 "!TARGET_P8_VECTOR && (GET_CODE (operands[3]) != AND)")
  (-1 "(V4SImode == TImode || V4SImode == PTImode || TARGET_P8_VECTOR) && (TARGET_ALTIVEC)")
  (0 "!WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V4HImode == DFmode || V4HImode == TFmode))
       || (TARGET_SPE && V4HImode != DFmode && V4HImode != TFmode))")
  (-1 "(HAVE_AS_TLS && TARGET_TLS_MARKERS) && (TARGET_64BIT)")
  (-1 "VECTOR_MEM_VSX_P (V2DFmode)")
  (-1 "!TARGET_64BIT")
  (-1 "TARGET_HARD_FLOAT && TARGET_FCFIDU")
  (-1 "!TARGET_LINK_STACK && TARGET_ELF && DEFAULT_ABI == ABI_V4 && flag_pic == 2")
  (-1 "(!TARGET_VSX && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && TARGET_LONG_DOUBLE_128 && FLOAT128_IBM_P (TFmode)) && (FLOAT128_IBM_P (TFmode))")
  (-1 "FLOAT128_VECTOR_P (TFmode)")
  (-1 "(TARGET_POWERPC64) && (TARGET_32BIT)")
  (-1 "(TARGET_FLOAT128) && (FLOAT128_IEEE_P (KFmode))")
  (-1 "(HAVE_AS_TLS && (DEFAULT_ABI == ABI_AIX || DEFAULT_ABI == ABI_ELFv2)) && (! TARGET_64BIT)")
  (-1 "(!HONOR_SIGNED_ZEROS (TFmode)) && (TARGET_FLOAT128_HW && FLOAT128_IEEE_P (TFmode))")
  (-1 "(TARGET_POWERPC64 && VECTOR_MEM_VSX_P (TFmode)
   && (register_operand (operands[0], TFmode) 
       || register_operand (operands[1], TFmode))) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT
   && ((TARGET_PPC_GFXOPT
        && !HONOR_NANS (DFmode)
        && !HONOR_SIGNED_ZEROS (DFmode))
       || TARGET_CMPB
       || VECTOR_UNIT_VSX_P (DFmode))")
  (-1 "TARGET_MINMAX_SF")
  (-1 "(TARGET_HARD_FLOAT
   && (TARGET_FPRS || TARGET_E500_DOUBLE)
   && (!FLOAT128_IEEE_P (IFmode)
       || (TARGET_POWERPC64 && TARGET_DIRECT_MOVE))) && (TARGET_FLOAT128)")
  (-1 "(reload_completed && int_reg_operand (operands[0], V4SImode)) && (TARGET_ALTIVEC)")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V2DImode)")
  (0 "TARGET_SPE && INTVAL (operands[1]) >= 0 && INTVAL (operands[1]) <= 31")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_POWERPC64
   && FLOAT128_2REG_P (IFmode)
   && (IFmode != TDmode || WORDS_BIG_ENDIAN)
   && (gpc_reg_operand (operands[0], IFmode)
       || gpc_reg_operand (operands[1], IFmode))) && (FLOAT128_2REG_P (IFmode))")
  (-1 "reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])
   && !direct_move_p (operands[0], operands[1])
   && !quad_load_store_p (operands[0], operands[1])")
  (-1 "(TARGET_P9_FUSION && peep2_reg_dead_p (2, operands[0])
   && fusion_p9_p (operands[0], operands[1], operands[2], operands[3])) && (TARGET_32BIT)")
  (-1 "VECTOR_UNIT_VSX_P (V2DFmode) && VECTOR_UNIT_ALTIVEC_OR_VSX_P (V4SImode)")
  (-1 "TARGET_UPDATE && rs6000_gen_cell_microcode
   && (!avoiding_indexed_address_p (SImode)
       || !gpc_reg_operand (operands[2], SImode))")
  (-1 "TARGET_STRING && XVECLEN (operands[0], 0) == 3")
  (-1 "((DEFAULT_ABI == ABI_DARWIN
   || (DEFAULT_ABI == ABI_V4
       && (INTVAL (operands[2]) & CALL_LONG) == 0))) && (TARGET_64BIT)")
  (-1 "((DImode == Pmode || UINTVAL (operands[2]) <= 0x7fffffff)
   && rs6000_gen_cell_microcode
   && !rs6000_is_valid_and_mask (operands[2], DImode)) && (TARGET_POWERPC64)")
  (-1 "(!VECTOR_UNIT_ALTIVEC_P (SFmode)) && (TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT)")
  (0 "WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (DFmode == DFmode || DFmode == TFmode))
	|| (TARGET_SPE && DFmode != DFmode && DFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())")
  (-1 "((FLOAT128_IBM_P (IFmode) && !TARGET_XL_COMPAT
   && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_LONG_DOUBLE_128) && (FLOAT128_IBM_P (IFmode))) && ( reload_completed && REGNO (operands[0]) == REGNO (operands[1]))")
  (0 "TARGET_PAIRED_FLOAT && reload_completed
   && gpr_or_gpr_p (operands[0], operands[1])")
  (-1 "TARGET_DF_FPR && !TARGET_SIMPLE_FPU
   && (TARGET_PPC_GPOPT || (DFmode == SFmode && TARGET_XILINX_FPU))")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V2SFmode == DFmode || V2SFmode == TFmode))
       || (TARGET_SPE && V2SFmode != DFmode && V2SFmode != TFmode))")
  (-1 "!TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V8HImode)
   && (register_operand (operands[0], V8HImode) 
       || register_operand (operands[1], V8HImode))")
  (-1 "! TARGET_POWERPC64 
   && ((TARGET_FPRS && TARGET_SINGLE_FLOAT) 
       || TARGET_SOFT_FLOAT || TARGET_E500_SINGLE
       || (DFmode == DDmode && TARGET_E500_DOUBLE))
   && (gpc_reg_operand (operands[0], DFmode)
       || gpc_reg_operand (operands[1], DFmode))")
  (-1 "!BYTES_BIG_ENDIAN && VECTOR_MEM_VSX_P (V4SFmode)")
  (-1 "VECTOR_MEM_ALTIVEC_OR_VSX_P (V4SFmode)")
  (-1 "TARGET_SYNC_TI")
  (-1 "((TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_SINGLE_FLOAT 
   && TARGET_LONG_DOUBLE_128 && FLOAT128_IBM_P (IFmode)) && (FLOAT128_IBM_P (IFmode))) && ( reload_completed)")
  (-1 "VECTOR_MEM_VSX_P (TImode)")
  (0 "((TARGET_TOC) && (TARGET_32BIT)) && ( TARGET_CMODEL != CMODEL_SMALL && reload_completed)")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V2SImode == DFmode || V2SImode == TFmode))
       || (TARGET_SPE && V2SImode != DFmode && V2SImode != TFmode))")
  (-1 "DEFAULT_ABI == ABI_V4 && flag_pic == 1 && TARGET_32BIT")
  (0 "((TARGET_TOC) && (TARGET_64BIT)) && ( TARGET_CMODEL != CMODEL_SMALL && reload_completed)")
  (-1 "TARGET_DLMZB")
  (-1 "VECTOR_UNIT_ALTIVEC_OR_VSX_P (V8HImode)")
  (0 "(WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V2SImode == DFmode || V2SImode == TFmode))
	|| (TARGET_SPE && V2SImode != DFmode && V2SImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT && can_create_pseudo_p ())) && ( 1)")
  (-1 "(!BYTES_BIG_ENDIAN && TARGET_VSX) && (FLOAT128_VECTOR_P (TFmode))")
  (-1 "(TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_POWERPC64 && !WORDS_BIG_ENDIAN
   && (gpc_reg_operand (operands[0], TDmode)
       || gpc_reg_operand (operands[1], TDmode))) && ( reload_completed)")
  (-1 "TARGET_POWERPC64
   && (gpc_reg_operand (operands[0], DImode)
       || gpc_reg_operand (operands[1], DImode))")
  (-1 "((HAVE_AS_TLS && (DEFAULT_ABI == ABI_AIX || DEFAULT_ABI == ABI_ELFv2)) && (! TARGET_64BIT)) && ( TARGET_TLS_MARKERS)")
  (-1 "(HAVE_AS_TLS && TARGET_TLS_MARKERS
   && (DEFAULT_ABI == ABI_AIX || DEFAULT_ABI == ABI_ELFv2)) && (! TARGET_64BIT)")
  (0 "(!TARGET_IEEEQUAD
   && TARGET_HARD_FLOAT && TARGET_E500_DOUBLE && TARGET_LONG_DOUBLE_128) && ( reload_completed)")
  (-1 "(DEFAULT_ABI == ABI_V4
   && TARGET_SECURE_PLT && flag_pic && !SYMBOL_REF_LOCAL_P (operands[0])
   && (INTVAL (operands[2]) & CALL_LONG) == 0) && (TARGET_32BIT)")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V1DImode == DFmode || V1DImode == TFmode))
       || (TARGET_SPE && V1DImode != DFmode && V1DImode != TFmode))")
  (-1 "(DEFAULT_ABI == ABI_ELFv2) && (TARGET_32BIT)")
  (0 "TARGET_PAIRED_FLOAT")
  (-1 "(INTVAL (operands[2]) > 0
   && INTVAL (operands[2]) + INTVAL (operands[3]) == 0) && (TARGET_64BIT)")
  (-1 "TARGET_MINMAX_DF")
  (-1 "(TARGET_P8_FUSION
   && fusion_gpr_load_p (operands[0], operands[1], operands[2],
			 operands[3])) && (TARGET_32BIT)")
  (0 "TARGET_SINGLE_FPU &&
   (gpc_reg_operand (operands[0], SImode) || gpc_reg_operand (operands[1], SImode))")
  (-1 "(TARGET_STRING
   && INTVAL (operands[2]) > 8 && INTVAL (operands[2]) <= 16
   && (REGNO (operands[0]) < 5 || REGNO (operands[0]) > 8)
   && (REGNO (operands[1]) < 5 || REGNO (operands[1]) > 8)
   && REGNO (operands[4]) == 5) && (TARGET_64BIT)")
  (-1 "VECTOR_MEM_VSX_P (V8HImode) && !BYTES_BIG_ENDIAN && TARGET_P9_VECTOR")
  (-1 "(rs6000_is_valid_2insn_and (operands[2], SImode)
   && !(rs6000_is_valid_and_mask (operands[2], SImode)
	|| (logical_const_operand (operands[2], SImode)
	    && rs6000_gen_cell_microcode))) && ( 1)")
  (-1 "TARGET_POWERPC64 && VECTOR_MEM_VSX_P (V4SImode)
   && (register_operand (operands[0], V4SImode) 
       || register_operand (operands[1], V4SImode))")
  (-1 "(gpc_reg_operand (operands[0], SDmode)
   || gpc_reg_operand (operands[1], DDmode))
   && TARGET_HARD_FLOAT && TARGET_FPRS")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (V2SImode == DFmode || V2SImode == TFmode))
	|| (TARGET_SPE && V2SImode != DFmode && V2SImode != TFmode))
       && TARGET_ELF && !TARGET_64BIT)")
  (-1 "(TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND)) && (TARGET_ALTIVEC)")
  (-1 "(TARGET_STRING
   && INTVAL (operands[2]) > 16 && INTVAL (operands[2]) <= 32
   && (REGNO (operands[0]) < 5 || REGNO (operands[0]) > 10)
   && (REGNO (operands[1]) < 5 || REGNO (operands[1]) > 10)
   && REGNO (operands[4]) == 5) && (TARGET_64BIT)")
  (-1 "VECTOR_UNIT_VSX_P (V4SFmode)")
  (-1 "(TARGET_POPCNTB || TARGET_POPCNTD) && (TARGET_POWERPC64)")
  (0 "WORDS_BIG_ENDIAN
   && ((TARGET_E500_DOUBLE && (V1DImode == DFmode || V1DImode == TFmode))
       || (TARGET_SPE && V1DImode != DFmode && V1DImode != TFmode))
   && TARGET_ELF && !TARGET_64BIT")
  (-1 "(SImode == Pmode && rs6000_gen_cell_microcode) && ( reload_completed && cc_reg_not_cr0_operand (operands[4], CCmode))")
  (-1 "(!VECTOR_UNIT_ALTIVEC_P (KFmode)) && (TARGET_FLOAT128_HW && FLOAT128_IEEE_P (KFmode))")
  (-1 "TARGET_MODULO
   && ! reg_mentioned_p (operands[0], operands[1])
   && ! reg_mentioned_p (operands[0], operands[2])
   && ! reg_mentioned_p (operands[3], operands[1])
   && ! reg_mentioned_p (operands[3], operands[2])")
  (-1 "TARGET_STRING && XVECLEN (operands[0], 0) == 7")
  (0 "!WORDS_BIG_ENDIAN
   && (((TARGET_E500_DOUBLE && (TFmode == DFmode || TFmode == TFmode))
	|| (TARGET_SPE && TFmode != DFmode && TFmode != TFmode))
       && TARGET_ELF && !TARGET_64BIT)")
  (-1 "((TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND))
   && reload_completed && int_reg_operand (operands[0], V2DFmode)) && (TARGET_ALTIVEC)")
  (0 "(HAVE_AS_TLS && TARGET_CMODEL != CMODEL_SMALL) && (TARGET_64BIT)")
  (-1 "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_DOUBLE_FLOAT && TARGET_UPDATE
   && (!avoiding_indexed_address_p (SImode)
       || !gpc_reg_operand (operands[2], SImode))")
  (-1 "(TARGET_ALTIVEC && (reload_in_progress || reload_completed)) && (TARGET_64BIT)")
])
