// Seed: 4237095668
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  inout id_1;
  assign id_2 = 1;
  reg id_3;
  always id_1 <= id_3;
  assign id_2 = 1;
endmodule
