<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\Gowin\TangNano9K\LushayLabs\ex12_hub75\hub75\scripts\bottom_half_rom.v<br>
C:\Users\MonkPC\workspaces\FPGA\Gowin\TangNano9K\LushayLabs\ex12_hub75\hub75\scripts\top_half_rom.v<br>
C:\Users\MonkPC\workspaces\FPGA\Gowin\TangNano9K\LushayLabs\ex12_hub75\hub75\src\top.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Sep  8 01:25:57 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>hub75_image_driver</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.144s, Peak memory usage = 338.406MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.062s, Peak memory usage = 338.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 338.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.077s, Peak memory usage = 338.406MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 338.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 338.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 338.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 338.406MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.875s, Elapsed time = 0h 0m 0.83s, Peak memory usage = 338.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.041s, Peak memory usage = 338.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 338.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 338.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.08s, Peak memory usage = 338.406MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 338.406MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 338.406MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>41</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>830</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>148</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>625</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>845(833 LUT, 12 ALU) / 8640</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>41 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>12 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>29 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 26</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clkdiv/clk_master</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clkdiv/counter_4_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>framebuffer2Bit/ADDR_d[4]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>ADDR_4_s2/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>299.873(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clkdiv/clk_master</td>
<td>50.000(MHz)</td>
<td>141.842(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>framebuffer2Bit/ADDR_d[4]</td>
<td>50.000(MHz)</td>
<td>47.418(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>buffer/rom_low/n6150_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>buffer/rom_high/data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>framebuffer2Bit/ADDR_d[4][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>framebuffer2Bit/ADDR_d[4][F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>framebuffer2Bit/ADDR_d[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>60</td>
<td>ADDR_4_s2/Q</td>
</tr>
<tr>
<td>10.711</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s8/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>buffer/rom_low/n6150_s8/F</td>
</tr>
<tr>
<td>12.237</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s129/I1</td>
</tr>
<tr>
<td>13.051</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s129/F</td>
</tr>
<tr>
<td>13.763</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s75/I1</td>
</tr>
<tr>
<td>14.577</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s75/F</td>
</tr>
<tr>
<td>15.289</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s29/I1</td>
</tr>
<tr>
<td>16.103</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s29/F</td>
</tr>
<tr>
<td>16.814</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s8/I2</td>
</tr>
<tr>
<td>17.423</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s8/F</td>
</tr>
<tr>
<td>18.135</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s1/I3</td>
</tr>
<tr>
<td>18.599</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s1/F</td>
</tr>
<tr>
<td>19.310</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s0/I0</td>
</tr>
<tr>
<td>20.075</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>buffer/rom_low/n6159_s0/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_high/data_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>framebuffer2Bit/ADDR_d[4]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>ADDR_4_s2/Q</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>buffer/rom_high/data_2_s0/G</td>
</tr>
<tr>
<td>20.242</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>buffer/rom_high/data_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.095, 47.238%; route: 4.980, 46.167%; tC2Q: 0.711, 6.595%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>buffer/rom_low/n6150_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>buffer/rom_low/data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>framebuffer2Bit/ADDR_d[4][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>framebuffer2Bit/ADDR_d[4][F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>framebuffer2Bit/ADDR_d[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>60</td>
<td>ADDR_4_s2/Q</td>
</tr>
<tr>
<td>10.711</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s8/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>buffer/rom_low/n6150_s8/F</td>
</tr>
<tr>
<td>12.237</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s129/I1</td>
</tr>
<tr>
<td>13.051</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s129/F</td>
</tr>
<tr>
<td>13.763</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s75/I1</td>
</tr>
<tr>
<td>14.577</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s75/F</td>
</tr>
<tr>
<td>15.289</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s29/I1</td>
</tr>
<tr>
<td>16.103</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s29/F</td>
</tr>
<tr>
<td>16.814</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s8/I2</td>
</tr>
<tr>
<td>17.423</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s8/F</td>
</tr>
<tr>
<td>18.135</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s1/I3</td>
</tr>
<tr>
<td>18.599</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s1/F</td>
</tr>
<tr>
<td>19.310</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6159_s0/I0</td>
</tr>
<tr>
<td>20.075</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>buffer/rom_low/n6159_s0/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/data_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>framebuffer2Bit/ADDR_d[4]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>ADDR_4_s2/Q</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>buffer/rom_low/data_2_s0/G</td>
</tr>
<tr>
<td>20.242</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>buffer/rom_low/data_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.095, 47.238%; route: 4.980, 46.167%; tC2Q: 0.711, 6.595%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>buffer/rom_low/n6150_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>buffer/rom_high/data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>framebuffer2Bit/ADDR_d[4][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>framebuffer2Bit/ADDR_d[4][F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>framebuffer2Bit/ADDR_d[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>60</td>
<td>ADDR_4_s2/Q</td>
</tr>
<tr>
<td>10.711</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s8/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>buffer/rom_low/n6150_s8/F</td>
</tr>
<tr>
<td>12.237</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s62/I1</td>
</tr>
<tr>
<td>13.051</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s62/F</td>
</tr>
<tr>
<td>13.763</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s29/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>buffer/rom_low/n6156_s29/F</td>
</tr>
<tr>
<td>15.083</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s35/I0</td>
</tr>
<tr>
<td>15.848</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>buffer/rom_low/n6150_s35/F</td>
</tr>
<tr>
<td>16.559</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s11/I2</td>
</tr>
<tr>
<td>17.168</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s11/F</td>
</tr>
<tr>
<td>17.880</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s2/I2</td>
</tr>
<tr>
<td>18.489</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s2/F</td>
</tr>
<tr>
<td>19.200</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s0/I1</td>
</tr>
<tr>
<td>20.015</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>buffer/rom_low/n6150_s0/F</td>
</tr>
<tr>
<td>20.726</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_high/data_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>framebuffer2Bit/ADDR_d[4]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>ADDR_4_s2/Q</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>buffer/rom_high/data_5_s0/G</td>
</tr>
<tr>
<td>20.242</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>buffer/rom_high/data_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.035, 46.943%; route: 4.980, 46.425%; tC2Q: 0.711, 6.632%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>buffer/rom_low/n6150_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>buffer/rom_low/data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>framebuffer2Bit/ADDR_d[4][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>framebuffer2Bit/ADDR_d[4][F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>framebuffer2Bit/ADDR_d[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>60</td>
<td>ADDR_4_s2/Q</td>
</tr>
<tr>
<td>10.711</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s8/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>buffer/rom_low/n6150_s8/F</td>
</tr>
<tr>
<td>12.237</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s62/I1</td>
</tr>
<tr>
<td>13.051</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s62/F</td>
</tr>
<tr>
<td>13.763</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s29/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>buffer/rom_low/n6156_s29/F</td>
</tr>
<tr>
<td>15.083</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s35/I0</td>
</tr>
<tr>
<td>15.848</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>buffer/rom_low/n6150_s35/F</td>
</tr>
<tr>
<td>16.559</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s11/I2</td>
</tr>
<tr>
<td>17.168</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s11/F</td>
</tr>
<tr>
<td>17.880</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s2/I2</td>
</tr>
<tr>
<td>18.489</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s2/F</td>
</tr>
<tr>
<td>19.200</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6150_s0/I1</td>
</tr>
<tr>
<td>20.015</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>buffer/rom_low/n6150_s0/F</td>
</tr>
<tr>
<td>20.726</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/data_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>framebuffer2Bit/ADDR_d[4]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>ADDR_4_s2/Q</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>buffer/rom_low/data_5_s0/G</td>
</tr>
<tr>
<td>20.242</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>buffer/rom_low/data_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.035, 46.943%; route: 4.980, 46.425%; tC2Q: 0.711, 6.632%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>buffer/rom_low/n6156_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>buffer/rom_high/data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>framebuffer2Bit/ADDR_d[4][R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>framebuffer2Bit/ADDR_d[4][F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>framebuffer2Bit/ADDR_d[4]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>60</td>
<td>ADDR_4_s2/Q</td>
</tr>
<tr>
<td>10.711</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s15/I1</td>
</tr>
<tr>
<td>11.526</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>buffer/rom_low/n6156_s15/F</td>
</tr>
<tr>
<td>12.237</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s98/I0</td>
</tr>
<tr>
<td>13.002</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s98/F</td>
</tr>
<tr>
<td>13.713</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s70/I0</td>
</tr>
<tr>
<td>14.478</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s70/F</td>
</tr>
<tr>
<td>15.189</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s39/I3</td>
</tr>
<tr>
<td>15.653</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s39/F</td>
</tr>
<tr>
<td>16.364</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s12/I2</td>
</tr>
<tr>
<td>16.974</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s12/F</td>
</tr>
<tr>
<td>17.685</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s2/I3</td>
</tr>
<tr>
<td>18.149</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s2/F</td>
</tr>
<tr>
<td>18.860</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_low/n6156_s0/I1</td>
</tr>
<tr>
<td>19.674</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>buffer/rom_low/n6156_s0/F</td>
</tr>
<tr>
<td>20.386</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>buffer/rom_high/data_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>framebuffer2Bit/ADDR_d[4]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>ADDR_4_s2/Q</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>buffer/rom_high/data_3_s0/G</td>
</tr>
<tr>
<td>20.242</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>buffer/rom_high/data_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.695, 45.205%; route: 4.980, 47.946%; tC2Q: 0.711, 6.849%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
