// SPDX-License-Identifier: GPL-2.0
//
// Copyright (c) 2025 BayLibre, SAS.
// Author: Valerio Setti <vsetti@baylibre.com>

#include <linux/bitfield.h>
#include <linux/clk.h>
#include <sound/pcm_params.h>
#include <linux/dma-mapping.h>
#include <linux/hrtimer.h>
#include <sound/soc.h>
#include <sound/soc-dai.h>

/* FIFO registers */
#define AUDIN_FIFO_START	0x00
#define AUDIN_FIFO_END		0x04
#define AUDIN_FIFO_PTR		0x08

/* FIFOx CTRL registers and bits */
#define AUDIN_FIFO_CTRL		0x14
	#define AUDIN_FIFO_CTRL_EN		BIT(0)
	#define AUDIN_FIFO_CTRL_RST		BIT(1)
	#define AUDIN_FIFO_CTRL_LOAD		BIT(2)
	#define AUDIN_FIFO_CTRL_DIN_SEL_OFF	3
	#define AUDIN_FIFO_CTRL_DIN_SEL_MASK	GENMASK(5, 3)
	#define AUDIN_FIFO_CTRL_ENDIAN_MASK	GENMASK(10, 8)
	#define AUDIN_FIFO_CTRL_CHAN_MASK	GENMASK(14, 11)
	#define AUDIN_FIFO_CTRL_UG		BIT(15)

/* FIFOx_CTRL1 registers and bits */
#define AUDIN_FIFO_CTRL1	0x18
	#define AUDIN_FIFO_CTRL1_DIN_POS_2		BIT(7)
	#define AUDIN_FIFO_CTRL1_DIN_BYTE_NUM_MASK	GENMASK(3, 2)
	#define AUDIN_FIFO_CTRL1_DIN_POS_01_MASK	GENMASK(1, 0)

/* This is the size of the FIFO (i.e. 64*64 bytes). */
#define AUDIN_FIFO_I2S_BLOCK		4096

static const struct snd_pcm_hardware toddr_pcm_hw = {
	.info = (SNDRV_PCM_INFO_INTERLEAVED |
		 SNDRV_PCM_INFO_MMAP |
		 SNDRV_PCM_INFO_MMAP_VALID |
		 SNDRV_PCM_INFO_PAUSE),
	.formats = SNDRV_PCM_FMTBIT_S16_LE,
	.rate_min = 5512,
	.rate_max = 192000,
	.channels_min = 2,
	.channels_max = 2,
	.period_bytes_min = 2 * AUDIN_FIFO_I2S_BLOCK,
	.period_bytes_max = AUDIN_FIFO_I2S_BLOCK * USHRT_MAX,
	.periods_min = 2,
	.periods_max = UINT_MAX,

	/* No real justification for this */
	.buffer_bytes_max = 1 * 1024 * 1024,
};

struct toddr_drvdata {
	struct clk *input_clk;
};

struct toddr_dai_data {
	/*
	 * The AUDIN peripheral has an IRQ to signal when data is received, but
	 * it cannot grant a periodic behavior. The reason is that the register
	 * which holds the address which triggers the IRQ must be updated
	 * continuously. Therefore we use a periodic timer.
	 */
	struct hrtimer polling_timer;
	int poll_time_ns;
	struct snd_pcm_substream *substream;
};

static int toddr_dai_trigger(struct snd_pcm_substream *substream, int cmd,
			     struct snd_soc_dai *dai)
{
	struct snd_soc_component *component = dai->component;
	(void) dai;

	switch (cmd) {
	case SNDRV_PCM_TRIGGER_START:
	case SNDRV_PCM_TRIGGER_RESUME:
	case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
		snd_soc_component_update_bits(component, AUDIN_FIFO_CTRL,
					      AUDIN_FIFO_CTRL_EN,
					      AUDIN_FIFO_CTRL_EN);
		break;
	case SNDRV_PCM_TRIGGER_SUSPEND:
	case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
	case SNDRV_PCM_TRIGGER_STOP:
		snd_soc_component_update_bits(component, AUDIN_FIFO_CTRL,
					      AUDIN_FIFO_CTRL_EN, 0);
		break;
	default:
		return -EINVAL;
	}

	return 0;
}

static int toddr_dai_prepare(struct snd_pcm_substream *substream,
			     struct snd_soc_dai *dai)
{
	struct snd_soc_component *component = dai->component;
	struct snd_pcm_runtime *runtime = substream->runtime;
	dma_addr_t dma_end = runtime->dma_addr + runtime->dma_bytes - 8;
	unsigned int val;

	/* Setup memory boundaries */
	snd_soc_component_write(component, AUDIN_FIFO_START, runtime->dma_addr);
	snd_soc_component_write(component, AUDIN_FIFO_PTR, runtime->dma_addr);
	snd_soc_component_write(component, AUDIN_FIFO_END, dma_end);

	/* Load new addresses */
	val = AUDIN_FIFO_CTRL_LOAD | AUDIN_FIFO_CTRL_UG;
	snd_soc_component_update_bits(component, AUDIN_FIFO_CTRL, val, val);

	/* Reset */
	snd_soc_component_update_bits(dai->component, AUDIN_FIFO_CTRL,
				      AUDIN_FIFO_CTRL_RST,
				      AUDIN_FIFO_CTRL_RST);

	return 0;
}

static int toddr_dai_hw_params(struct snd_pcm_substream *substream,
			       struct snd_pcm_hw_params *params,
			       struct snd_soc_dai *dai)
{
	struct snd_soc_component *component = dai->component;
	struct toddr_dai_data *data = snd_soc_dai_dma_data_get_capture(dai);
	unsigned int val;

	if (params_width(params) != 16) {
		dev_err(dai->dev, "Unsupported width %u\n",
			params_physical_width(params));
		return -EINVAL;
	}

	/*
	 * FIFO is filled line by line and each of them is 8 bytes. The
	 * problem is that each line is filled starting from the end,
	 * so we need to properly reorder them before moving to the
	 * RAM. This is the value required to properly re-order samples stored
	 * in 16 bit format.
	 */
	val = FIELD_PREP(AUDIN_FIFO_CTRL_ENDIAN_MASK, 6);
	snd_soc_component_update_bits(component, AUDIN_FIFO_CTRL,
				      AUDIN_FIFO_CTRL_ENDIAN_MASK, val);

	/*
	 * The I2S input decoder passed 24 bits of left-justified data
	 * but for the time being we only 16 bit formatted samples which means
	 * that we drop the LSB.
	 */
	val = FIELD_PREP(AUDIN_FIFO_CTRL1_DIN_POS_01_MASK, 1);
	snd_soc_component_update_bits(component, AUDIN_FIFO_CTRL1,
				      AUDIN_FIFO_CTRL1_DIN_POS_01_MASK,
				      val);

	/* Set sample size to 2 bytes (16 bit) */
	val = FIELD_PREP(AUDIN_FIFO_CTRL1_DIN_BYTE_NUM_MASK, 1);
	snd_soc_component_update_bits(component, AUDIN_FIFO_CTRL1,
				      AUDIN_FIFO_CTRL1_DIN_BYTE_NUM_MASK,
				      val);

	/*
	 * This is a bit counterintuitive. Even though the platform has a single
	 * pin for I2S input which would mean that we can only support 2
	 * channels, doing so would cause samples to be stored in a weird way
	 * into the FIFO: all the samples from the 1st channel on the 1st half
	 * of the FIFO, then samples from the 2nd channel in the other half. Of
	 * course extra work would be required to properly interleave them
	 * before returning to the userspace.
	 * Setting a single channel mode instead solves the problem: samples
	 * from 1st and 2nd channel are stored interleaved and sequentially in
	 * the FIFO.
	 */
	val = FIELD_PREP(AUDIN_FIFO_CTRL_CHAN_MASK, 1);
	snd_soc_component_update_bits(component, AUDIN_FIFO_CTRL,
				      AUDIN_FIFO_CTRL_CHAN_MASK, val);

	/* Setup the period for the polling timer. */
	data->poll_time_ns = 1000000000 / params_rate(params) *
			     params_period_size(params);

	return 0;
}

static int toddr_dai_startup(struct snd_pcm_substream *substream,
			     struct snd_soc_dai *dai)
{
	struct toddr_dai_data *data = snd_soc_dai_dma_data_get_capture(dai);
	int ret;

	snd_soc_set_runtime_hwparams(substream, &toddr_pcm_hw);

	ret = snd_pcm_hw_constraint_step(substream->runtime, 0,
					 SNDRV_PCM_HW_PARAM_BUFFER_BYTES,
					 AUDIN_FIFO_I2S_BLOCK);
	if (ret) {
		dev_err(dai->dev, "Failed to set runtime constraint %d\n", ret);
		return ret;
	}

	ret = snd_pcm_hw_constraint_step(substream->runtime, 0,
					 SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
					 AUDIN_FIFO_I2S_BLOCK);
	if (ret) {
		dev_err(dai->dev, "Failed to set runtime constraint %d\n", ret);
		return ret;
	}

	/* Start the reporting timer */
	data->substream = substream;
	hrtimer_start(&data->polling_timer, data->poll_time_ns,
		      HRTIMER_MODE_REL);

	return ret;
}

static void toddr_dai_shutdown(struct snd_pcm_substream *substream,
			       struct snd_soc_dai *dai)
{
	struct toddr_dai_data *data = snd_soc_dai_dma_data_get_capture(dai);

	hrtimer_cancel(&data->polling_timer);
}

static int toddr_dai_pcm_new(struct snd_soc_pcm_runtime *rtd,
			     struct snd_soc_dai *dai)
{
	int ret;

	ret = dma_coerce_mask_and_coherent(dai->dev, DMA_BIT_MASK(32));
	if (ret) {
		dev_err(dai->dev, "Failed to set DMA mask %d\n", ret);
		return ret;
	}

	ret = snd_pcm_set_managed_buffer_all(rtd->pcm, SNDRV_DMA_TYPE_DEV,
					     dai->dev,
					     toddr_pcm_hw.buffer_bytes_max,
					     toddr_pcm_hw.buffer_bytes_max);
	if (ret) {
		dev_err(dai->dev, "Failed to set PCM managed buffer %d\n", ret);
		return ret;
	}

	return 0;
}

static enum hrtimer_restart dai_timer_cb(struct hrtimer *timer)
{
	struct toddr_dai_data *data = container_of(timer, struct toddr_dai_data,
						   polling_timer);
	snd_pcm_period_elapsed(data->substream);
	hrtimer_forward_now(timer, data->poll_time_ns);
	return HRTIMER_RESTART;
}

static int toddr_dai_probe(struct snd_soc_dai *dai)
{
	struct toddr_dai_data *data;

	data = kzalloc(sizeof(*data), GFP_KERNEL);
	if (!data)
		return -ENOMEM;

	hrtimer_setup(&data->polling_timer, dai_timer_cb, CLOCK_MONOTONIC,
			HRTIMER_MODE_REL);

	snd_soc_dai_dma_data_set_capture(dai, data);

	return 0;
}

static int toddr_dai_remove(struct snd_soc_dai *dai)
{
	kfree(snd_soc_dai_dma_data_get_capture(dai));

	return 0;
}

const struct snd_soc_dai_ops toddr_dai_ops = {
	.trigger	= toddr_dai_trigger,
	.prepare	= toddr_dai_prepare,
	.hw_params	= toddr_dai_hw_params,
	.startup	= toddr_dai_startup,
	.shutdown	= toddr_dai_shutdown,
	.pcm_new	= toddr_dai_pcm_new,
	.probe		= toddr_dai_probe,
	.remove		= toddr_dai_remove,
};

static struct snd_soc_dai_driver toddr_dai_drv[] = {
	{
		.name = "TODDR",
		.capture = {
			.stream_name	= "Capture",
			.channels_min	= 2,
			.channels_max	= 2,
			.rates		= SNDRV_PCM_RATE_CONTINUOUS,
			.rate_min	= 5512,
			.rate_max	= 192000,
			.formats	= SNDRV_PCM_FMTBIT_S16_LE,
		},
		.ops = &toddr_dai_ops,
	},
};

static snd_pcm_uframes_t
toddr_component_pointer(struct snd_soc_component *component,
		        struct snd_pcm_substream *substream)
{
	unsigned int start, ptr;
	(void) substream;

	start = snd_soc_component_read(component, AUDIN_FIFO_START);
	ptr = snd_soc_component_read(component, AUDIN_FIFO_PTR);

	return bytes_to_frames(substream->runtime, ptr - start);
}

static const char * const toddr_fifo_input_sel_texts[] = {
	"SPDIF", "I2S", "PCM", "HDMI", "Demodulator"
};

static SOC_ENUM_SINGLE_DECL(toddr_input_sel_enum, AUDIN_FIFO_CTRL,
			    AUDIN_FIFO_CTRL_DIN_SEL_OFF,
			    toddr_fifo_input_sel_texts);

static const struct snd_kcontrol_new todddr_input_sel_mux =
	SOC_DAPM_ENUM("SRC SEL", toddr_input_sel_enum);

static const struct snd_soc_dapm_widget toddr_dapm_widgets[] = {
	SND_SOC_DAPM_AIF_IN("I2S IN", NULL, 0, SND_SOC_NOPM, 0, 0),
	SND_SOC_DAPM_MUX("SRC SEL", SND_SOC_NOPM, 0, 0,
			 &todddr_input_sel_mux),
};

static const struct snd_soc_dapm_route toddr_dapm_routes[] = {
	{ "SRC SEL", "I2S", "I2S IN" },
	{ "Capture", NULL, "SRC SEL" },
};

static const struct snd_soc_component_driver toddr_component = {
	.dapm_widgets		= toddr_dapm_widgets,
	.num_dapm_widgets	= ARRAY_SIZE(toddr_dapm_widgets),
	.dapm_routes		= toddr_dapm_routes,
	.num_dapm_routes	= ARRAY_SIZE(toddr_dapm_routes),
	.pointer		= toddr_component_pointer,
};

static const struct regmap_config toddr_regmap_cfg = {
	.reg_bits	= 32,
	.val_bits	= 32,
	.reg_stride	= 4,
	.max_register	= 0x1b,
};

static int toddr_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	void __iomem *regs;
	struct regmap *map;
	struct toddr_drvdata *data;
	int ret;

	data = devm_kzalloc(dev, sizeof(*data), GFP_KERNEL);
	if (data == NULL)
		return -ENOMEM;
	platform_set_drvdata(pdev, data);

	regs = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(regs))
		return PTR_ERR(regs);

	map = devm_regmap_init_mmio(dev, regs, &toddr_regmap_cfg);
	if (IS_ERR(map)) {
		dev_err(dev, "Failed to init regmap: %ld\n", PTR_ERR(map));
		return PTR_ERR(map);
	}

	data->input_clk = devm_clk_get(dev, "i2s_input_clk");
	if (IS_ERR(data->input_clk)) {
		dev_err(dev, "can't get the i2s input clock\n");
		return PTR_ERR(data->input_clk);
	}

	ret = clk_prepare_enable(data->input_clk);
	if (ret) {
		dev_err(dev, "failed to enable i2s input clock\n");
		return ret;
	}

	ret = snd_soc_register_component(dev, &toddr_component,
					 toddr_dai_drv,
					 ARRAY_SIZE(toddr_dai_drv));
	if (ret) {
		dev_err(dev, "failed to register component\n");
		return ret;
	}

	return 0;
}

static void toddr_remove(struct platform_device *pdev)
{
	struct toddr_drvdata *data = platform_get_drvdata(pdev);

	clk_disable_unprepare(data->input_clk);
	snd_soc_unregister_component(&pdev->dev);
}

static const struct of_device_id toddr_of_match[] = {
	{ .compatible = "amlogic,toddr-gxbb", .data = NULL },
	{}
};
MODULE_DEVICE_TABLE(of, audin_of_match);

static struct platform_driver toddr_pdrv = {
	.probe = toddr_probe,
	.remove = toddr_remove,
	.driver = {
		.name = "meson-toddr",
		.of_match_table = toddr_of_match,
	},
};
module_platform_driver(toddr_pdrv);

MODULE_DESCRIPTION("Meson AUDIN TODDR Driver");
MODULE_AUTHOR("Valerio Setti <vsetti@baylibre.com>");
MODULE_LICENSE("GPL v2");
