/*
 * Copyright (c) 2023 Antmicro
 * Copyright (c) 2024 Silicon Laboratories Inc.
 * SPDX-License-Identifier: Apache-2.0
 */
#include <stdint.h>
#include <zephyr/init.h>
#include <zephyr/kernel.h>
#include <zephyr/device.h>
#include <zephyr/sw_isr_table.h>

#include "em_device.h"
#ifdef CONFIG_WISECONNECT_NETWORK_STACK
#include "sli_siwx917_soc.h"
#endif
#include "sl_si91x_power_manager.h"

void soc_early_init_hook(void)
{
	__maybe_unused sl_power_peripheral_t peripheral_config = {};
	__maybe_unused sl_power_ram_retention_config_t ram_configuration = {
		.configure_ram_banks = false,
		.m4ss_ram_size_kb = (DT_REG_SIZE(DT_NODELABEL(sram0)) / 1024),
		.ulpss_ram_size_kb = 4,
	};
	SystemInit();
#if IS_ENABLED(CONFIG_SOC_SIWX91X_PM_BACKEND_PMGR)
	sli_si91x_platform_init();
	sl_si91x_power_manager_init();
	sl_si91x_power_manager_remove_peripheral_requirement(&peripheral_config);
	sl_si91x_power_manager_configure_ram_retention(&ram_configuration);
	sl_si91x_power_manager_add_ps_requirement(SL_SI91X_POWER_MANAGER_PS4);
	sl_si91x_power_manager_set_clock_scaling(SL_SI91X_POWER_MANAGER_PERFORMANCE);
#endif
}

/* SiWx917's bootloader requires IRQn 32 to hold payload's entry point address. */
extern void z_arm_reset(void);
Z_ISR_DECLARE_DIRECT(32, 0, z_arm_reset);
