lib_name: serdes_bm_templates
cell_name: rxcore_ffe1_dfe4
pins: [ "odd_bias_ffe", "odd_bias_dfe<3:1>", "clkn_nmos_digital", "clkp_nmos_digital", "odd_clkn_nmos_tap1", "clkp_nmos_summer", "clkn_nmos_intsum", "clkn_nmos_switch", "clkp_nmos_switch", "clkp_nmos_analog", "clkn_nmos_analog", "clkn_pmos_digital", "clkp_pmos_digital", "clkn_pmos_summer", "clkn_pmos_intsum", "clkn_pmos_analog", "clkp_pmos_analog", "clkp_pmos_integ", "odd_en_dfe<3:0>", "clkn_pmos_integ", "clkp_pmos_intsum", "clkp_pmos_summer", "clkp_nmos_intsum", "clkn_nmos_summer", "even_bias_dfe<3:1>", "even_clkp_nmos_tap1", "inn", "inp", "VSS", "VDD", "outp_data<1:0>", "outn_data<1:0>", "even_en_dfe<3:0>", "outn_summer<1:0>", "outp_summer<1:0>", "even_bias_ffe" ]
instances:
  X1:
    lib_name: serdes_bm_templates
    cell_name: rxhalf_ffe1_dfe4
    instpins:
      clkp_pmos_intsum:
        direction: input
        net_name: "clkn_pmos_intsum"
        num_bits: 1
      clkp_nmos_intsum:
        direction: input
        net_name: "clkn_nmos_intsum"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outn_alat0:
        direction: output
        net_name: "odd_outn_alat0"
        num_bits: 1
      outn_dlat<2:0>:
        direction: output
        net_name: "odd_outn_dlat<2:0>"
        num_bits: 3
      outn_summer:
        direction: output
        net_name: "outn_summer<1>"
        num_bits: 1
      outp_alat0:
        direction: output
        net_name: "odd_outp_alat0"
        num_bits: 1
      outp_dlat<2:0>:
        direction: output
        net_name: "odd_outp_dlat<2:0>"
        num_bits: 3
      outp_summer:
        direction: output
        net_name: "outp_summer<1>"
        num_bits: 1
      bias_dfe<3:1>:
        direction: input
        net_name: "odd_bias_dfe<3:1>"
        num_bits: 3
      bias_ffe:
        direction: input
        net_name: "odd_bias_ffe"
        num_bits: 1
      clkn_nmos_analog:
        direction: input
        net_name: "clkp_nmos_analog"
        num_bits: 1
      clkn_nmos_digital:
        direction: input
        net_name: "clkp_nmos_digital"
        num_bits: 1
      clkn_nmos_switch:
        direction: input
        net_name: "clkp_nmos_switch"
        num_bits: 1
      clkn_pmos_analog:
        direction: input
        net_name: "clkp_pmos_analog"
        num_bits: 1
      clkn_pmos_digital:
        direction: input
        net_name: "clkp_pmos_digital"
        num_bits: 1
      clkn_pmos_summer:
        direction: input
        net_name: "clkp_pmos_summer"
        num_bits: 1
      clkp_nmos_analog:
        direction: input
        net_name: "clkn_nmos_analog"
        num_bits: 1
      clkp_nmos_digital:
        direction: input
        net_name: "clkn_nmos_digital"
        num_bits: 1
      clkp_nmos_summer:
        direction: input
        net_name: "clkn_nmos_summer"
        num_bits: 1
      clkp_nmos_switch:
        direction: input
        net_name: "clkn_nmos_switch"
        num_bits: 1
      clkp_nmos_tap1:
        direction: input
        net_name: "odd_clkn_nmos_tap1"
        num_bits: 1
      clkp_pmos_analog:
        direction: input
        net_name: "clkn_pmos_analog"
        num_bits: 1
      clkp_pmos_digital:
        direction: input
        net_name: "clkn_pmos_digital"
        num_bits: 1
      clkp_pmos_integ:
        direction: input
        net_name: "clkn_pmos_integ"
        num_bits: 1
      en_dfe<3:0>:
        direction: input
        net_name: "odd_en_dfe<3:0>"
        num_bits: 4
      inn:
        direction: input
        net_name: "inn"
        num_bits: 1
      inn_dfe<3:0>:
        direction: input
        net_name: "odd_outn_dlat<2>,even_outn_dlat<1>,odd_outn_dlat<0>,outn_summer<0>"
        num_bits: 4
      inn_ffe:
        direction: input
        net_name: "even_outn_alat0"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      inp_dfe<3:0>:
        direction: input
        net_name: "odd_outp_dlat<2>,even_outp_dlat<1>,odd_outp_dlat<0>,outp_summer<0>"
        num_bits: 4
      inp_ffe:
        direction: input
        net_name: "even_outp_alat0"
        num_bits: 1
  X0:
    lib_name: serdes_bm_templates
    cell_name: rxhalf_ffe1_dfe4
    instpins:
      clkp_pmos_intsum:
        direction: input
        net_name: "clkp_pmos_intsum"
        num_bits: 1
      clkp_nmos_intsum:
        direction: input
        net_name: "clkp_nmos_intsum"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outn_alat0:
        direction: output
        net_name: "even_outn_alat0"
        num_bits: 1
      outn_dlat<2:0>:
        direction: output
        net_name: "even_outn_dlat<2:0>"
        num_bits: 3
      outn_summer:
        direction: output
        net_name: "outn_summer<0>"
        num_bits: 1
      outp_alat0:
        direction: output
        net_name: "even_outp_alat0"
        num_bits: 1
      outp_dlat<2:0>:
        direction: output
        net_name: "even_outp_dlat<2:0>"
        num_bits: 3
      outp_summer:
        direction: output
        net_name: "outp_summer<0>"
        num_bits: 1
      bias_dfe<3:1>:
        direction: input
        net_name: "even_bias_dfe<3:1>"
        num_bits: 3
      bias_ffe:
        direction: input
        net_name: "even_bias_ffe"
        num_bits: 1
      clkn_nmos_analog:
        direction: input
        net_name: "clkn_nmos_analog"
        num_bits: 1
      clkn_nmos_digital:
        direction: input
        net_name: "clkn_nmos_digital"
        num_bits: 1
      clkn_nmos_switch:
        direction: input
        net_name: "clkn_nmos_switch"
        num_bits: 1
      clkn_pmos_analog:
        direction: input
        net_name: "clkn_pmos_analog"
        num_bits: 1
      clkn_pmos_digital:
        direction: input
        net_name: "clkn_pmos_digital"
        num_bits: 1
      clkn_pmos_summer:
        direction: input
        net_name: "clkn_pmos_summer"
        num_bits: 1
      clkp_nmos_analog:
        direction: input
        net_name: "clkp_nmos_analog"
        num_bits: 1
      clkp_nmos_digital:
        direction: input
        net_name: "clkp_nmos_digital"
        num_bits: 1
      clkp_nmos_summer:
        direction: input
        net_name: "clkp_nmos_summer"
        num_bits: 1
      clkp_nmos_switch:
        direction: input
        net_name: "clkp_nmos_switch"
        num_bits: 1
      clkp_nmos_tap1:
        direction: input
        net_name: "even_clkp_nmos_tap1"
        num_bits: 1
      clkp_pmos_analog:
        direction: input
        net_name: "clkp_pmos_analog"
        num_bits: 1
      clkp_pmos_digital:
        direction: input
        net_name: "clkp_pmos_digital"
        num_bits: 1
      clkp_pmos_integ:
        direction: input
        net_name: "clkp_pmos_integ"
        num_bits: 1
      en_dfe<3:0>:
        direction: input
        net_name: "even_en_dfe<3:0>"
        num_bits: 4
      inn:
        direction: input
        net_name: "inn"
        num_bits: 1
      inn_dfe<3:0>:
        direction: input
        net_name: "even_outn_dlat<2>,odd_outn_dlat<1>,even_outn_dlat<0>,outn_summer<1>"
        num_bits: 4
      inn_ffe:
        direction: input
        net_name: "odd_outn_alat0"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      inp_dfe<3:0>:
        direction: input
        net_name: "even_outp_dlat<2>,odd_outp_dlat<1>,even_outp_dlat<0>,outp_summer<1>"
        num_bits: 4
      inp_ffe:
        direction: input
        net_name: "odd_outp_alat0"
        num_bits: 1
  XDN:
    lib_name: BAG_prim
    cell_name: nmos4_standard
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XDP:
    lib_name: BAG_prim
    cell_name: pmos4_standard
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
