ALARM_LL2_LNKER_B_NAME = ETH_COMM_LL2_DLY_DELAY;
ALARM_LL2_LOST_B_NAME = ETH_COMM_LL2_FLLTC_LATCH;
ALARM_RL2_LNKER_B_NAME = ETH_COMM_RL2_DLY_DELAY;
ALARM_RL2_LOST_B_NAME = ETH_COMM_RL2_FLLTC_LATCH;
ETH_COMM_COMM_FLTS_AND = ALARM_LL2_LNKER_B_NAME && ALARM_RL2_LNKER_B_NAME;
ETH_COMM_ENTWK_CFLT_OR = ETH_COMM_FL_IN_LVL2_AND || ETH_COMM_FL_IN_LVL3_AND;
ETH_COMM_ERST_LPBRK_ZMINUS1_B = ETH_COMM_RESET_OR_OR;
ETH_COMM_ETHMODFLT_AND = A1_A01_CPU_PORT_5050_FAULT && A1_A01_CPU_PORT_5051_FAULT && A1_A01_CPU_PORT_5052_FAULT;
ETH_COMM_ETHNTWK_OK_NOT =! ETH_COMM_ENTWK_CFLT_OR;
ETH_COMM_ETH_NTWKFL_OR = ETH_COMM_COMM_FLTS_AND || ETH_COMM_ETHMODFLT_AND;
ETH_COMM_FL_IN_LVL2_AND = ETH_COMM_LVL_2_SEL_OR && ETH_COMM_ETH_NTWKFL_OR;
ETH_COMM_FL_IN_LVL3_AND = ETH_COMM_ETH_NTWKFL_OR && DCS_COMM_L3_FLLTC_LATCH;
ETH_COMM_LL2_BREAK_ZMINUS1_B = CNTRL_MODE_LL2_SEL_B_NAME;
ETH_COMM_LL2_CF_AND = ETH_COMM_LL2_DLY_DELAY && ETH_COMM_LL2_BREAK_ZMINUS1_B;
DELAY_FUNCTION(1 , 2 , 0 , ETH_COMM_LL2_ERR_OR,&ETH_COMM_LL2_DLY_DELAY,&ETH_COMM_LL2_DLY_R_TIME);
ETH_COMM_LL2_ERR_OR = DATA_IO_LL2_LNK_ERR_1 || FALSE;
ETH_COMM_LL2_ETHOK_NOT =! ETH_COMM_LL2_DLY_DELAY;
ETH_COMM_LL2_FLLTC_LATCH = LATCH_FUNCTION(1,ETH_COMM_ERST_LPBRK_ZMINUS1_B,ETH_COMM_LL2_CF_AND,ETH_COMM_LL2_FLLTC_LATCH);
ETH_COMM_LVL_2_SEL_OR = ETH_COMM_LL2_FLLTC_LATCH || ETH_COMM_RL2_FLLTC_LATCH;
ETH_COMM_RESET_OR_OR = CNTRL_MODE_L1_SEL_B_NAME || CNTRL_MODE_RL2_SEL_B_NAME || CNTRL_MODE_LL2_SEL_B_NAME || CNTRL_MODE_L3_SEL_B_NAME;
ETH_COMM_RL2_BREAK_ZMINUS1_B = CNTRL_MODE_RL2_SEL_B_NAME;
ETH_COMM_RL2_CF_AND = ETH_COMM_RL2_DLY_DELAY && ETH_COMM_RL2_BREAK_ZMINUS1_B;
DELAY_FUNCTION(1 , 2 , 0 , ETH_COMM_RL2_ERR_OR,&ETH_COMM_RL2_DLY_DELAY,&ETH_COMM_RL2_DLY_R_TIME);
ETH_COMM_RL2_ERR_OR = DATA_IO_RL2_LNK_ERR_1 || FALSE;
ETH_COMM_RL2_ETHOK_NOT =! ETH_COMM_RL2_DLY_DELAY;
ETH_COMM_RL2_FLLTC_LATCH = LATCH_FUNCTION(1,ETH_COMM_ERST_LPBRK_ZMINUS1_B,ETH_COMM_RL2_CF_AND,ETH_COMM_RL2_FLLTC_LATCH);
