{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488198111726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488198111727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 13:21:51 2017 " "Processing started: Mon Feb 27 13:21:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488198111727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198111727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198111727 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1488198111971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124777 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124777 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte SpiControl.v(10) " "Verilog HDL Declaration warning at SpiControl.v(10): \"byte\" is SystemVerilog-2005 keyword" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1488198124778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SpiControl.v 1 1 " "Found 1 design units, including 1 entities, in source file SpiControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpiControl " "Found entity 1: SpiControl" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor_mux-Behavioral " "Found design unit 1: sensor_mux-Behavioral" {  } { { "sensor_mux.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_mux.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124779 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor_mux " "Found entity 1: sensor_mux" {  } { { "sensor_mux.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124780 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighthouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lighthouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lighthouse-Behavioral " "Found design unit 1: lighthouse-Behavioral" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124780 ""} { "Info" "ISGN_ENTITY_NAME" "1 lighthouse " "Found entity 1: lighthouse" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "darkroom_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file darkroom_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 darkroom_top " "Found entity 1: darkroom_top" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "simple_counter.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simple_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConcatenateSensorValues.v 1 1 " "Found 1 design units, including 1 entities, in source file ConcatenateSensorValues.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConcatenateSensorValues " "Found entity 1: ConcatenateSensorValues" {  } { { "ConcatenateSensorValues.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/ConcatenateSensorValues.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488198124785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124785 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "index1 SpiControl.v(46) " "Verilog HDL error at SpiControl.v(46): index1 is not a constant" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 46 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1488198124787 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "index0 SpiControl.v(46) " "Verilog HDL error at SpiControl.v(46): index0 is not a constant" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 46 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1488198124787 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488198124888 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 27 13:22:04 2017 " "Processing ended: Mon Feb 27 13:22:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488198124888 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488198124888 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488198124888 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198124888 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus Prime Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488198125045 ""}
