// Seed: 308400841
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    input  uwire id_2,
    output uwire id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  integer id_9 (
      .id_0('b0 - id_7),
      .id_1(id_6),
      .id_2(id_7)
  );
endmodule
module module_1 (
    output tri0 id_0
    , id_17,
    input wor id_1,
    input tri id_2,
    output tri0 id_3,
    input wor id_4
    , id_18,
    output supply0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output tri0 id_9,
    output wand id_10,
    input wire id_11,
    output wire id_12,
    input tri0 id_13,
    input supply1 id_14,
    input tri1 id_15
);
  assign id_0 = 1;
  or (id_3, id_14, id_18, id_17, id_6, id_8, id_1, id_11, id_15, id_13);
  module_0(
      id_4, id_2, id_6, id_3
  );
endmodule
