Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 35ac9516bbd44c23afd74867f7265751 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_line1_tb_behav xil_defaultlib.delay_line1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port ShiftOut [C:/Users/pc/Desktop/lab3/lab6_1_3/lab6_1_3.srcs/sim_1/new/delay_line1_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/pc/Desktop/lab3/lab6_1_3/lab6_1_3.srcs/sources_1/new/delay_line1_behavior.v" Line 1. Module delay_line1_behavior doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pc/Desktop/lab3/lab6_1_3/lab6_1_3.srcs/sources_1/new/delay_line1_behavior.v" Line 1. Module delay_line1_behavior doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_line1_behavior
Compiling module xil_defaultlib.delay_line1_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot delay_line1_tb_behav
