

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Fri Sep 11 18:15:25 2020

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18LF43K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 05/05/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18LF43K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTAbits	set	3968
    48  0000                     _OSCCONbits	set	4051
    49  0000                     _TRISAbits	set	3986
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  001FB4                     __pcinit:
    55                           	callstack 0
    56  001FB4                     start_initialization:
    57                           	callstack 0
    58  001FB4                     __initialization:
    59                           	callstack 0
    60  001FB4                     end_of_initialization:
    61                           	callstack 0
    62  001FB4                     __end_of__initialization:
    63                           	callstack 0
    64  001FB4  0100               	movlb	0
    65  001FB6  EFDD  F00F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000000                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000000                     
    71                           ; 1 bytes @ 0x0
    72 ;;
    73 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    74 ;;
    75 ;; *************** function _main *****************
    76 ;; Defined at:
    77 ;;		line 73 in file "newmain.c"
    78 ;; Parameters:    Size  Location     Type
    79 ;;		None
    80 ;; Auto vars:     Size  Location     Type
    81 ;;		None
    82 ;; Return value:  Size  Location     Type
    83 ;;                  1    wreg      void 
    84 ;; Registers used:
    85 ;;		wreg, status,2
    86 ;; Tracked objects:
    87 ;;		On entry : 0/0
    88 ;;		On exit  : 0/0
    89 ;;		Unchanged: 0/0
    90 ;; Data sizes:     COMRAM   BANK0   BANK1
    91 ;;      Params:         0       0       0
    92 ;;      Locals:         0       0       0
    93 ;;      Temps:          0       0       0
    94 ;;      Totals:         0       0       0
    95 ;;Total ram usage:        0 bytes
    96 ;; This function calls:
    97 ;;		Nothing
    98 ;; This function is called by:
    99 ;;		Startup code after reset
   100 ;; This function uses a non-reentrant model
   101 ;;
   102                           
   103                           	psect	text0
   104  001FBA                     __ptext0:
   105                           	callstack 0
   106  001FBA                     _main:
   107                           	callstack 31
   108  001FBA                     
   109                           ;newmain.c: 75:     TRISAbits.RA4 = 1;
   110  001FBA  8892               	bsf	146,4,c	;volatile
   111                           
   112                           ;newmain.c: 76:     TRISAbits.RA7 = 0;
   113  001FBC  9E92               	bcf	146,7,c	;volatile
   114  001FBE                     
   115                           ;newmain.c: 78:     OSCCONbits.IRCF = 0b011;
   116  001FBE  50D3               	movf	211,w,c	;volatile
   117  001FC0  0B8F               	andlw	-113
   118  001FC2  0930               	iorlw	48
   119  001FC4  6ED3               	movwf	211,c	;volatile
   120  001FC6                     l698:
   121                           
   122                           ;newmain.c: 81:         if (PORTAbits.RA4 == 1){
   123  001FC6  A880               	btfss	128,4,c	;volatile
   124  001FC8  EFE8  F00F         	goto	u11
   125  001FCC  EFEA  F00F         	goto	u10
   126  001FD0                     u11:
   127  001FD0  EFF4  F00F         	goto	l706
   128  001FD4                     u10:
   129  001FD4                     
   130                           ;newmain.c: 82:         PORTAbits.RA7 = 1;
   131  001FD4  8E80               	bsf	128,7,c	;volatile
   132  001FD6                     
   133                           ;newmain.c: 83:         _delay(100);
   134  001FD6  0E21               	movlw	33
   135  001FD8                     u37:
   136  001FD8  2EE8               	decfsz	wreg,f,c
   137  001FDA  D7FE               	bra	u37
   138  001FDC  F000               	nop	
   139  001FDE                     
   140                           ;newmain.c: 84:         PORTAbits.RA7 = 0;
   141  001FDE  9E80               	bcf	128,7,c	;volatile
   142                           
   143                           ;newmain.c: 85:         _delay(100);
   144  001FE0  0E21               	movlw	33
   145  001FE2                     u47:
   146  001FE2  2EE8               	decfsz	wreg,f,c
   147  001FE4  D7FE               	bra	u47
   148  001FE6  F000               	nop	
   149  001FE8                     l706:
   150                           
   151                           ;newmain.c: 87:         if (PORTAbits.RA4 == 0){
   152  001FE8  B880               	btfsc	128,4,c	;volatile
   153  001FEA  EFF9  F00F         	goto	u21
   154  001FEE  EFFB  F00F         	goto	u20
   155  001FF2                     u21:
   156  001FF2  EFE3  F00F         	goto	l698
   157  001FF6                     u20:
   158  001FF6                     
   159                           ;newmain.c: 88:         PORTAbits.RA7 = 0;
   160  001FF6  9E80               	bcf	128,7,c	;volatile
   161  001FF8  EFE3  F00F         	goto	l698
   162  001FFC  EF00  F000         	goto	start
   163  002000                     __end_of_main:
   164                           	callstack 0
   165  0000                     
   166                           	psect	rparam
   167  0000                     
   168                           	psect	idloc
   169                           
   170                           ;Config register IDLOC0 @ 0x200000
   171                           ;	unspecified, using default values
   172  200000                     	org	2097152
   173  200000  FF                 	db	255
   174                           
   175                           ;Config register IDLOC1 @ 0x200001
   176                           ;	unspecified, using default values
   177  200001                     	org	2097153
   178  200001  FF                 	db	255
   179                           
   180                           ;Config register IDLOC2 @ 0x200002
   181                           ;	unspecified, using default values
   182  200002                     	org	2097154
   183  200002  FF                 	db	255
   184                           
   185                           ;Config register IDLOC3 @ 0x200003
   186                           ;	unspecified, using default values
   187  200003                     	org	2097155
   188  200003  FF                 	db	255
   189                           
   190                           ;Config register IDLOC4 @ 0x200004
   191                           ;	unspecified, using default values
   192  200004                     	org	2097156
   193  200004  FF                 	db	255
   194                           
   195                           ;Config register IDLOC5 @ 0x200005
   196                           ;	unspecified, using default values
   197  200005                     	org	2097157
   198  200005  FF                 	db	255
   199                           
   200                           ;Config register IDLOC6 @ 0x200006
   201                           ;	unspecified, using default values
   202  200006                     	org	2097158
   203  200006  FF                 	db	255
   204                           
   205                           ;Config register IDLOC7 @ 0x200007
   206                           ;	unspecified, using default values
   207  200007                     	org	2097159
   208  200007  FF                 	db	255
   209                           
   210                           	psect	config
   211                           
   212                           ; Padding undefined space
   213  300000                     	org	3145728
   214  300000  FF                 	db	255
   215                           
   216                           ;Config register CONFIG1H @ 0x300001
   217                           ;	Oscillator Selection bits
   218                           ;	FOSC = INTIO7, Internal oscillator block, CLKOUT function on OSC2
   219                           ;	4X PLL Enable
   220                           ;	PLLCFG = OFF, Oscillator used directly
   221                           ;	Primary clock enable bit
   222                           ;	PRICLKEN = ON, Primary clock is always enabled
   223                           ;	Fail-Safe Clock Monitor Enable bit
   224                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   225                           ;	Internal/External Oscillator Switchover bit
   226                           ;	IESO = OFF, Oscillator Switchover mode disabled
   227  300001                     	org	3145729
   228  300001  29                 	db	41
   229                           
   230                           ;Config register CONFIG2L @ 0x300002
   231                           ;	Power-up Timer Enable bit
   232                           ;	PWRTEN = OFF, Power up timer disabled
   233                           ;	Brown-out Reset Enable bits
   234                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   235                           ;	Brown Out Reset Voltage bits
   236                           ;	BORV = 190, VBOR set to 1.90 V nominal
   237  300002                     	org	3145730
   238  300002  1F                 	db	31
   239                           
   240                           ;Config register CONFIG2H @ 0x300003
   241                           ;	Watchdog Timer Enable bits
   242                           ;	WDTEN = ON, WDT is always enabled. SWDTEN bit has no effect
   243                           ;	Watchdog Timer Postscale Select bits
   244                           ;	WDTPS = 32768, 1:32768
   245  300003                     	org	3145731
   246  300003  3F                 	db	63
   247                           
   248                           ; Padding undefined space
   249  300004                     	org	3145732
   250  300004  FF                 	db	255
   251                           
   252                           ;Config register CONFIG3H @ 0x300005
   253                           ;	CCP2 MUX bit
   254                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   255                           ;	PORTB A/D Enable bit
   256                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   257                           ;	P3A/CCP3 Mux bit
   258                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   259                           ;	HFINTOSC Fast Start-up
   260                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   261                           ;	Timer3 Clock input mux bit
   262                           ;	T3CMX = PORTC0, T3CKI is on RC0
   263                           ;	ECCP2 B output mux bit
   264                           ;	P2BMX = PORTD2, P2B is on RD2
   265                           ;	MCLR Pin Enable bit
   266                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   267  300005                     	org	3145733
   268  300005  BF                 	db	191
   269                           
   270                           ;Config register CONFIG4L @ 0x300006
   271                           ;	Stack Full/Underflow Reset Enable bit
   272                           ;	STVREN = ON, Stack full/underflow will cause Reset
   273                           ;	Single-Supply ICSP Enable bit
   274                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   275                           ;	Extended Instruction Set Enable bit
   276                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   277                           ;	Background Debug
   278                           ;	DEBUG = 0x1, unprogrammed default
   279  300006                     	org	3145734
   280  300006  85                 	db	133
   281                           
   282                           ; Padding undefined space
   283  300007                     	org	3145735
   284  300007  FF                 	db	255
   285                           
   286                           ;Config register CONFIG5L @ 0x300008
   287                           ;	Code Protection Block 0
   288                           ;	CP0 = OFF, Block 0 (000200-000FFFh) not code-protected
   289                           ;	Code Protection Block 1
   290                           ;	CP1 = OFF, Block 1 (001000-001FFFh) not code-protected
   291  300008                     	org	3145736
   292  300008  03                 	db	3
   293                           
   294                           ;Config register CONFIG5H @ 0x300009
   295                           ;	Boot Block Code Protection bit
   296                           ;	CPB = OFF, Boot block (000000-0001FFh) not code-protected
   297                           ;	Data EEPROM Code Protection bit
   298                           ;	CPD = OFF, Data EEPROM not code-protected
   299  300009                     	org	3145737
   300  300009  C0                 	db	192
   301                           
   302                           ;Config register CONFIG6L @ 0x30000A
   303                           ;	Write Protection Block 0
   304                           ;	WRT0 = OFF, Block 0 (000200-000FFFh) not write-protected
   305                           ;	Write Protection Block 1
   306                           ;	WRT1 = OFF, Block 1 (001000-001FFFh) not write-protected
   307  30000A                     	org	3145738
   308  30000A  03                 	db	3
   309                           
   310                           ;Config register CONFIG6H @ 0x30000B
   311                           ;	Configuration Register Write Protection bit
   312                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   313                           ;	Boot Block Write Protection bit
   314                           ;	WRTB = OFF, Boot Block (000000-0001FFh) not write-protected
   315                           ;	Data EEPROM Write Protection bit
   316                           ;	WRTD = OFF, Data EEPROM not write-protected
   317  30000B                     	org	3145739
   318  30000B  E0                 	db	224
   319                           
   320                           ;Config register CONFIG7L @ 0x30000C
   321                           ;	Table Read Protection Block 0
   322                           ;	EBTR0 = OFF, Block 0 (000200-000FFFh) not protected from table reads executed in other
      +                           blocks
   323                           ;	Table Read Protection Block 1
   324                           ;	EBTR1 = OFF, Block 1 (001000-001FFFh) not protected from table reads executed in other
      +                           blocks
   325  30000C                     	org	3145740
   326  30000C  03                 	db	3
   327                           
   328                           ;Config register CONFIG7H @ 0x30000D
   329                           ;	Boot Block Table Read Protection bit
   330                           ;	EBTRB = OFF, Boot Block (000000-0001FFh) not protected from table reads executed in ot
      +                          her blocks
   331  30000D                     	org	3145741
   332  30000D  40                 	db	64
   333                           tosu	equ	0xFFF
   334                           tosh	equ	0xFFE
   335                           tosl	equ	0xFFD
   336                           stkptr	equ	0xFFC
   337                           pclatu	equ	0xFFB
   338                           pclath	equ	0xFFA
   339                           pcl	equ	0xFF9
   340                           tblptru	equ	0xFF8
   341                           tblptrh	equ	0xFF7
   342                           tblptrl	equ	0xFF6
   343                           tablat	equ	0xFF5
   344                           prodh	equ	0xFF4
   345                           prodl	equ	0xFF3
   346                           indf0	equ	0xFEF
   347                           postinc0	equ	0xFEE
   348                           postdec0	equ	0xFED
   349                           preinc0	equ	0xFEC
   350                           plusw0	equ	0xFEB
   351                           fsr0h	equ	0xFEA
   352                           fsr0l	equ	0xFE9
   353                           wreg	equ	0xFE8
   354                           indf1	equ	0xFE7
   355                           postinc1	equ	0xFE6
   356                           postdec1	equ	0xFE5
   357                           preinc1	equ	0xFE4
   358                           plusw1	equ	0xFE3
   359                           fsr1h	equ	0xFE2
   360                           fsr1l	equ	0xFE1
   361                           bsr	equ	0xFE0
   362                           indf2	equ	0xFDF
   363                           postinc2	equ	0xFDE
   364                           postdec2	equ	0xFDD
   365                           preinc2	equ	0xFDC
   366                           plusw2	equ	0xFDB
   367                           fsr2h	equ	0xFDA
   368                           fsr2l	equ	0xFD9
   369                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BANK1              100      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BIGRAM             1FF      0       0       8        0.0%
DATA                 0      0       0       9        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Fri Sep 11 18:15:25 2020

                     u10 1FD4                       u11 1FD0                       u20 1FF6  
                     u21 1FF2                       u37 1FD8                       u47 1FE2  
                    l700 1FD4                      l702 1FD6                      l704 1FDE  
                    l706 1FE8                      l708 1FF6                      l694 1FBA  
                    l696 1FBE                      l698 1FC6                      wreg 000FE8  
                   _main 1FBA                     start 0000             ___param_bank 000000  
                  ?_main 0000          __initialization 1FB4             __end_of_main 2000  
                 ??_main 0000            __activetblptr 000000               __accesstop 0060  
__end_of__initialization 1FB4            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 1FB4  
                __ramtop 0200                  __ptext0 1FBA     end_of_initialization 1FB4  
              _PORTAbits 000F80                _TRISAbits 000F92      start_initialization 1FB4  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0046  
             _OSCCONbits 000FD3  
