TimeQuest Timing Analyzer report for Motor
Fri May 17 19:30:31 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Motor                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 474.83 MHz ; 450.05 MHz      ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.106 ; -13.149       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.222 ; -25.222               ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.106 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 2.142      ;
; -1.106 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.142      ;
; -0.985 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 2.021      ;
; -0.985 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.021      ;
; -0.929 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.965      ;
; -0.894 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.930      ;
; -0.867 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 1.903      ;
; -0.867 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.903      ;
; -0.858 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.894      ;
; -0.823 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.859      ;
; -0.823 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.859      ;
; -0.787 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.823      ;
; -0.774 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 1.810      ;
; -0.752 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.788      ;
; -0.752 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.788      ;
; -0.720 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.756      ;
; -0.716 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.752      ;
; -0.715 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 1.751      ;
; -0.681 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.717      ;
; -0.681 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.717      ;
; -0.649 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.685      ;
; -0.623 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 1.659      ;
; -0.610 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.646      ;
; -0.593 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.629      ;
; -0.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.614      ;
; -0.558 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.594      ;
; -0.558 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.594      ;
; -0.558 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.594      ;
; -0.558 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.594      ;
; -0.558 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.594      ;
; -0.558 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.594      ;
; -0.558 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.594      ;
; -0.557 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.593      ;
; -0.522 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.558      ;
; -0.522 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.558      ;
; -0.507 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.543      ;
; -0.486 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.522      ;
; -0.485 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.521      ;
; -0.474 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 1.510      ;
; -0.461 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.497      ;
; -0.458 ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 1.494      ;
; -0.451 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.487      ;
; -0.451 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.487      ;
; -0.451 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.487      ;
; -0.451 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.487      ;
; -0.415 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.451      ;
; -0.414 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.450      ;
; -0.253 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 1.289      ;
; -0.236 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.272      ;
; -0.235 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.271      ;
; -0.235 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.271      ;
; -0.234 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.270      ;
; -0.233 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.269      ;
; -0.232 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.268      ;
; -0.229 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.265      ;
; -0.228 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.264      ;
; -0.159 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.195      ;
; -0.159 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.195      ;
; -0.159 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.195      ;
; -0.159 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.195      ;
; -0.159 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.195      ;
; -0.159 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.195      ;
; -0.159 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.195      ;
; -0.159 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.195      ;
; -0.094 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.130      ;
; -0.092 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.128      ;
; -0.090 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.126      ;
; -0.090 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.126      ;
; -0.090 ; Controlador_e:inst|en_count                                                            ; One_delay:inst1|q                                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 1.126      ;
; -0.084 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.set_speed                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 1.120      ;
; -0.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.101      ;
; -0.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.101      ;
; -0.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.101      ;
; -0.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.101      ;
; -0.059 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.095      ;
; -0.032 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.068      ;
; -0.032 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.068      ;
; -0.031 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.067      ;
; 0.099  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.937      ;
; 0.099  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.937      ;
; 0.220  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.set_speed                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 0.816      ;
; 0.236  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.power_engine                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 0.800      ;
; 0.244  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.792      ;
; 0.379  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.standby                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.power_engine                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.standby                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.power_engine                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.526 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.534 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.power_engine                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.800      ;
; 0.550 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.set_speed                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.816      ;
; 0.671 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.937      ;
; 0.801 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.068      ;
; 0.825 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.091      ;
; 0.829 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.095      ;
; 0.835 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.854 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.set_speed                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.120      ;
; 0.860 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.126      ;
; 0.860 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.126      ;
; 0.860 ; Controlador_e:inst|en_count                                                            ; One_delay:inst1|q                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.126      ;
; 0.862 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.128      ;
; 0.864 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.130      ;
; 0.872 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.138      ;
; 0.873 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.139      ;
; 0.929 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.195      ;
; 0.929 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.195      ;
; 0.929 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.195      ;
; 0.929 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.195      ;
; 0.929 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.195      ;
; 0.929 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.195      ;
; 0.929 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.195      ;
; 0.929 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.195      ;
; 0.955 ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.221      ;
; 0.998 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.264      ;
; 0.999 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.265      ;
; 1.002 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 1.003 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.269      ;
; 1.004 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 1.005 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.271      ;
; 1.005 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.271      ;
; 1.006 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.272      ;
; 1.023 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.289      ;
; 1.184 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.451      ;
; 1.221 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.231 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.244 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.510      ;
; 1.255 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.522      ;
; 1.277 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.543      ;
; 1.292 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.558      ;
; 1.292 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.558      ;
; 1.327 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.593      ;
; 1.328 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.594      ;
; 1.328 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.594      ;
; 1.328 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.594      ;
; 1.328 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.594      ;
; 1.328 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.594      ;
; 1.328 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.594      ;
; 1.328 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.594      ;
; 1.348 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.614      ;
; 1.363 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.629      ;
; 1.380 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.646      ;
; 1.393 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.659      ;
; 1.419 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.685      ;
; 1.436 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.702      ;
; 1.451 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.717      ;
; 1.451 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.717      ;
; 1.486 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.752      ;
; 1.490 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.756      ;
; 1.522 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.788      ;
; 1.522 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.788      ;
; 1.544 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.810      ;
; 1.557 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.823      ;
; 1.593 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.859      ;
; 1.593 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.859      ;
; 1.628 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.894      ;
; 1.637 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.903      ;
; 1.664 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.930      ;
; 1.699 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.965      ;
; 1.755 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 2.021      ;
; 1.755 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.021      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clk   ; Rise       ; clk                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|en_count                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|en_count                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|load                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|load                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|rt                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|rt                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; One_delay:inst1|q                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; One_delay:inst1|q                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|q|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|q|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|en_count|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|en_count|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|load|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|load|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|rt|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|rt|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.hold|clk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.hold|clk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.power_engine|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.power_engine|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.set_speed|clk                                                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; 2.564  ; 2.564  ; Rise       ; clk             ;
; key_local   ; clk        ; 5.991  ; 5.991  ; Rise       ; clk             ;
; key_remote  ; clk        ; 5.483  ; 5.483  ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 4.271  ; 4.271  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; 3.562  ; 3.562  ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; 4.227  ; 4.227  ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; 3.694  ; 3.694  ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; -0.239 ; -0.239 ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; 0.033  ; 0.033  ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; 4.271  ; 4.271  ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; 3.370  ; 3.370  ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; 3.421  ; 3.421  ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 3.956  ; 3.956  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; 3.712  ; 3.712  ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; 3.451  ; 3.451  ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; 3.758  ; 3.758  ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; 3.956  ; 3.956  ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; 0.183  ; 0.183  ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; -0.260 ; -0.260 ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; 3.742  ; 3.742  ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; 3.752  ; 3.752  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; -0.404 ; -0.404 ; Rise       ; clk             ;
; key_local   ; clk        ; -3.558 ; -3.558 ; Rise       ; clk             ;
; key_remote  ; clk        ; -3.328 ; -3.328 ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 0.469  ; 0.469  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; -3.332 ; -3.332 ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; -3.997 ; -3.997 ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; -3.464 ; -3.464 ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; 0.469  ; 0.469  ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; 0.197  ; 0.197  ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; -4.041 ; -4.041 ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; -3.140 ; -3.140 ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; -3.191 ; -3.191 ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 0.490  ; 0.490  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; -3.482 ; -3.482 ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; -3.221 ; -3.221 ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; -3.528 ; -3.528 ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; -3.726 ; -3.726 ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; 0.047  ; 0.047  ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; 0.490  ; 0.490  ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; -3.512 ; -3.512 ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; -3.522 ; -3.522 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; duty_cycle ; clk        ; 7.738 ; 7.738 ; Rise       ; clk             ;
; in0        ; clk        ; 6.890 ; 6.890 ; Rise       ; clk             ;
; in1        ; clk        ; 7.140 ; 7.140 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; duty_cycle ; clk        ; 6.174 ; 6.174 ; Rise       ; clk             ;
; in0        ; clk        ; 6.514 ; 6.514 ; Rise       ; clk             ;
; in1        ; clk        ; 6.764 ; 6.764 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.022 ; -0.044        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.222 ; -25.222               ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.022 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 1.054      ;
; -0.022 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.054      ;
; 0.021  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 1.011      ;
; 0.021  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 1.000        ; 0.000      ; 1.011      ;
; 0.065  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 1.000        ; 0.000      ; 0.967      ;
; 0.065  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.967      ;
; 0.115  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.917      ;
; 0.137  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.895      ;
; 0.150  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.882      ;
; 0.172  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.860      ;
; 0.172  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.860      ;
; 0.185  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.847      ;
; 0.190  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 0.842      ;
; 0.207  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.825      ;
; 0.207  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.825      ;
; 0.220  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.812      ;
; 0.224  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.808      ;
; 0.228  ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.805      ;
; 0.228  ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.805      ;
; 0.228  ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.805      ;
; 0.228  ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.805      ;
; 0.228  ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.805      ;
; 0.228  ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.805      ;
; 0.228  ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.805      ;
; 0.235  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 0.797      ;
; 0.242  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.790      ;
; 0.242  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.790      ;
; 0.246  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 0.786      ;
; 0.259  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.773      ;
; 0.277  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.755      ;
; 0.294  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.738      ;
; 0.301  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.731      ;
; 0.314  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.718      ;
; 0.316  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 0.716      ;
; 0.329  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.703      ;
; 0.331  ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.702      ;
; 0.336  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.696      ;
; 0.336  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.696      ;
; 0.337  ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 0.695      ;
; 0.349  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.683      ;
; 0.349  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.683      ;
; 0.371  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.661      ;
; 0.371  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.661      ;
; 0.371  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.661      ;
; 0.371  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.661      ;
; 0.372  ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.660      ;
; 0.372  ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.660      ;
; 0.372  ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.660      ;
; 0.372  ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.660      ;
; 0.372  ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.660      ;
; 0.372  ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.660      ;
; 0.372  ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.660      ;
; 0.372  ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.660      ;
; 0.384  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.648      ;
; 0.384  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.648      ;
; 0.412  ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.621      ;
; 0.412  ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.621      ;
; 0.412  ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.621      ;
; 0.413  ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.620      ;
; 0.413  ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.620      ;
; 0.414  ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.619      ;
; 0.417  ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.616      ;
; 0.418  ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 1.000        ; 0.001      ; 0.615      ;
; 0.425  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 0.607      ;
; 0.458  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.574      ;
; 0.460  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.572      ;
; 0.463  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.569      ;
; 0.464  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.568      ;
; 0.464  ; Controlador_e:inst|en_count                                                            ; One_delay:inst1|q                                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 0.568      ;
; 0.470  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.562      ;
; 0.501  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.set_speed                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 0.531      ;
; 0.511  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.521      ;
; 0.511  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.521      ;
; 0.511  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.521      ;
; 0.511  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.521      ;
; 0.522  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.510      ;
; 0.549  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.483      ;
; 0.549  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.483      ;
; 0.624  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.set_speed                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 0.408      ;
; 0.631  ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.power_engine                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 0.401      ;
; 0.640  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.392      ;
; 0.665  ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.standby                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.power_engine                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 0.367      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.standby                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.power_engine                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.249 ; Controlador_e:inst|state_controller.set_speed                                          ; Controlador_e:inst|state_controller.power_engine                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.256 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|state_controller.set_speed                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.408      ;
; 0.331 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.483      ;
; 0.358 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.369 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.377 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.set_speed                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.393 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.545      ;
; 0.393 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.545      ;
; 0.410 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.562      ;
; 0.416 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; Controlador_e:inst|en_count                                                            ; One_delay:inst1|q                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.569      ;
; 0.420 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.572      ;
; 0.422 ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.574      ;
; 0.428 ; Controlador_e:inst|en_count                                                            ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.580      ;
; 0.455 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.607      ;
; 0.462 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.615      ;
; 0.463 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.616      ;
; 0.466 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.619      ;
; 0.467 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.620      ;
; 0.467 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.620      ;
; 0.468 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.621      ;
; 0.468 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.621      ;
; 0.468 ; Controlador_e:inst|rt                                                                  ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.621      ;
; 0.496 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.508 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; One_delay:inst1|q                                                                      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.509 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.531 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.683      ;
; 0.544 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.696      ;
; 0.549 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.702      ;
; 0.551 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.703      ;
; 0.564 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.716      ;
; 0.566 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.718      ;
; 0.579 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.586 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.738      ;
; 0.603 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.755      ;
; 0.621 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.773      ;
; 0.631 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.634 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|en_count                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.638 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.638 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.652 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.805      ;
; 0.652 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.805      ;
; 0.652 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.805      ;
; 0.652 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.805      ;
; 0.652 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.805      ;
; 0.652 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.805      ;
; 0.652 ; Controlador_e:inst|load                                                                ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clk          ; clk         ; 0.000        ; 0.001      ; 0.805      ;
; 0.656 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.808      ;
; 0.660 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.812      ;
; 0.673 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.825      ;
; 0.690 ; Controlador_e:inst|state_controller.power_engine                                       ; Controlador_e:inst|state_controller.hold                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.842      ;
; 0.695 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.847      ;
; 0.708 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.860      ;
; 0.708 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.860      ;
; 0.730 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.882      ;
; 0.743 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.895      ;
; 0.765 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.917      ;
; 0.815 ; Controlador_e:inst|state_controller.hold                                               ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.967      ;
; 0.859 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|load                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.011      ;
; 0.859 ; Controlador_e:inst|state_controller.standby                                            ; Controlador_e:inst|rt                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.011      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clk   ; Rise       ; clk                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|en_count                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|en_count                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|load                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|load                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|rt                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|rt                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.hold                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.power_engine                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.set_speed                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; Controlador_e:inst|state_controller.standby                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; One_delay:inst1|q                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; One_delay:inst1|q                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lpm_shiftreg0:inst5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|q|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|q|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[0]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[1]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[2]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[3]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[4]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[5]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[6]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_SHIFTREG_component|dffs[7]|clk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|en_count|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|en_count|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|load|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|load|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|rt|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|rt|clk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.hold|clk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.hold|clk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.power_engine|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state_controller.power_engine|clk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state_controller.set_speed|clk                                                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; 0.972  ; 0.972  ; Rise       ; clk             ;
; key_local   ; clk        ; 3.119  ; 3.119  ; Rise       ; clk             ;
; key_remote  ; clk        ; 2.899  ; 2.899  ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 2.317  ; 2.317  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; 1.989  ; 1.989  ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; 2.303  ; 2.303  ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; 2.053  ; 2.053  ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; -0.375 ; -0.375 ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; -0.258 ; -0.258 ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; 2.317  ; 2.317  ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; 1.916  ; 1.916  ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; 1.933  ; 1.933  ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 2.172  ; 2.172  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; 2.066  ; 2.066  ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; 1.946  ; 1.946  ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; 2.095  ; 2.095  ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; 2.172  ; 2.172  ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; -0.191 ; -0.191 ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; -0.373 ; -0.373 ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; 2.077  ; 2.077  ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; 2.093  ; 2.093  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; 0.058  ; 0.058  ; Rise       ; clk             ;
; key_local   ; clk        ; -1.971 ; -1.971 ; Rise       ; clk             ;
; key_remote  ; clk        ; -1.873 ; -1.873 ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 0.495  ; 0.495  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; -1.869 ; -1.869 ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; -2.183 ; -2.183 ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; -1.933 ; -1.933 ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; 0.495  ; 0.495  ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; 0.378  ; 0.378  ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; -2.197 ; -2.197 ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; -1.796 ; -1.796 ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; -1.813 ; -1.813 ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 0.493  ; 0.493  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; -1.946 ; -1.946 ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; -1.826 ; -1.826 ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; -1.975 ; -1.975 ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; -2.052 ; -2.052 ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; 0.311  ; 0.311  ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; 0.493  ; 0.493  ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; -1.957 ; -1.957 ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; -1.973 ; -1.973 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; duty_cycle ; clk        ; 4.280 ; 4.280 ; Rise       ; clk             ;
; in0        ; clk        ; 3.897 ; 3.897 ; Rise       ; clk             ;
; in1        ; clk        ; 4.024 ; 4.024 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; duty_cycle ; clk        ; 3.587 ; 3.587 ; Rise       ; clk             ;
; in0        ; clk        ; 3.732 ; 3.732 ; Rise       ; clk             ;
; in1        ; clk        ; 3.878 ; 3.878 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.106  ; 0.215 ; N/A      ; N/A     ; -1.222              ;
;  clk             ; -1.106  ; 0.215 ; N/A      ; N/A     ; -1.222              ;
; Design-wide TNS  ; -13.149 ; 0.0   ; 0.0      ; 0.0     ; -25.222             ;
;  clk             ; -13.149 ; 0.000 ; N/A      ; N/A     ; -25.222             ;
+------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; 2.564  ; 2.564  ; Rise       ; clk             ;
; key_local   ; clk        ; 5.991  ; 5.991  ; Rise       ; clk             ;
; key_remote  ; clk        ; 5.483  ; 5.483  ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 4.271  ; 4.271  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; 3.562  ; 3.562  ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; 4.227  ; 4.227  ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; 3.694  ; 3.694  ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; -0.239 ; -0.239 ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; 0.033  ; 0.033  ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; 4.271  ; 4.271  ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; 3.370  ; 3.370  ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; 3.421  ; 3.421  ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 3.956  ; 3.956  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; 3.712  ; 3.712  ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; 3.451  ; 3.451  ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; 3.758  ; 3.758  ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; 3.956  ; 3.956  ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; 0.183  ; 0.183  ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; -0.260 ; -0.260 ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; 3.742  ; 3.742  ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; 3.752  ; 3.752  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; enable      ; clk        ; 0.058  ; 0.058  ; Rise       ; clk             ;
; key_local   ; clk        ; -1.971 ; -1.971 ; Rise       ; clk             ;
; key_remote  ; clk        ; -1.873 ; -1.873 ; Rise       ; clk             ;
; speed_H[*]  ; clk        ; 0.495  ; 0.495  ; Rise       ; clk             ;
;  speed_H[0] ; clk        ; -1.869 ; -1.869 ; Rise       ; clk             ;
;  speed_H[1] ; clk        ; -2.183 ; -2.183 ; Rise       ; clk             ;
;  speed_H[2] ; clk        ; -1.933 ; -1.933 ; Rise       ; clk             ;
;  speed_H[3] ; clk        ; 0.495  ; 0.495  ; Rise       ; clk             ;
;  speed_H[4] ; clk        ; 0.378  ; 0.378  ; Rise       ; clk             ;
;  speed_H[5] ; clk        ; -2.197 ; -2.197 ; Rise       ; clk             ;
;  speed_H[6] ; clk        ; -1.796 ; -1.796 ; Rise       ; clk             ;
;  speed_H[7] ; clk        ; -1.813 ; -1.813 ; Rise       ; clk             ;
; speed_L[*]  ; clk        ; 0.493  ; 0.493  ; Rise       ; clk             ;
;  speed_L[0] ; clk        ; -1.946 ; -1.946 ; Rise       ; clk             ;
;  speed_L[1] ; clk        ; -1.826 ; -1.826 ; Rise       ; clk             ;
;  speed_L[2] ; clk        ; -1.975 ; -1.975 ; Rise       ; clk             ;
;  speed_L[3] ; clk        ; -2.052 ; -2.052 ; Rise       ; clk             ;
;  speed_L[4] ; clk        ; 0.311  ; 0.311  ; Rise       ; clk             ;
;  speed_L[5] ; clk        ; 0.493  ; 0.493  ; Rise       ; clk             ;
;  speed_L[6] ; clk        ; -1.957 ; -1.957 ; Rise       ; clk             ;
;  speed_L[7] ; clk        ; -1.973 ; -1.973 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; duty_cycle ; clk        ; 7.738 ; 7.738 ; Rise       ; clk             ;
; in0        ; clk        ; 6.890 ; 6.890 ; Rise       ; clk             ;
; in1        ; clk        ; 7.140 ; 7.140 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; duty_cycle ; clk        ; 3.587 ; 3.587 ; Rise       ; clk             ;
; in0        ; clk        ; 3.732 ; 3.732 ; Rise       ; clk             ;
; in1        ; clk        ; 3.878 ; 3.878 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 91       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 91       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 38    ; 38   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 17 19:30:28 2019
Info: Command: quartus_sta Motor -c Motor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Motor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.106
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.106       -13.149 clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -25.222 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.022
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.022        -0.044 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222       -25.222 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Fri May 17 19:30:31 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


