
  LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
  USE ieee.numeric_std.ALL;

  ENTITY T_A4 IS
  END T_A4;

  ARCHITECTURE behavior OF T_A4 IS 

 COMPONENT A4
   PORT( carry	:	INOUT	STD_LOGIC; 
          F_output	:	INOUT	STD_LOGIC_VECTOR (7 DOWNTO 0); 
          B	:	IN	STD_LOGIC_VECTOR (7 DOWNTO 0); 
          A	:	IN	STD_LOGIC_VECTOR (7 DOWNTO 0); 
          clock	:	IN	STD_LOGIC; 
          reset	:	IN	STD_LOGIC);
   END COMPONENT;

   SIGNAL carry	:	STD_LOGIC;
   SIGNAL F_output	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
   SIGNAL B	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
   SIGNAL A	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
   SIGNAL clock	:	STD_LOGIC;
   SIGNAL reset	:	STD_LOGIC;

BEGIN

   UUT: A4 PORT MAP(
		carry => carry, 
		F_output => F_output, 
		B => B, 
		A => A, 
		clock => clock, 
		reset => reset
   );
clock_process : process
	begin
		clock <= '0';
		wait for 50 ns;
		clock <= '1';
		wait for 50 ns;
	end process;

	stim_process : process
	begin
		reset <= '0';
	
		A <= "00011111";
		B <= "10001010";
		wait for 50 ns;
		reset <= '1';
		wait for 50 ns;
		reset <= '0';
		wait;
	end process; 
  END;
