Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto dcee4f9853fd4bfebd456fd6e786ed16 --debug typical --relax -L xil_defaultlib -L secureip --snapshot port_map_for_if_generate_behav xil_defaultlib.port_map_for_if_generate -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.yari_toplayici [yari_toplayici_default]
Compiling architecture behavioral of entity xil_defaultlib.tam_toplayici [tam_toplayici_default]
Compiling architecture behavioral of entity xil_defaultlib.port_map_for_if_generate
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot port_map_for_if_generate_behav
