<module name="MLB" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MLB_MLBSSREV" acronym="MLB_MLBSSREV" offset="0x0" width="32" description="Revision Register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="TI internal data" range="" rwaccess="R"/>
  </register>
  <register id="MLB_MLBSSPWR" acronym="MLB_MLBSSPWR" offset="0x4" width="32" description="MLBSS Power management Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MSTANDBY" width="1" begin="0" end="0" resetval="0x0" description="Value to be driven in the MStandby bus of the power management interface Writing a 1 to this bit asserts the MStandby output of MLBSS, thereby initiating the clock disabling sequence for the MLBSS. Write 0 to this register to enable the clock for MLBSS. 0x0: Mstandby output is deasserted 0x1: Mstandby output is asserted" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MLBSSPRF" acronym="MLB_MLBSSPRF" offset="0x100" width="32" description="This register is used to define the values of MFLAG pressure to on-chip network, MREQINFO priority to EMIF, and the non-posted write behavior of the L3_MAIN DMA master interface.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WRNP" width="1" begin="16" end="16" resetval="0x0" description="The WRNP bit controls whether the writes issued by the DMA OCP interface are posted (no write reponse required to complete transaction) or non posted (write response required to complete transaction). 0x0: Only posted writes are issued. This means that the performance of DMA OCP writes would be better, but the writes will complete before the data gets written to the destination. Posted writes do not require a write response from the destination to complete a write transaction. 0x1: Only non-posted writes are issued. This means that the performance of DMA OCP writes would be lesser, but would guarantee that when a write has completed, the data gets written into the final destination. Non posted writes require a write response from the destination to complete a write transaction. It is recommended to use only posted writes for better performance. This is a static configuration out of reset based on performance requirements and changing it while a transfer in progress could cause indeterminate behavior." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC_PRI" width="3" begin="14" end="12" resetval="0x4" description="ASYNC_PRI controls the priority carried in MREQINFO attribute of OCP DMA interface, when a asynchronous transaction is requested at the DMA interface. It is recommended that the ASYNC_PRI be set at lower priority compared to other masters in the system, as these transactions are not time-critical. 0x0: highest priority 0x7: lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC_PRI" width="3" begin="10" end="8" resetval="0x0" description="SYNC_PRI controls the priority carried in MREQINFO attribute of OCP interface, when a synchronous transaction is requested at the DMA interface. It is recommended that the SYNC_PRI be set at a reasonably higher priority compared to other masters in the system, as these transactions could be time-critical. 0x0: highest priority 0x7: lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ASYNC_FLAG" width="2" begin="5" end="4" resetval="0x1" description="ASYNC_FLAG controls the value carried in MFLAG attribute of OCP DMA interface. This attribute is used in determining the priority of these transactions through the L3 system infrastructure. It is recommended that he ASYNC_FLAG be set at lower priority compared to other masters in the system, as these transactions are not time critical 0x0: Lowest priority through on chip network 0x1: Medium priority through on chip network 0x2: Reserved 0x3: Highest priority through on-chip network" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC_FLAG" width="2" begin="1" end="0" resetval="0x0" description="SYNC_FLAG controls the value carried in MFLAG attribute of OCP DMA interface. This attribute is used in determining the priority of these transactions through the L3 system infrastructure. It is recommended that the SYNC_FLAG be set at reasonably higher priority compared to other masters in the system, as these transactions are time critical. 0x0: Lowest priority through on chip network 0x1: Medium priority through on chip network 0x2: Reserved 0x3: Highest priority through on-chip network" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MLBC0" acronym="MLB_MLBC0" offset="0x400" width="32" description="MediaLB Control 0 Register">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FCNT" width="3" begin="17" end="15" resetval="0x0" description="The number of frames per sub-buffer for synchronous channels 0x0: 1 frame per sub-buffer (operation is the same as standard mode) 0x1: 2 frames per sub-buffer 0x2: 4 frames per sub-buffer 0x3: 8 frames per sub-buffer 0x4: 16 frames per sub-buffer 0x5: 32 frames per sub-buffer 0x6: 64 frames per sub-buffer 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="CTLRETRY" width="1" begin="14" end="14" resetval="0x0" description="Control Tx packet retry. When cleared, a control packet that is flagged with a Break or ProtocolError by the receiver is skipped. When set, a control packet that is flagged with a Break or ProtocolError by the receiver is re-transmitted. 0x0: Control packet is skipped 0x1: Control packet is re-transmitted" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ASYRETRY" width="1" begin="12" end="12" resetval="0x0" description="Asynchronous Tx packet retry. When cleared, an asynchronous packet that is flagged with a Break or ProtocolError by the receiver is skipped. When set, an asynchronous packet that is flagged with a Break or ProtocolError by the receiver is re-transmitted. 0x0: Asynchronous packet is skipped 0x1: Asynchronous packet is re-transmitted" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MLBLK" width="1" begin="7" end="7" resetval="0x0" description="MediaLB lock status. When set, indicates that the MediaLB block is synchronized to the incoming MediaLB frame. If MLBLK is clear (unlocked), MLBLK is set after FRAMESYNC is detected at the same position for three consecutive frames. If MLBLK is set (locked), MLBLK is cleared after not receiving FRAMESYNC at the expected time for two consecutive frames. While MLBLK is set, FRAMESYNC patterns occurring at locations other than the expected one are ignored. (read-only) 0x0: MediaLB is unlocked 0x1: MediaLB is locked" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MLBPEN" width="1" begin="5" end="5" resetval="0x0" description="MediaLB 6-pin enable. 0x0: MediaLB 3-pin interface enabled 0x1: MediaLB 6-pin interface enabled" range="" rwaccess="RW"/>
    <bitfield id="MLBCLK" width="3" begin="4" end="2" resetval="0x0" description="MediaLB clock speed select. 0x0: 256&#215;Fs (for MLBPEN = 0) 0x1: 512&#215;Fs (for MLBPEN = 0) 0x2: 1024&#215;Fs (for MLBPEN = 0) 0x3: 2048xFs (For MLBPEN = 1) 0x4-0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MLBEN" width="1" begin="0" end="0" resetval="0x0" description="MediaLB enable. When set, MediaLB clock, signal, and data are received and transmitted on the appropriate MediaLB pins. 0x0: MediaLB disabled 0x1: MediaLB enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MS0" acronym="MLB_MS0" offset="0x40C" width="32" description="MediaLB Channel Status 0 Register">
    <bitfield id="MCS" width="32" begin="31" end="0" resetval="0x0" description="MediaLB channel status. Indicates the channel status for MediaLB channels 31 to 0. Channel status bits are set by hardware and cleared by software. Status is only set if the appropriate bits in the MIEN register are set. 0x0: A channel status bit is cleared (applies for all bits in this register) 0x1: A channel status bit is set (applies for all bits in this register)" range="" rwaccess="RW W0toClr"/>
  </register>
  <register id="MLB_MS1" acronym="MLB_MS1" offset="0x414" width="32" description="MediaLB Channel Status 1 Register">
    <bitfield id="MCS" width="32" begin="31" end="0" resetval="0x0" description="MediaLB channel status. Indicates the channel status for MediaLB channels 63 to 32. Channel status bits are set by hardware and cleared by software. Status is only set if the appropriate bits in the MIEN register are set. 0x0: A channel status bit is cleared (applies for all bits in this register) 0x1: A channel status bit is set (applies for all bits in this register)" range="" rwaccess="RW W0toClr"/>
  </register>
  <register id="MLB_MSS" acronym="MLB_MSS" offset="0x420" width="32" description="MediaLB System Status Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SERVREQ" width="1" begin="5" end="5" resetval="0x0" description="Service request enabled. When cleared, the MediaLB block responds with a 'device present' system response. When set, the MediaLB block responds with a 'device present, request service' system response if a matching channel scan system command is detected. 0x0: Service request disabled (not detected) 0x1: Service request enabled (detected)" range="" rwaccess="RW"/>
    <bitfield id="SWSYSCMD" width="1" begin="4" end="4" resetval="0x0" description="Software system command detected (in the system quadlet). Set by hardware, cleared by software. Data is stored in the 0x0: Software system command not detected 0x1: Software system command detected" range="" rwaccess="RW W0toClr"/>
    <bitfield id="CSSYSCMD" width="1" begin="3" end="3" resetval="0x0" description="Channel scan system command detected (in the system quadlet). Set by hardware, cleared by software. If the node address specified in Data quadlet matches the value in MLBC1.NDA, the device responds either 'device present' or 'device present, request service' system response in the next system quadlet. 0x0: Channel scan system command not detected 0x1: Channel scan system command detected" range="" rwaccess="RW W0toClr"/>
    <bitfield id="ULKSYSCMD" width="1" begin="2" end="2" resetval="0x0" description="Network unlock system command detected (in the system quadlet). Set by hardware, cleared by software 0x0: Unlock system command not detected 0x1: Unlock system command detected" range="" rwaccess="RW W0toClr"/>
    <bitfield id="LKSYSCMD" width="1" begin="1" end="1" resetval="0x0" description="Network lock system command detected (in the system quadlet). Set by hardware, cleared by software. 0x0: Lock system not detected 0x1: Lock system detected" range="" rwaccess="RW W0toClr"/>
    <bitfield id="RSTSYSCMD" width="1" begin="0" end="0" resetval="0x0" description="Reset system command detected (in the system quadlet). Set by hardware, cleared by software 0x0: Reset system command not detected 0x1: Reset system command detected" range="" rwaccess="RW W0toClr"/>
  </register>
  <register id="MLB_MSD" acronym="MLB_MSD" offset="0x424" width="32" description="MediaLB System Data Register">
    <bitfield id="SD3" width="8" begin="31" end="24" resetval="0x0" description="System data (byte 3). Updated with MediaLB Data[31:24] when a MediaLB software system command is received in the system quadlet. If MSS.SWSYSCMD is already set, then SD3 is not updated. (read-only). As soon as it is serviced, the MSS.SWSYSCMD bit should be cleared." range="" rwaccess="R"/>
    <bitfield id="SD2" width="8" begin="23" end="16" resetval="0x0" description="System data (byte 2). Updated with MediaLB Data[23:16] when a MediaLB software system command is received in the system quadlet. If MSS.SWSYSCMD is already set, then SD2 is not updated. (read-only). As soon as it is serviced, the MSS.SWSYSCMD bit should be cleared." range="" rwaccess="R"/>
    <bitfield id="SD1" width="8" begin="15" end="8" resetval="0x0" description="System data (byte 1). Updated with MediaLB Data[15:8] when a MediaLB software system command is received in the system quadlet. If MSS.SWSYSCMD is already set, then SD1 is not updated. (read-only). As soon as it is serviced, the MSS.SWSYSCMD bit should be cleared." range="" rwaccess="R"/>
    <bitfield id="SD0" width="8" begin="7" end="0" resetval="0x0" description="System data (byte 0). Updated with MediaLB Data[7:0] when a MediaLB software system command is received in the system quadlet. If MSS.SWSYSCMD is already set, then SD0 is not updated. (read-only). As soon as it is serviced, the MSS.SWSYSCMD bit should be cleared." range="" rwaccess="R"/>
  </register>
  <register id="MLB_MIEN" acronym="MLB_MIEN" offset="0x42C" width="32" description="MediaLB Interrupt Enable Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CTX_BREAK" width="1" begin="29" end="29" resetval="0x0" description="Control Tx break enable. When set, a ReceiverBreak response received from the receiver on a control Tx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Control Tx break disabled 0x1: Control Tx break enabled" range="" rwaccess="RW"/>
    <bitfield id="CTX_PE" width="1" begin="28" end="28" resetval="0x0" description="Control Tx protocol error enable. When set, a ProtocolError generated by the receiver on a control Tx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Control Tx protocol error disabled 0x1: Control Tx protocol error enabled" range="" rwaccess="RW"/>
    <bitfield id="CTX_DONE" width="1" begin="27" end="27" resetval="0x0" description="Control Tx packet done enable. When set, a packet transmitted with no errors on a control Tx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Control Tx packet done disabled 0x1: Control Tx packet done enabled" range="" rwaccess="RW"/>
    <bitfield id="CRX_BREAK" width="1" begin="26" end="26" resetval="0x0" description="Control Rx break enable. When set, a ControlBreak command received from the transmitter on a control Rx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Control Rx break disabled 0x1: Control Rx break enabled" range="" rwaccess="RW"/>
    <bitfield id="CRX_PE" width="1" begin="25" end="25" resetval="0x0" description="Control Rx protocol error enable. When set, a ProtocolError detected on a control Rx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Control Rx protocol error disabled 0x1: Control Rx protocol error enabled" range="" rwaccess="RW"/>
    <bitfield id="CRX_DONE" width="1" begin="24" end="24" resetval="0x0" description="Control Rx packet done enable. When set, a packet received with no errors on a control Rx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Control Rx packet done disabled 0x1: Control Rx packet done enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ATX_BREAK" width="1" begin="22" end="22" resetval="0x0" description="Asynchronous Tx break enable. When set, a ReceiverBreak response received from the receiver on an asynchronous Tx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set 0x0: Asynchronous Tx break disabled 0x1: Asynchronous Tx break enabled" range="" rwaccess="RW"/>
    <bitfield id="ATX_PE" width="1" begin="21" end="21" resetval="0x0" description="Asynchronous Tx protocol error enable. When set, a ProtocolError generated by the receiver on an asynchronous Tx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Asynchronous Tx protocol error disabled 0x1: Asynchronous Tx protocol error enabled" range="" rwaccess="RW"/>
    <bitfield id="ATX_DONE" width="1" begin="20" end="20" resetval="0x0" description="Asynchronous Tx packet done enable. When set, a packet transmitted with no errors on an asynchronous Tx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Asynchronous Tx packet done disabled 0x1: Asynchronous Tx packet done enabled" range="" rwaccess="RW"/>
    <bitfield id="ARX_BREAK" width="1" begin="19" end="19" resetval="0x0" description="Asynchronous Rx break enable. When set, a AsyncBreak command received from the transmitter on an asynchronous Rx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Asynchronous Rx break disabled 0x1: Asynchronous Rx break enabled" range="" rwaccess="RW"/>
    <bitfield id="ARX_PE" width="1" begin="18" end="18" resetval="0x0" description="Asynchronous Rx protocol error enable. When set, a ProtocolError detected on an asynchronous Rx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Asynchronous Rx protocol error disabled 0x1: Asynchronous Rx protocol error enabled" range="" rwaccess="RW"/>
    <bitfield id="ARX_DONE" width="1" begin="17" end="17" resetval="0x0" description="Asynchronous Rx packet done enable. When set, a packet received with no errors on an asynchronous Rx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Asynchronous Rx packet done disabled 0x1: Asynchronous Rx packet done enable" range="" rwaccess="RW"/>
    <bitfield id="SYNC_PE" width="1" begin="16" end="16" resetval="0x0" description="Synchronous protocol error enable. When set, a ProtocolError detected on a synchronous Rx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Synchronous protocol error disabled 0x1: Synchronous protocol error enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ISOC_BUFO" width="1" begin="1" end="1" resetval="0x0" description="Isochronous Rx buffer overflow enable. When set, a buffer overflow on an isochronous Rx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. This occurs only when isochronous flow control is disabled. 0x0: Buffer overflow disabled 0x1: Buffer overflow enabled" range="" rwaccess="RW"/>
    <bitfield id="ISOC_PE" width="1" begin="0" end="0" resetval="0x0" description="Isochronous Rx protocol error enable. When set, a ProtocolError detected on an isochronous Rx channel causes the appropriate channel bit in the MS0 or MS1 registers to be set. 0x0: Isochronous Rx ProtocolError disabled 0x1: Isochronous Rx ProtocolError enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MLBC1" acronym="MLB_MLBC1" offset="0x43C" width="32" description="MediaLB Control 1 Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NDA" width="8" begin="15" end="8" resetval="0x0" description="Node device address. Used for system commands directed to individual MediaLB nodes. All values from 0x00 to 0xFF can be used." range="" rwaccess="RW"/>
    <bitfield id="CLKMERR" width="1" begin="7" end="7" resetval="0x0" description="MediaLB clock missing status. Set when MediaLB clock is not toggling at the pin, cleared by software 0x0: MediaLB Clock is toggling at the pins. 0x1: MediaLB clock is not toggling at the pins." range="" rwaccess="RW W0toClr"/>
    <bitfield id="LOCKERR" width="1" begin="6" end="6" resetval="0x0" description="MediaLB lock error status. Set when MediaLB is unlocked, cleared by software 0x0: No MediaLB lock error. Implies MediaLB is properly locked. 0x1: MediaLB lock error. Implies MediaLB is unlocked. Write 0 to clear." range="" rwaccess="RW W0toClr"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="MLB_DIENR" acronym="MLB_DIENR" offset="0x480" width="32" description="Internal DMA Enable Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="15" end="15" resetval="0x0" description="DMA enable. Always program to 1. 0x0: Disabled 0x1: Enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="14" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="MLB_DICER0" acronym="MLB_DICER0" offset="0x488" width="32" description="Internal DMA Channel Enable Register 0">
    <bitfield id="CHE" width="32" begin="31" end="0" resetval="0x0" description="Bitwise channel enable. Bits [31:0]. Always program to 1. 0x0: Disabled (applies for all bits in this register) 0x1: Enabled (applies for all bits in this register)" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_DICER1" acronym="MLB_DICER1" offset="0x48C" width="32" description="Internal DMA Channel Enable Register 1">
    <bitfield id="CHE" width="32" begin="31" end="0" resetval="0x0" description="Bitwise channel enable. Bits [63:32]. Always program to 1. 0x0: Disabled (applies for all bits in this register) 0x1: Enabled (applies for all bits in this register)" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MDAT0" acronym="MLB_MDAT0" offset="0x4C0" width="32" description="Memory Interface Data 0 Register">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="CTR data - bits[31:0] of 128-bit entry or DBR data - bits[7:0] of 8-bit entry" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MDAT1" acronym="MLB_MDAT1" offset="0x4C4" width="32" description="Memory Interface Data 1 Register">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="CTR data - bits[63:32] of 128-bit entry" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MDAT2" acronym="MLB_MDAT2" offset="0x4C8" width="32" description="Memory Interface Data 2 Register">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="CTR data - bits[95:64] of 128-bit entry" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MDAT3" acronym="MLB_MDAT3" offset="0x4CC" width="32" description="Memory Interface Data 3 Register">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="CTR data - bits[127:96] of 128-bit entry" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MDWE0" acronym="MLB_MDWE0" offset="0x4D0" width="32" description="Memory Interface Data Write Enable 0 Register">
    <bitfield id="MASK" width="32" begin="31" end="0" resetval="0x0" description="Bitwise write enable for CTR data - bits[31:0] 0x0: Disabled (applies for all bits in this register) 0x1: Enabled (applies for all bits in this register)" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MDWE1" acronym="MLB_MDWE1" offset="0x4D4" width="32" description="Memory Interface Data Write Enable 1 Register">
    <bitfield id="MASK" width="32" begin="31" end="0" resetval="0x0" description="Bitwise write enable for CTR data - bits[63:32] 0x0: Disabled (applies for all bits in this register) 0x1: Enabled (applies for all bits in this register)" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MDWE2" acronym="MLB_MDWE2" offset="0x4D8" width="32" description="Memory Interface Data Write Enable 2 Register">
    <bitfield id="MASK" width="32" begin="31" end="0" resetval="0x0" description="Bitwise write enable for CTR data - bits[95:64] 0x0: Disabled (applies for all bits in this register) 0x1: Enabled (applies for all bits in this register)" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MDWE3" acronym="MLB_MDWE3" offset="0x4DC" width="32" description="Memory Interface Data Write Enable 3 Register">
    <bitfield id="MASK" width="32" begin="31" end="0" resetval="0x0" description="Bitwise write enable for CTR data - bits[127:96] 0x0: Disabled (applies for all bits in this register) 0x1: Enabled (applies for all bits in this register)" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_MCTL" acronym="MLB_MCTL" offset="0x4E0" width="32" description="Memory Interface Control Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XCMP" width="1" begin="0" end="0" resetval="0x0" description="Transfer complete (write 0 to clear) 0x0: Memory interface transfer not completed 0x1: Memory interface transfer is completed" range="" rwaccess="RW W0toClr"/>
  </register>
  <register id="MLB_MADR" acronym="MLB_MADR" offset="0x4E4" width="32" description="Memory Interface Address Register">
    <bitfield id="WNR" width="1" begin="31" end="31" resetval="0x0" description="Write-Not-Read selection 0x0: Read 0x1: Write" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR" width="8" begin="7" end="0" resetval="0x0" description="CTR address of 128-bit entry. All values from 0x00 to 0xFF can be used." range="" rwaccess="RW"/>
  </register>
  <register id="MLB_DCTL" acronym="MLB_DCTL" offset="0x7C0" width="32" description="DMA Control Register. This register is written by the host to configure the DMA block for channel interrupts. It contains three configuration fields. One used to select the DMA mode, one used to mux channel interrupts onto a single interrupt signal, and the last selects the method of clearing channel interrupts (either software or hardware).">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PKT_MODE" width="1" begin="4" end="4" resetval="0x0" description="Packet mode for async/control packets. 0x0: Single packet mode 0x1: Multi Packet mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_MODE" width="1" begin="2" end="2" resetval="0x0" description="DMA mode. 0x0: DMA Mode 0 (Not supported) 0x1: DMA Mode 1 (Use always this value)" range="" rwaccess="RW"/>
    <bitfield id="SMX" width="1" begin="1" end="1" resetval="0x0" description="DMA interrupt mux enable. 0x0: The 0x1: The" range="" rwaccess="RW"/>
    <bitfield id="SCE" width="1" begin="0" end="0" resetval="0x0" description="Software clear enable. 0x0: Hardware clears interrupt after the 0x1: Software clears interrupt" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_DCSR0" acronym="MLB_DCSR0" offset="0x7D0" width="32" description="DMA Control Status 0 Register">
    <bitfield id="CHS" width="32" begin="31" end="0" resetval="0x0" description="Interrupt status for logical channels 31 to 0. 0x0: No interrupt (applies for all bits in this register) 0x1: Interrupt (applies for all bits in this register)" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="MLB_DCSR1" acronym="MLB_DCSR1" offset="0x7D4" width="32" description="DMA Control Status 1 Register">
    <bitfield id="CHS" width="32" begin="31" end="0" resetval="0x0" description="Interrupt status for logical channels 63 to 32. 0x0: No interrupt (applies for all bits in this register) 0x1: Interrupt (applies for all bits in this register)" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="MLB_DCMR0" acronym="MLB_DCMR0" offset="0x7D8" width="32" description="DMA Channel Mask 0 Register">
    <bitfield id="CHM" width="32" begin="31" end="0" resetval="0x0" description="Bitwise channel mask. Bits [31:0]. 0x0: Masked (applies for all bits in this register) 0x1: Unmasked (applies for all bits in this register)" range="" rwaccess="RW"/>
  </register>
  <register id="MLB_DCMR1" acronym="MLB_DCMR1" offset="0x7DC" width="32" description="DMA Channel Mask 1 Register">
    <bitfield id="CHM" width="32" begin="31" end="0" resetval="0x0" description="Bitwise channel mask. Bits [63:32]. 0x0: Masked (applies for all bits in this register) 0x1: Unmasked (applies for all bits in this register)" range="" rwaccess="RW"/>
  </register>
</module>
