
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0

80000034 <.Lpcrel_hi1>:
80000034: 17 35 00 00  	auipc	a0, 3
80000038: 13 05 45 fd  	addi	a0, a0, -44

8000003c <.Lpcrel_hi2>:
8000003c: 17 36 00 00  	auipc	a2, 3
80000040: 13 06 c6 fc  	addi	a2, a2, -52
80000044: 63 08 c5 00  	beq	a0, a2, 0x80000054 <.Ltmp0>

80000048 <.Ltmp1>:
80000048: 23 20 05 00  	sw	zero, 0(a0)
8000004c: 13 05 45 00  	addi	a0, a0, 4
80000050: e3 6c c5 fe  	bltu	a0, a2, 0x80000048 <.Ltmp1>

80000054 <.Ltmp0>:
80000054: f3 22 30 80  	csrr	t0, 2051
80000058: 03 a3 02 00  	lw	t1, 0(t0)
8000005c: 03 a5 42 00  	lw	a0, 4(t0)
80000060: 83 a3 02 03  	lw	t2, 48(t0)
80000064: 03 ae 42 03  	lw	t3, 52(t0)

80000068 <.Lpcrel_hi3>:
80000068: 97 3e 00 00  	auipc	t4, 3
8000006c: 93 8e 8e f9  	addi	t4, t4, -104

80000070 <.Lpcrel_hi4>:
80000070: 17 3f 00 00  	auipc	t5, 3
80000074: 13 0f 4f f9  	addi	t5, t5, -108
80000078: 23 a0 7e 00  	sw	t2, 0(t4)
8000007c: 23 20 cf 01  	sw	t3, 0(t5)

80000080 <.Lpcrel_hi5>:
80000080: 97 0f 00 00  	auipc	t6, 0
80000084: 93 8f 8f 01  	addi	t6, t6, 24
80000088: 73 90 5f 30  	csrw	mtvec, t6
8000008c: e7 00 03 00  	jalr	t1
80000090: 0b 40 00 00  	endprg	x0, x0, x0
80000094: 6f 00 40 00  	j	0x80000098 <spike_end>

80000098 <spike_end>:
80000098: 13 03 10 00  	li	t1, 1

8000009c <.Lpcrel_hi6>:
8000009c: 97 12 00 00  	auipc	t0, 1
800000a0: 93 82 42 f6  	addi	t0, t0, -156
800000a4: 23 a0 62 00  	sw	t1, 0(t0)

800000a8 <BFS_1>:
800000a8: 13 01 c1 00  	addi	sp, sp, 12
800000ac: 23 20 11 00  	sw	ra, 0(sp)
800000b0: 23 2c a1 fe  	sw	a0, -8(sp)
800000b4: 83 22 85 01  	lw	t0, 24(a0)
800000b8: 23 2e 51 fe  	sw	t0, -4(sp)
800000bc: 57 40 00 5e  	vmv.v.x	v0, zero
800000c0: ef 00 80 1b  	jal	0x80000278 <_Z13get_global_idj>
800000c4: 83 22 c1 ff  	lw	t0, -4(sp)
800000c8: d7 c0 02 5e  	vmv.v.x	v1, t0

800000cc <.Lpcrel_hi0>:
800000cc: 17 03 00 00  	auipc	t1, 0
800000d0: 5b 30 03 10  	setrpc	zero, t1, 256
800000d4: 5b dc 00 0e  	vbge	v0, v1, 0x800001cc <.LBB0_7>
800000d8: 83 22 81 ff  	lw	t0, -8(sp)
800000dc: 83 a2 82 00  	lw	t0, 8(t0)
800000e0: d7 c0 02 02  	vadd.vx	v1, v0, t0
800000e4: 7b c1 00 00  	vlbu12.v	v2, 0(v1)
800000e8: d7 41 00 5e  	vmv.v.x	v3, zero

800000ec <.Lpcrel_hi1>:
800000ec: 17 03 00 00  	auipc	t1, 0
800000f0: 5b 30 03 0e  	setrpc	zero, t1, 224
800000f4: 5b 8c 21 0c  	vbeq	v2, v3, 0x800001cc <.LBB0_7>
800000f8: 83 22 81 ff  	lw	t0, -8(sp)
800000fc: 83 a2 02 00  	lw	t0, 0(t0)
80000100: 57 41 00 5e  	vmv.v.x	v2, zero
80000104: d7 c1 02 5e  	vmv.v.x	v3, t0
80000108: 7b f0 20 00  	vsb12.v	v2, 0(v1)
8000010c: d7 b0 01 96  	vsll.vi	v1, v0, 3
80000110: d7 80 30 02  	vadd.vv	v1, v3, v1
80000114: fb a1 40 00  	vlw12.v	v3, 4(v1)

80000118 <.Lpcrel_hi2>:
80000118: 17 03 00 00  	auipc	t1, 0
8000011c: 5b 30 43 0b  	setrpc	zero, t1, 180
80000120: 5b d6 21 0a  	vbge	v2, v3, 0x800001cc <.LBB0_7>
80000124: 03 24 81 ff  	lw	s0, -8(sp)
80000128: 83 22 44 01  	lw	t0, 20(s0)
8000012c: 03 23 04 01  	lw	t1, 16(s0)
80000130: 83 23 c4 00  	lw	t2, 12(s0)
80000134: 03 24 44 00  	lw	s0, 4(s0)
80000138: 57 c1 02 5e  	vmv.v.x	v2, t0
8000013c: d7 41 03 5e  	vmv.v.x	v3, t1
80000140: 57 c2 03 5e  	vmv.v.x	v4, t2
80000144: d7 43 04 5e  	vmv.v.x	v7, s0
80000148: d7 32 12 02  	vadd.vi	v5, v1, 4
8000014c: 7b a3 00 00  	vlw12.v	v6, 0(v1)
80000150: 57 30 01 96  	vsll.vi	v0, v0, 2
80000154: 57 00 20 02  	vadd.vv	v0, v2, v0
80000158: 57 34 61 96  	vsll.vi	v8, v6, 2
8000015c: d7 03 74 02  	vadd.vv	v7, v7, v8
80000160: 93 02 10 00  	li	t0, 1
80000164: 6f 00 80 02  	j	0x8000018c <.LBB0_5>

80000168 <.LBB0_4>:
80000168: 5b 20 00 00  	join	zero, zero, 0
8000016c: 7b a4 02 00  	vlw12.v	v8, 0(v5)
80000170: fb a4 00 00  	vlw12.v	v9, 0(v1)
80000174: 57 b3 60 02  	vadd.vi	v6, v6, 1
80000178: 57 04 94 02  	vadd.vv	v8, v9, v8
8000017c: d7 33 72 02  	vadd.vi	v7, v7, 4

80000180 <.Lpcrel_hi3>:
80000180: 17 03 00 00  	auipc	t1, 0
80000184: 5b 30 c3 04  	setrpc	zero, t1, 76
80000188: 5b 52 64 04  	vbge	v6, v8, 0x800001cc <.LBB0_7>

8000018c <.LBB0_5>:
8000018c: 7b a4 03 00  	vlw12.v	v8, 0(v7)
80000190: d7 04 34 02  	vadd.vv	v9, v3, v8
80000194: fb c4 04 00  	vlbu12.v	v9, 0(v9)
80000198: 57 45 00 5e  	vmv.v.x	v10, zero

8000019c <.Lpcrel_hi4>:
8000019c: 17 03 00 00  	auipc	t1, 0
800001a0: 5b 30 c3 fc  	setrpc	zero, t1, -52
800001a4: db 12 95 fc  	vbne	v9, v10, 0x80000168 <.LBB0_4>
800001a8: fb 24 00 00  	vlw12.v	v9, 0(v0)
800001ac: d7 b4 90 02  	vadd.vi	v9, v9, 1
800001b0: 57 35 81 96  	vsll.vi	v10, v8, 2
800001b4: 57 05 25 02  	vadd.vv	v10, v2, v10
800001b8: 7b 60 95 00  	vsw12.v	v9, 0(v10)
800001bc: 57 04 44 02  	vadd.vv	v8, v4, v8
800001c0: d7 c4 02 5e  	vmv.v.x	v9, t0
800001c4: 7b 70 94 00  	vsb12.v	v9, 0(v8)
800001c8: 6f f0 1f fa  	j	0x80000168 <.LBB0_4>

800001cc <.LBB0_7>:
800001cc: 5b 20 00 00  	join	zero, zero, 0
800001d0: 83 20 01 00  	lw	ra, 0(sp)
800001d4: 13 01 41 ff  	addi	sp, sp, -12
800001d8: 67 80 00 00  	ret

800001dc <BFS_2>:
800001dc: 13 01 c1 00  	addi	sp, sp, 12
800001e0: 23 20 11 00  	sw	ra, 0(sp)
800001e4: 23 2e a1 fe  	sw	a0, -4(sp)
800001e8: 83 22 05 01  	lw	t0, 16(a0)
800001ec: 23 2c 51 fe  	sw	t0, -8(sp)
800001f0: 57 40 00 5e  	vmv.v.x	v0, zero
800001f4: ef 00 40 08  	jal	0x80000278 <_Z13get_global_idj>
800001f8: 83 22 81 ff  	lw	t0, -8(sp)
800001fc: d7 c0 02 5e  	vmv.v.x	v1, t0

80000200 <.Lpcrel_hi5>:
80000200: 17 03 00 00  	auipc	t1, 0
80000204: 5b 30 83 06  	setrpc	zero, t1, 104
80000208: 5b d0 00 06  	vbge	v0, v1, 0x80000268 <.LBB1_3>
8000020c: 83 22 c1 ff  	lw	t0, -4(sp)
80000210: 83 a2 42 00  	lw	t0, 4(t0)
80000214: d7 c0 02 02  	vadd.vx	v1, v0, t0
80000218: 7b c1 00 00  	vlbu12.v	v2, 0(v1)
8000021c: d7 41 00 5e  	vmv.v.x	v3, zero

80000220 <.Lpcrel_hi6>:
80000220: 17 03 00 00  	auipc	t1, 0
80000224: 5b 30 83 04  	setrpc	zero, t1, 72
80000228: 5b 80 21 04  	vbeq	v2, v3, 0x80000268 <.LBB1_3>
8000022c: 57 41 00 5e  	vmv.v.x	v2, zero
80000230: 83 23 c1 ff  	lw	t2, -4(sp)
80000234: 83 a2 c3 00  	lw	t0, 12(t2)
80000238: 03 a3 83 00  	lw	t1, 8(t2)
8000023c: 83 a3 03 00  	lw	t2, 0(t2)
80000240: d7 c1 02 5e  	vmv.v.x	v3, t0
80000244: 57 42 03 5e  	vmv.v.x	v4, t1
80000248: d7 c2 03 02  	vadd.vx	v5, v0, t2
8000024c: 93 02 10 00  	li	t0, 1
80000250: 57 c3 02 5e  	vmv.v.x	v6, t0
80000254: 7b f0 62 00  	vsb12.v	v6, 0(v5)
80000258: 57 00 40 02  	vadd.vv	v0, v4, v0
8000025c: 7b 70 60 00  	vsb12.v	v6, 0(v0)
80000260: 7b f0 61 00  	vsb12.v	v6, 0(v3)
80000264: 7b f0 20 00  	vsb12.v	v2, 0(v1)

80000268 <.LBB1_3>:
80000268: 5b 20 00 00  	join	zero, zero, 0
8000026c: 83 20 01 00  	lw	ra, 0(sp)
80000270: 13 01 41 ff  	addi	sp, sp, -12
80000274: 67 80 00 00  	ret

80000278 <_Z13get_global_idj>:
80000278: 13 01 41 00  	addi	sp, sp, 4
8000027c: 23 20 11 00  	sw	ra, 0(sp)
80000280: 93 02 20 00  	li	t0, 2
80000284: d7 c0 02 5e  	vmv.v.x	v1, t0

80000288 <.Lpcrel_hi0>:
80000288: 17 03 00 00  	auipc	t1, 0
8000028c: 5b 30 c3 04  	setrpc	zero, t1, 76
80000290: 5b 88 00 02  	vbeq	v0, v1, 0x800002c0 <.LBB0_4>
80000294: 93 02 10 00  	li	t0, 1
80000298: d7 c0 02 5e  	vmv.v.x	v1, t0

8000029c <.Lpcrel_hi1>:
8000029c: 17 03 00 00  	auipc	t1, 0
800002a0: 5b 30 83 03  	setrpc	zero, t1, 56
800002a4: 5b 82 00 02  	vbeq	v0, v1, 0x800002c8 <.LBB0_5>
800002a8: d7 40 00 5e  	vmv.v.x	v1, zero

800002ac <.Lpcrel_hi2>:
800002ac: 17 03 00 00  	auipc	t1, 0
800002b0: 5b 30 83 02  	setrpc	zero, t1, 40
800002b4: 5b 9e 00 00  	vbne	v0, v1, 0x800002d0 <.LBB0_6>
800002b8: ef 00 00 16  	jal	0x80000418 <__builtin_riscv_global_id_x>
800002bc: 6f 00 80 01  	j	0x800002d4 <.LBB0_7>

800002c0 <.LBB0_4>:
800002c0: ef 00 c0 1b  	jal	0x8000047c <__builtin_riscv_global_id_z>
800002c4: 6f 00 00 01  	j	0x800002d4 <.LBB0_7>

800002c8 <.LBB0_5>:
800002c8: ef 00 40 18  	jal	0x8000044c <__builtin_riscv_global_id_y>
800002cc: 6f 00 80 00  	j	0x800002d4 <.LBB0_7>

800002d0 <.LBB0_6>:
800002d0: 57 40 00 5e  	vmv.v.x	v0, zero

800002d4 <.LBB0_7>:
800002d4: 5b 20 00 00  	join	zero, zero, 0
800002d8: 83 20 01 00  	lw	ra, 0(sp)
800002dc: 13 01 c1 ff  	addi	sp, sp, -4
800002e0: 67 80 00 00  	ret

800002e4 <__builtin_riscv_workitem_linear_id>:
800002e4: 73 25 30 80  	csrr	a0, 2051
800002e8: 73 23 00 80  	csrr	t1, 2048
800002ec: 57 a1 08 52  	vid.v	v2
800002f0: 57 40 23 02  	vadd.vx	v0, v2, t1
800002f4: 67 80 00 00  	ret

800002f8 <__builtin_riscv_global_linear_id>:
800002f8: 13 01 41 00  	addi	sp, sp, 4
800002fc: 23 20 11 00  	sw	ra, 0(sp)
80000300: f3 26 30 80  	csrr	a3, 2051
80000304: 83 a2 86 00  	lw	t0, 8(a3)
80000308: ef 00 00 11  	jal	0x80000418 <__builtin_riscv_global_id_x>
8000030c: 83 ae 46 02  	lw	t4, 36(a3)
80000310: d7 c2 0e 0a  	vsub.vx	v5, v0, t4
80000314: 13 0f 10 00  	li	t5, 1
80000318: 63 82 e2 05  	beq	t0, t5, 0x8000035c <.GLR>

8000031c <.GL_2DIM>:
8000031c: ef 00 00 13  	jal	0x8000044c <__builtin_riscv_global_id_y>
80000320: 83 af c6 00  	lw	t6, 12(a3)
80000324: 03 af 86 02  	lw	t5, 40(a3)
80000328: 57 43 0f 0a  	vsub.vx	v6, v0, t5
8000032c: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000330: d7 02 53 02  	vadd.vv	v5, v5, v6
80000334: 13 0f 20 00  	li	t5, 2
80000338: 63 82 e2 03  	beq	t0, t5, 0x8000035c <.GLR>

8000033c <.GL_3DIM>:
8000033c: ef 00 00 14  	jal	0x8000047c <__builtin_riscv_global_id_z>
80000340: 83 af c6 00  	lw	t6, 12(a3)
80000344: 03 a3 06 01  	lw	t1, 16(a3)
80000348: 03 af c6 02  	lw	t5, 44(a3)
8000034c: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000350: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000354: 57 63 63 96  	vmul.vx	v6, v6, t1
80000358: d7 02 53 02  	vadd.vv	v5, v5, v6

8000035c <.GLR>:
8000035c: 57 40 50 02  	vadd.vx	v0, v5, zero
80000360: 83 20 01 00  	lw	ra, 0(sp)
80000364: 13 01 c1 ff  	addi	sp, sp, -4
80000368: 67 80 00 00  	ret

8000036c <__builtin_riscv_workgroup_id_x>:
8000036c: 73 25 80 80  	csrr	a0, 2056
80000370: 57 40 05 5e  	vmv.v.x	v0, a0
80000374: 67 80 00 00  	ret

80000378 <__builtin_riscv_workgroup_id_y>:
80000378: 73 25 90 80  	csrr	a0, 2057
8000037c: 57 40 05 5e  	vmv.v.x	v0, a0
80000380: 67 80 00 00  	ret

80000384 <__builtin_riscv_workgroup_id_z>:
80000384: 73 25 a0 80  	csrr	a0, 2058
80000388: 57 40 05 5e  	vmv.v.x	v0, a0
8000038c: 67 80 00 00  	ret

80000390 <__builtin_riscv_workitem_id_x>:
80000390: 73 25 30 80  	csrr	a0, 2051
80000394: 83 22 85 00  	lw	t0, 8(a0)
80000398: 73 23 00 80  	csrr	t1, 2048
8000039c: 57 a1 08 52  	vid.v	v2
800003a0: 57 40 23 02  	vadd.vx	v0, v2, t1
800003a4: 93 03 10 00  	li	t2, 1
800003a8: 63 86 72 00  	beq	t0, t2, 0x800003b4 <.WIXR>
800003ac: 03 2e 85 01  	lw	t3, 24(a0)
800003b0: 57 60 0e 8a  	vremu.vx	v0, v0, t3

800003b4 <.WIXR>:
800003b4: 67 80 00 00  	ret

800003b8 <__builtin_riscv_workitem_id_y>:
800003b8: 73 25 30 80  	csrr	a0, 2051
800003bc: 83 22 85 00  	lw	t0, 8(a0)
800003c0: 73 23 00 80  	csrr	t1, 2048
800003c4: 57 a1 08 52  	vid.v	v2
800003c8: 57 40 23 02  	vadd.vx	v0, v2, t1
800003cc: 03 2e 85 01  	lw	t3, 24(a0)
800003d0: 93 03 30 00  	li	t2, 3
800003d4: 63 86 72 00  	beq	t0, t2, 0x800003e0 <.WIY3>

800003d8 <.WIY2>:
800003d8: 57 60 0e 82  	vdivu.vx	v0, v0, t3
800003dc: 67 80 00 00  	ret

800003e0 <.WIY3>:
800003e0: 83 2e c5 01  	lw	t4, 28(a0)
800003e4: b3 8e ce 03  	mul	t4, t4, t3
800003e8: 57 e0 0e 8a  	vremu.vx	v0, v0, t4
800003ec: 57 60 0e 82  	vdivu.vx	v0, v0, t3
800003f0: 67 80 00 00  	ret

800003f4 <__builtin_riscv_workitem_id_z>:
800003f4: 73 25 30 80  	csrr	a0, 2051
800003f8: 73 23 00 80  	csrr	t1, 2048
800003fc: 57 a1 08 52  	vid.v	v2
80000400: 57 40 23 02  	vadd.vx	v0, v2, t1
80000404: 03 2e 85 01  	lw	t3, 24(a0)
80000408: 83 2e c5 01  	lw	t4, 28(a0)
8000040c: b3 8e ce 03  	mul	t4, t4, t3
80000410: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000414: 67 80 00 00  	ret

80000418 <__builtin_riscv_global_id_x>:
80000418: 13 01 41 00  	addi	sp, sp, 4
8000041c: 23 20 11 00  	sw	ra, 0(sp)
80000420: ef f0 1f f7  	jal	0x80000390 <__builtin_riscv_workitem_id_x>
80000424: 73 25 30 80  	csrr	a0, 2051
80000428: 73 23 80 80  	csrr	t1, 2056
8000042c: 03 2e 85 01  	lw	t3, 24(a0)
80000430: 83 2e 45 02  	lw	t4, 36(a0)
80000434: b3 0f c3 03  	mul	t6, t1, t3
80000438: b3 8f df 01  	add	t6, t6, t4
8000043c: 57 c0 0f 02  	vadd.vx	v0, v0, t6
80000440: 83 20 01 00  	lw	ra, 0(sp)
80000444: 13 01 c1 ff  	addi	sp, sp, -4
80000448: 67 80 00 00  	ret

8000044c <__builtin_riscv_global_id_y>:
8000044c: 13 01 41 00  	addi	sp, sp, 4
80000450: 23 20 11 00  	sw	ra, 0(sp)
80000454: ef f0 5f f6  	jal	0x800003b8 <__builtin_riscv_workitem_id_y>
80000458: 73 23 90 80  	csrr	t1, 2057
8000045c: 83 23 c5 01  	lw	t2, 28(a0)
80000460: 83 2e 85 02  	lw	t4, 40(a0)
80000464: 33 0e 73 02  	mul	t3, t1, t2
80000468: 33 0e de 01  	add	t3, t3, t4
8000046c: 57 40 0e 02  	vadd.vx	v0, v0, t3
80000470: 83 20 01 00  	lw	ra, 0(sp)
80000474: 13 01 c1 ff  	addi	sp, sp, -4
80000478: 67 80 00 00  	ret

8000047c <__builtin_riscv_global_id_z>:
8000047c: 13 01 41 00  	addi	sp, sp, 4
80000480: 23 20 11 00  	sw	ra, 0(sp)
80000484: ef f0 1f f7  	jal	0x800003f4 <__builtin_riscv_workitem_id_z>
80000488: 73 25 30 80  	csrr	a0, 2051
8000048c: 73 23 a0 80  	csrr	t1, 2058
80000490: 83 23 05 02  	lw	t2, 32(a0)
80000494: 03 2e c5 02  	lw	t3, 44(a0)
80000498: b3 83 63 02  	mul	t2, t2, t1
8000049c: b3 83 c3 01  	add	t2, t2, t3
800004a0: 57 c0 03 02  	vadd.vx	v0, v0, t2
800004a4: 83 20 01 00  	lw	ra, 0(sp)
800004a8: 13 01 c1 ff  	addi	sp, sp, -4
800004ac: 67 80 00 00  	ret

800004b0 <__builtin_riscv_local_size_x>:
800004b0: 73 25 30 80  	csrr	a0, 2051
800004b4: 83 22 85 01  	lw	t0, 24(a0)
800004b8: 57 c0 02 5e  	vmv.v.x	v0, t0
800004bc: 67 80 00 00  	ret

800004c0 <__builtin_riscv_local_size_y>:
800004c0: 73 25 30 80  	csrr	a0, 2051
800004c4: 83 22 c5 01  	lw	t0, 28(a0)
800004c8: 57 c0 02 5e  	vmv.v.x	v0, t0
800004cc: 67 80 00 00  	ret

800004d0 <__builtin_riscv_local_size_z>:
800004d0: 73 25 30 80  	csrr	a0, 2051
800004d4: 83 22 05 02  	lw	t0, 32(a0)
800004d8: 57 c0 02 5e  	vmv.v.x	v0, t0
800004dc: 67 80 00 00  	ret

800004e0 <__builtin_riscv_global_size_x>:
800004e0: 73 25 30 80  	csrr	a0, 2051
800004e4: 83 22 c5 00  	lw	t0, 12(a0)
800004e8: 57 c0 02 5e  	vmv.v.x	v0, t0
800004ec: 67 80 00 00  	ret

800004f0 <__builtin_riscv_global_size_y>:
800004f0: 73 25 30 80  	csrr	a0, 2051
800004f4: 83 22 05 01  	lw	t0, 16(a0)
800004f8: 57 c0 02 5e  	vmv.v.x	v0, t0
800004fc: 67 80 00 00  	ret

80000500 <__builtin_riscv_global_size_z>:
80000500: 73 25 30 80  	csrr	a0, 2051
80000504: 83 22 45 01  	lw	t0, 20(a0)
80000508: 57 c0 02 5e  	vmv.v.x	v0, t0
8000050c: 67 80 00 00  	ret

80000510 <__builtin_riscv_global_offset_x>:
80000510: 73 25 30 80  	csrr	a0, 2051
80000514: 83 22 45 02  	lw	t0, 36(a0)
80000518: 57 c0 02 5e  	vmv.v.x	v0, t0
8000051c: 67 80 00 00  	ret

80000520 <__builtin_riscv_global_offset_y>:
80000520: 73 25 30 80  	csrr	a0, 2051
80000524: 83 22 85 02  	lw	t0, 40(a0)
80000528: 57 c0 02 5e  	vmv.v.x	v0, t0
8000052c: 67 80 00 00  	ret

80000530 <__builtin_riscv_global_offset_z>:
80000530: 73 25 30 80  	csrr	a0, 2051
80000534: 83 22 c5 02  	lw	t0, 44(a0)
80000538: 57 c0 02 5e  	vmv.v.x	v0, t0
8000053c: 67 80 00 00  	ret

80000540 <__builtin_riscv_num_groups_x>:
80000540: 73 25 30 80  	csrr	a0, 2051
80000544: 03 23 c5 00  	lw	t1, 12(a0)
80000548: 83 22 85 01  	lw	t0, 24(a0)
8000054c: 33 53 53 02  	divu	t1, t1, t0
80000550: 57 40 03 5e  	vmv.v.x	v0, t1
80000554: 67 80 00 00  	ret

80000558 <__builtin_riscv_num_groups_y>:
80000558: 73 25 30 80  	csrr	a0, 2051
8000055c: 03 23 05 01  	lw	t1, 16(a0)
80000560: 83 22 c5 01  	lw	t0, 28(a0)
80000564: 33 53 53 02  	divu	t1, t1, t0
80000568: 57 40 03 5e  	vmv.v.x	v0, t1
8000056c: 67 80 00 00  	ret

80000570 <__builtin_riscv_num_groups_z>:
80000570: 73 25 30 80  	csrr	a0, 2051
80000574: 03 23 45 01  	lw	t1, 20(a0)
80000578: 83 23 05 02  	lw	t2, 32(a0)
8000057c: 33 53 73 02  	divu	t1, t1, t2
80000580: 57 40 03 5e  	vmv.v.x	v0, t1
80000584: 67 80 00 00  	ret

80000588 <__builtin_riscv_work_dim>:
80000588: 73 25 30 80  	csrr	a0, 2051
8000058c: 83 22 85 00  	lw	t0, 8(a0)
80000590: 57 c0 02 5e  	vmv.v.x	v0, t0
80000594: 67 80 00 00  	ret
