============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 11:15:11 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 67 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0001010111011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=188) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=188) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=188)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=188)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2576/36 useful/useless nets, 1387/19 useful/useless insts
SYN-1016 : Merged 40 instances.
SYN-1032 : 2125/6 useful/useless nets, 1963/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2109/16 useful/useless nets, 1951/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 582 better
SYN-1014 : Optimize round 2
SYN-1032 : 1632/75 useful/useless nets, 1474/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.373573s wall, 0.593750s user + 0.781250s system = 1.375000s CPU (100.1%)

RUN-1004 : used memory is 115 MB, reserved memory is 85 MB, peak memory is 116 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1660/260 useful/useless nets, 1531/71 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2571 : Optimize after map_dsp, round 1, 357 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 64 instances.
SYN-2501 : Optimize round 1, 130 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 2272/4 useful/useless nets, 2143/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8838, tnet num: 2272, tinst num: 2142, tnode num: 11269, tedge num: 13204.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 384 (3.35), #lev = 7 (1.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 352 (3.30), #lev = 6 (1.55)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 713 instances into 352 LUTs, name keeping = 75%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 544 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.363862s wall, 1.437500s user + 0.921875s system = 2.359375s CPU (99.8%)

RUN-1004 : used memory is 123 MB, reserved memory is 93 MB, peak memory is 141 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1586/1 useful/useless nets, 1419/0 useful/useless insts
SYN-4016 : Net U2_control/clk driven by BUFG (228 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (394 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1420 instances
RUN-0007 : 518 luts, 681 seqs, 115 mslices, 58 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1587 nets
RUN-1001 : 742 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 76 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     288     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     390     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1418 instances, 518 luts, 681 seqs, 173 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7262, tnet num: 1585, tinst num: 1418, tnode num: 9879, tedge num: 11993.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1585 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.159930s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 433372
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1418.
PHY-3001 : End clustering;  0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 353832, overlap = 67.5
PHY-3002 : Step(2): len = 304418, overlap = 67.5
PHY-3002 : Step(3): len = 269789, overlap = 67.5
PHY-3002 : Step(4): len = 242266, overlap = 67.5
PHY-3002 : Step(5): len = 218756, overlap = 67.5
PHY-3002 : Step(6): len = 197799, overlap = 67.5
PHY-3002 : Step(7): len = 174080, overlap = 67.5
PHY-3002 : Step(8): len = 157646, overlap = 67.5
PHY-3002 : Step(9): len = 145875, overlap = 67.5
PHY-3002 : Step(10): len = 131091, overlap = 67.5
PHY-3002 : Step(11): len = 120214, overlap = 67.5
PHY-3002 : Step(12): len = 113144, overlap = 67.5
PHY-3002 : Step(13): len = 100412, overlap = 67.5
PHY-3002 : Step(14): len = 94497.9, overlap = 67.5
PHY-3002 : Step(15): len = 89722.4, overlap = 67.5
PHY-3002 : Step(16): len = 79223.2, overlap = 67.5
PHY-3002 : Step(17): len = 73496.9, overlap = 67.5
PHY-3002 : Step(18): len = 69770.8, overlap = 67.5
PHY-3002 : Step(19): len = 65512.6, overlap = 67.5
PHY-3002 : Step(20): len = 60209.1, overlap = 67.5
PHY-3002 : Step(21): len = 57659.5, overlap = 67.5
PHY-3002 : Step(22): len = 53681.1, overlap = 67.5
PHY-3002 : Step(23): len = 51969.7, overlap = 68.0625
PHY-3002 : Step(24): len = 49198.8, overlap = 68.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90847e-06
PHY-3002 : Step(25): len = 51269.3, overlap = 66.125
PHY-3002 : Step(26): len = 52472.4, overlap = 61.5938
PHY-3002 : Step(27): len = 50139.6, overlap = 66.3125
PHY-3002 : Step(28): len = 50122.4, overlap = 66.5938
PHY-3002 : Step(29): len = 49513.5, overlap = 69.25
PHY-3002 : Step(30): len = 48740.9, overlap = 70.8125
PHY-3002 : Step(31): len = 48230.1, overlap = 70.9688
PHY-3002 : Step(32): len = 46976.8, overlap = 61.3125
PHY-3002 : Step(33): len = 45635, overlap = 62.5312
PHY-3002 : Step(34): len = 43747.4, overlap = 63.8438
PHY-3002 : Step(35): len = 41865, overlap = 68.6875
PHY-3002 : Step(36): len = 40151.1, overlap = 70.0625
PHY-3002 : Step(37): len = 38123.8, overlap = 70.9062
PHY-3002 : Step(38): len = 36461.4, overlap = 76
PHY-3002 : Step(39): len = 34862, overlap = 78.2188
PHY-3002 : Step(40): len = 33658.3, overlap = 79.5625
PHY-3002 : Step(41): len = 32616.2, overlap = 76.1562
PHY-3002 : Step(42): len = 31635.9, overlap = 74.9688
PHY-3002 : Step(43): len = 30836.3, overlap = 79.5938
PHY-3002 : Step(44): len = 30071.9, overlap = 73.5938
PHY-3002 : Step(45): len = 29496.7, overlap = 78.2188
PHY-3002 : Step(46): len = 29081.8, overlap = 76.7188
PHY-3002 : Step(47): len = 28478.4, overlap = 76.6875
PHY-3002 : Step(48): len = 27874.6, overlap = 73.3438
PHY-3002 : Step(49): len = 27423.9, overlap = 69.1562
PHY-3002 : Step(50): len = 27250.7, overlap = 70.9688
PHY-3002 : Step(51): len = 27221.9, overlap = 67.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.81694e-06
PHY-3002 : Step(52): len = 27637.3, overlap = 65
PHY-3002 : Step(53): len = 27824.8, overlap = 60.5312
PHY-3002 : Step(54): len = 28101.7, overlap = 56.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96339e-05
PHY-3002 : Step(55): len = 28729.7, overlap = 58.4375
PHY-3002 : Step(56): len = 28827.1, overlap = 58.3125
PHY-3002 : Step(57): len = 28926.3, overlap = 62.75
PHY-3002 : Step(58): len = 28991.1, overlap = 67.1875
PHY-3002 : Step(59): len = 29092.4, overlap = 67.1562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (180.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1585 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025068s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.30114e-06
PHY-3002 : Step(60): len = 36029.9, overlap = 43.6562
PHY-3002 : Step(61): len = 36029.9, overlap = 43.6562
PHY-3002 : Step(62): len = 35717.8, overlap = 43.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.60228e-06
PHY-3002 : Step(63): len = 35645.1, overlap = 43.2812
PHY-3002 : Step(64): len = 35681.9, overlap = 43.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.20457e-06
PHY-3002 : Step(65): len = 35584.3, overlap = 43.0312
PHY-3002 : Step(66): len = 35601, overlap = 42.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.84091e-05
PHY-3002 : Step(67): len = 35660.8, overlap = 43.4062
PHY-3002 : Step(68): len = 35724.6, overlap = 43.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.68183e-05
PHY-3002 : Step(69): len = 35936.8, overlap = 43.6562
PHY-3002 : Step(70): len = 36085.1, overlap = 44.9062
PHY-3002 : Step(71): len = 37470.7, overlap = 40.4062
PHY-3002 : Step(72): len = 38975.3, overlap = 41.3438
PHY-3002 : Step(73): len = 38540.6, overlap = 42.5
PHY-3002 : Step(74): len = 38192.2, overlap = 42.7812
PHY-3002 : Step(75): len = 37878, overlap = 42.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.36365e-05
PHY-3002 : Step(76): len = 37556.1, overlap = 42.6562
PHY-3002 : Step(77): len = 37500.3, overlap = 42.75
PHY-3002 : Step(78): len = 37386.5, overlap = 42.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000147273
PHY-3002 : Step(79): len = 37224.9, overlap = 42.7812
PHY-3002 : Step(80): len = 37220.2, overlap = 42.6562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000238288
PHY-3002 : Step(81): len = 37116.5, overlap = 42.5625
PHY-3002 : Step(82): len = 37202.9, overlap = 42.0938
PHY-3002 : Step(83): len = 37307.5, overlap = 45.5938
PHY-3002 : Step(84): len = 36994.2, overlap = 45.875
PHY-3002 : Step(85): len = 36784.8, overlap = 44.9062
PHY-3002 : Step(86): len = 36789.9, overlap = 44.8438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000476576
PHY-3002 : Step(87): len = 36684.2, overlap = 44.4062
PHY-3002 : Step(88): len = 36689.2, overlap = 44.4062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000953151
PHY-3002 : Step(89): len = 36715.7, overlap = 45.2812
PHY-3002 : Step(90): len = 36780.9, overlap = 45
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0019063
PHY-3002 : Step(91): len = 36803.7, overlap = 44.625
PHY-3002 : Step(92): len = 36952.1, overlap = 45.4375
PHY-3002 : Step(93): len = 37021.5, overlap = 45.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1585 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035672s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (131.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.38826e-05
PHY-3002 : Step(94): len = 36942.7, overlap = 92.75
PHY-3002 : Step(95): len = 37079.2, overlap = 88.3125
PHY-3002 : Step(96): len = 37236.6, overlap = 88.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.77651e-05
PHY-3002 : Step(97): len = 37632.5, overlap = 84.8438
PHY-3002 : Step(98): len = 38117.1, overlap = 81.3438
PHY-3002 : Step(99): len = 41572.9, overlap = 61.5
PHY-3002 : Step(100): len = 41581.8, overlap = 56.625
PHY-3002 : Step(101): len = 41253.5, overlap = 57
PHY-3002 : Step(102): len = 41318.6, overlap = 56.0625
PHY-3002 : Step(103): len = 41051.8, overlap = 53.0312
PHY-3002 : Step(104): len = 40893.2, overlap = 53.7812
PHY-3002 : Step(105): len = 40974.3, overlap = 52.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00013553
PHY-3002 : Step(106): len = 41102.2, overlap = 50.25
PHY-3002 : Step(107): len = 41134.5, overlap = 50.0625
PHY-3002 : Step(108): len = 41992, overlap = 48.75
PHY-3002 : Step(109): len = 42530.3, overlap = 47.1562
PHY-3002 : Step(110): len = 42925.2, overlap = 42.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00027106
PHY-3002 : Step(111): len = 42332.8, overlap = 41.75
PHY-3002 : Step(112): len = 42178.1, overlap = 43.4375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7262, tnet num: 1585, tinst num: 1418, tnode num: 9879, tedge num: 11993.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 86.56 peak overflow 3.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1587.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53120, over cnt = 230(0%), over = 802, worst = 16
PHY-1001 : End global iterations;  0.128405s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (133.9%)

PHY-1001 : Congestion index: top1 = 36.51, top5 = 22.52, top10 = 15.54, top15 = 11.10.
PHY-1001 : End incremental global routing;  0.163098s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (124.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1585 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029700s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1401 has valid locations, 30 needs to be replaced
PHY-3001 : design contains 1447 instances, 518 luts, 710 seqs, 173 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42508.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7378, tnet num: 1614, tinst num: 1447, tnode num: 10082, tedge num: 12167.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.101551s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(113): len = 43240, overlap = 6.59375
PHY-3002 : Step(114): len = 43602.5, overlap = 6.65625
PHY-3002 : Step(115): len = 43786.9, overlap = 6.78125
PHY-3002 : Step(116): len = 43817.2, overlap = 6.71875
PHY-3002 : Step(117): len = 43795.8, overlap = 6.71875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026276s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000537615
PHY-3002 : Step(118): len = 43765.2, overlap = 43.6875
PHY-3002 : Step(119): len = 43765.2, overlap = 43.6875
PHY-3001 : Final: Len = 43765.2, Over = 43.6875
PHY-3001 : End incremental placement;  0.255368s wall, 0.343750s user + 0.265625s system = 0.609375s CPU (238.6%)

OPT-1001 : Total overflow 86.69 peak overflow 3.53
OPT-1001 : End high-fanout net optimization;  0.471069s wall, 0.562500s user + 0.312500s system = 0.875000s CPU (185.7%)

OPT-1001 : Current memory(MB): used = 185, reserve = 154, peak = 185.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1073/1616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54928, over cnt = 229(0%), over = 795, worst = 16
PHY-1002 : len = 59688, over cnt = 178(0%), over = 434, worst = 14
PHY-1002 : len = 64168, over cnt = 51(0%), over = 79, worst = 4
PHY-1002 : len = 65152, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 65280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.141275s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (154.8%)

PHY-1001 : Congestion index: top1 = 33.97, top5 = 23.77, top10 = 17.45, top15 = 12.81.
OPT-1001 : End congestion update;  0.176044s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (142.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029239s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.9%)

OPT-0007 : Start: WNS 169 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 169 TNS 0 NUM_FEPS 0 with 4 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 169 TNS 0 NUM_FEPS 0 with 4 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 169 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS 169 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.206917s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (135.9%)

OPT-1001 : Current memory(MB): used = 183, reserve = 152, peak = 185.
OPT-1001 : End physical optimization;  0.790303s wall, 0.953125s user + 0.328125s system = 1.281250s CPU (162.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 518 LUT to BLE ...
SYN-4008 : Packed 518 LUT and 172 SEQ to BLE.
SYN-4003 : Packing 538 remaining SEQ's ...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 52 single LUT's are left
SYN-4006 : 219 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 737/1052 primitive instances ...
PHY-3001 : End packing;  0.033078s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.5%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 630 instances
RUN-1001 : 291 mslices, 291 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1450 nets
RUN-1001 : 556 nets have 2 pins
RUN-1001 : 765 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 628 instances, 582 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 44404.2, Over = 50.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6324, tnet num: 1448, tinst num: 628, tnode num: 8244, tedge num: 10715.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161162s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.35619e-05
PHY-3002 : Step(120): len = 43993.3, overlap = 52.25
PHY-3002 : Step(121): len = 43901.1, overlap = 52.25
PHY-3002 : Step(122): len = 43759.8, overlap = 51.5
PHY-3002 : Step(123): len = 43690.4, overlap = 49
PHY-3002 : Step(124): len = 43729.1, overlap = 49.75
PHY-3002 : Step(125): len = 43735.1, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.71238e-05
PHY-3002 : Step(126): len = 43892.8, overlap = 48.5
PHY-3002 : Step(127): len = 44140.7, overlap = 48.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000134248
PHY-3002 : Step(128): len = 44781.9, overlap = 47.5
PHY-3002 : Step(129): len = 45744.5, overlap = 46
PHY-3002 : Step(130): len = 46099, overlap = 43.75
PHY-3002 : Step(131): len = 46169.6, overlap = 43
PHY-3002 : Step(132): len = 46221.3, overlap = 43
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.127324s wall, 0.093750s user + 0.390625s system = 0.484375s CPU (380.4%)

PHY-3001 : Trial Legalized: Len = 61028.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023659s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00104667
PHY-3002 : Step(133): len = 56814.5, overlap = 4
PHY-3002 : Step(134): len = 54995, overlap = 6.75
PHY-3002 : Step(135): len = 53190.5, overlap = 8.75
PHY-3002 : Step(136): len = 51928.1, overlap = 11.25
PHY-3002 : Step(137): len = 50967.6, overlap = 13.75
PHY-3002 : Step(138): len = 50473.8, overlap = 16.75
PHY-3002 : Step(139): len = 49940.6, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00209334
PHY-3002 : Step(140): len = 50076.6, overlap = 16.25
PHY-3002 : Step(141): len = 50123.1, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00418669
PHY-3002 : Step(142): len = 50192.8, overlap = 14.75
PHY-3002 : Step(143): len = 50241.5, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004602s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 56046.9, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003684s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 1, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 56218.9, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6324, tnet num: 1448, tinst num: 628, tnode num: 8244, tedge num: 10715.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 40/1450.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71520, over cnt = 221(0%), over = 360, worst = 5
PHY-1002 : len = 73216, over cnt = 128(0%), over = 177, worst = 4
PHY-1002 : len = 74648, over cnt = 42(0%), over = 63, worst = 4
PHY-1002 : len = 75296, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 75360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.247163s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (107.5%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 24.66, top10 = 19.01, top15 = 14.78.
PHY-1001 : End incremental global routing;  0.284747s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (104.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027379s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (114.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.328795s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (104.5%)

OPT-1001 : Current memory(MB): used = 184, reserve = 153, peak = 185.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1291/1450.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003083s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (506.8%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 24.66, top10 = 19.01, top15 = 14.78.
OPT-1001 : End congestion update;  0.034874s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020508s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.2%)

OPT-0007 : Start: WNS 18 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 612 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 628 instances, 582 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 56258.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 56246.2, Over = 0
PHY-3001 : End incremental legalization;  0.025956s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.2%)

OPT-0007 : Iter 1: improved WNS 118 TNS 0 NUM_FEPS 0 with 2 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 118 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.089025s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.3%)

OPT-1001 : Current memory(MB): used = 188, reserve = 158, peak = 189.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020212s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1266/1450.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75360, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 75352, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 75416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023640s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (132.2%)

PHY-1001 : Congestion index: top1 = 32.22, top5 = 24.69, top10 = 19.04, top15 = 14.78.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021141s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (147.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 118 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.896552
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 118ps with logic level 6 
RUN-1001 :       #2 path slack 202ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 612 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 628 instances, 582 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 56246.2, Over = 0
PHY-3001 : End spreading;  0.002910s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 56246.2, Over = 0
PHY-3001 : End incremental legalization;  0.023090s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020304s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1289/1450.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006121s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.22, top5 = 24.69, top10 = 19.04, top15 = 14.78.
OPT-1001 : End congestion update;  0.050089s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033292s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.9%)

OPT-0007 : Start: WNS 118 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 612 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 628 instances, 582 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 56308.2, Over = 0
PHY-3001 : End spreading;  0.002981s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (524.2%)

PHY-3001 : Final: Len = 56308.2, Over = 0
PHY-3001 : End incremental legalization;  0.031783s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.3%)

OPT-0007 : Iter 1: improved WNS 118 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 118 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.126505s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.8%)

OPT-1001 : Current memory(MB): used = 190, reserve = 159, peak = 190.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1284/1450.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75408, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 75424, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 75440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016824s wall, 0.000000s user + 0.078125s system = 0.078125s CPU (464.4%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 24.67, top10 = 19.03, top15 = 14.79.
OPT-1001 : End congestion update;  0.050130s wall, 0.031250s user + 0.078125s system = 0.109375s CPU (218.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021018s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (148.7%)

OPT-0007 : Start: WNS 118 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 118 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 118 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.077286s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (182.0%)

OPT-1001 : Current memory(MB): used = 190, reserve = 159, peak = 190.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019262s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 190, reserve = 159, peak = 190.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019048s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (164.1%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1289/1450.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003467s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 24.67, top10 = 19.03, top15 = 14.79.
RUN-1001 : End congestion update;  0.035422s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.2%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.054616s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (114.4%)

OPT-1001 : Current memory(MB): used = 190, reserve = 159, peak = 190.
OPT-1001 : End physical optimization;  0.967707s wall, 0.921875s user + 0.125000s system = 1.046875s CPU (108.2%)

RUN-1003 : finish command "place" in  5.381476s wall, 8.218750s user + 8.656250s system = 16.875000s CPU (313.6%)

RUN-1004 : used memory is 170 MB, reserved memory is 139 MB, peak memory is 190 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 630 instances
RUN-1001 : 291 mslices, 291 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1450 nets
RUN-1001 : 556 nets have 2 pins
RUN-1001 : 765 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6324, tnet num: 1448, tinst num: 628, tnode num: 8244, tedge num: 10715.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 291 mslices, 291 lslices, 11 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70800, over cnt = 222(0%), over = 351, worst = 5
PHY-1002 : len = 72384, over cnt = 128(0%), over = 175, worst = 4
PHY-1002 : len = 74112, over cnt = 25(0%), over = 40, worst = 4
PHY-1002 : len = 74560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.292092s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (112.3%)

PHY-1001 : Congestion index: top1 = 32.05, top5 = 24.27, top10 = 18.79, top15 = 14.58.
PHY-1001 : End global routing;  0.335499s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (111.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 208, reserve = 177, peak = 220.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 474, reserve = 447, peak = 474.
PHY-1001 : End build detailed router design. 2.982341s wall, 2.859375s user + 0.109375s system = 2.968750s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 40888, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.424750s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 506, reserve = 480, peak = 506.
PHY-1001 : End phase 1; 1.430756s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 290432, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 507, reserve = 481, peak = 507.
PHY-1001 : End initial routed; 3.200287s wall, 3.765625s user + 0.234375s system = 4.000000s CPU (125.0%)

PHY-1001 : Update timing.....
PHY-1001 : 182/1291(14%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.654   |  -4.078   |   5   
RUN-1001 :   Hold   |   0.097   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.188442s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 508, reserve = 483, peak = 508.
PHY-1001 : End phase 2; 3.388796s wall, 3.953125s user + 0.234375s system = 4.187500s CPU (123.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 7 pins with SWNS -1.436ns STNS -3.860ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.022901s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.5%)

PHY-1022 : len = 290464, over cnt = 37(0%), over = 37, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.036527s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 290296, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.028812s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (216.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 290248, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.025538s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 290296, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.030237s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.3%)

PHY-1001 : Update timing.....
PHY-1001 : 184/1291(14%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.436   |  -3.860   |   5   
RUN-1001 :   Hold   |   0.097   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.250082s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 14 nets
PHY-1001 : End commit to database; 0.236264s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 521, reserve = 495, peak = 521.
PHY-1001 : End phase 3; 0.789353s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (102.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 12 pins with SWNS -1.110ns STNS -3.534ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.031127s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.4%)

PHY-1022 : len = 290240, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.043985s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.110ns, -3.534ns, 5}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 290240, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.016231s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.3%)

PHY-1001 : Update timing.....
PHY-1001 : 179/1291(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.212   |  -3.636   |   5   
RUN-1001 :   Hold   |   0.097   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.146956s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 16 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.159436s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.0%)

PHY-1001 : Current memory(MB): used = 522, reserve = 496, peak = 522.
PHY-1001 : End phase 4; 0.382195s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.2%)

PHY-1003 : Routed, final wirelength = 290240
PHY-1001 : Current memory(MB): used = 522, reserve = 496, peak = 522.
PHY-1001 : End export database. 0.009539s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.8%)

PHY-1001 : End detail routing;  9.193532s wall, 9.625000s user + 0.390625s system = 10.015625s CPU (108.9%)

RUN-1003 : finish command "route" in  9.771039s wall, 10.234375s user + 0.406250s system = 10.640625s CPU (108.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 451 MB, peak memory is 522 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      881   out of  19600    4.49%
#reg                      710   out of  19600    3.62%
#le                      1100
  #lut only               390   out of   1100   35.45%
  #reg only               219   out of   1100   19.91%
  #lut&reg                491   out of   1100   44.64%
#dsp                        0   out of     29    0.00%
#bram                      30   out of     64   46.88%
  #bram9k                  30
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                        Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck              215
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0         170
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di              24
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/reg2_syn_313.q0    23
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1         13


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |biss_test      |1100   |708     |173     |717     |30      |0       |
|  U1_pll                            |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                        |biss_control   |162    |139     |20      |88      |0       |0       |
|  U3_CRC                            |biss_crc6      |39     |26      |13      |12      |0       |0       |
|  U4_led                            |led            |61     |48      |9       |36      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |836    |494     |131     |573     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |836    |494     |131     |573     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |376    |198     |0       |376     |0       |0       |
|        reg_inst                    |register       |373    |195     |0       |373     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |460    |296     |131     |197     |0       |0       |
|        bus_inst                    |bus_top        |222    |147     |74      |85      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |92     |62      |30      |31      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |22     |14      |8       |10      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |29     |19      |10      |12      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |22     |14      |8       |9       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det        |53     |35      |18      |19      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |142    |95      |29      |74      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       545   
    #2          2       546   
    #3          3       127   
    #4          4        92   
    #5        5-10       82   
    #6        11-50      35   
    #7       51-100      1    
    #8       101-500     4    
  Average     3.08            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6324, tnet num: 1448, tinst num: 628, tnode num: 8244, tedge num: 10715.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1448 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: b293f07228ad2ef3ef1a94dc0d4c304f06c16df29a2a52f332b417a6932d25c4 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 628
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1450, pip num: 16955
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 16
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1467 valid insts, and 43242 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110100001010111011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.451167s wall, 21.843750s user + 0.093750s system = 21.937500s CPU (895.0%)

RUN-1004 : used memory is 490 MB, reserved memory is 465 MB, peak memory is 667 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_111511.log"
