\hypertarget{struct_c_a_n___type_def}{\section{C\-A\-N\-\_\-\-Type\-Def Struct Reference}
\label{struct_c_a_n___type_def}\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}}
}


Controller Area Network.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{M\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}{M\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}{T\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}{R\-F0\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}{R\-F1\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}{E\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}{B\-T\-R}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_aae28ab86a4ae57ed057ed1ea89a6d34b}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}88\mbox{]}
\item 
\hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\-A\-N\-\_\-\-Tx\-Mail\-Box\-\_\-\-Type\-Def} \hyperlink{struct_c_a_n___type_def_ae37503ab1a7bbd29846f94cdadf0a9ef}{s\-Tx\-Mail\-Box} \mbox{[}3\mbox{]}
\item 
\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\-A\-N\-\_\-\-F\-I\-F\-O\-Mail\-Box\-\_\-\-Type\-Def} \hyperlink{struct_c_a_n___type_def_a21b030b34e131f7ef6ea273416449fe4}{s\-F\-I\-F\-O\-Mail\-Box} \mbox{[}2\mbox{]}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a4bb07a7828fbd5fe86f6a5a3545c177d}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}12\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}{F\-M\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}{F\-M1\-R}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}{F\-S1\-R}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}{R\-E\-S\-E\-R\-V\-E\-D3}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}{F\-F\-A1\-R}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}{F\-A1\-R}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a269f31b91d0f38a48061b76ecc346f55}{R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}8\mbox{]}
\item 
\hyperlink{struct_c_a_n___filter_register___type_def}{C\-A\-N\-\_\-\-Filter\-Register\-\_\-\-Type\-Def} \hyperlink{struct_c_a_n___type_def_a31bd74513e6e599319702ad34113bf59}{s\-Filter\-Register} \mbox{[}28\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Controller Area Network. 

\subsection{Field Documentation}
\hypertarget{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!B\-T\-R@{B\-T\-R}}
\index{B\-T\-R@{B\-T\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{B\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-T\-R}}\label{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}
C\-A\-N bit timing register, Address offset\-: 0x1\-C \hypertarget{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!E\-S\-R@{E\-S\-R}}
\index{E\-S\-R@{E\-S\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{E\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t E\-S\-R}}\label{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}
C\-A\-N error status register, Address offset\-: 0x18 \hypertarget{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!F\-A1\-R@{F\-A1\-R}}
\index{F\-A1\-R@{F\-A1\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{F\-A1\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t F\-A1\-R}}\label{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}
C\-A\-N filter activation register, Address offset\-: 0x21\-C \hypertarget{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!F\-F\-A1\-R@{F\-F\-A1\-R}}
\index{F\-F\-A1\-R@{F\-F\-A1\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{F\-F\-A1\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t F\-F\-A1\-R}}\label{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}
C\-A\-N filter F\-I\-F\-O assignment register, Address offset\-: 0x214 \hypertarget{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!F\-M1\-R@{F\-M1\-R}}
\index{F\-M1\-R@{F\-M1\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{F\-M1\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t F\-M1\-R}}\label{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}
C\-A\-N filter mode register, Address offset\-: 0x204 \hypertarget{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!F\-M\-R@{F\-M\-R}}
\index{F\-M\-R@{F\-M\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{F\-M\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t F\-M\-R}}\label{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}
C\-A\-N filter master register, Address offset\-: 0x200 \hypertarget{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!F\-S1\-R@{F\-S1\-R}}
\index{F\-S1\-R@{F\-S1\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{F\-S1\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t F\-S1\-R}}\label{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}
C\-A\-N filter scale register, Address offset\-: 0x20\-C \hypertarget{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!I\-E\-R@{I\-E\-R}}
\index{I\-E\-R@{I\-E\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-E\-R}}\label{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}
C\-A\-N interrupt enable register, Address offset\-: 0x14 \hypertarget{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!M\-C\-R@{M\-C\-R}}
\index{M\-C\-R@{M\-C\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t M\-C\-R}}\label{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}
C\-A\-N master control register, Address offset\-: 0x00 \hypertarget{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!M\-S\-R@{M\-S\-R}}
\index{M\-S\-R@{M\-S\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{M\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t M\-S\-R}}\label{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}
C\-A\-N master status register, Address offset\-: 0x04 \hypertarget{struct_c_a_n___type_def_aae28ab86a4ae57ed057ed1ea89a6d34b}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D0\mbox{[}88\mbox{]}}}\label{struct_c_a_n___type_def_aae28ab86a4ae57ed057ed1ea89a6d34b}
Reserved, 0x020 -\/ 0x17\-F \hypertarget{struct_c_a_n___type_def_a4bb07a7828fbd5fe86f6a5a3545c177d}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D1\mbox{[}12\mbox{]}}}\label{struct_c_a_n___type_def_a4bb07a7828fbd5fe86f6a5a3545c177d}
Reserved, 0x1\-D0 -\/ 0x1\-F\-F \hypertarget{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}
Reserved, 0x208 \hypertarget{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}
Reserved, 0x210 \hypertarget{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}
Reserved, 0x218 \hypertarget{struct_c_a_n___type_def_a269f31b91d0f38a48061b76ecc346f55}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D5\mbox{[}8\mbox{]}}}\label{struct_c_a_n___type_def_a269f31b91d0f38a48061b76ecc346f55}
Reserved, 0x220-\/0x23\-F \hypertarget{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-F0\-R@{R\-F0\-R}}
\index{R\-F0\-R@{R\-F0\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-F0\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t R\-F0\-R}}\label{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}
C\-A\-N receive F\-I\-F\-O 0 register, Address offset\-: 0x0\-C \hypertarget{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-F1\-R@{R\-F1\-R}}
\index{R\-F1\-R@{R\-F1\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-F1\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t R\-F1\-R}}\label{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}
C\-A\-N receive F\-I\-F\-O 1 register, Address offset\-: 0x10 \hypertarget{struct_c_a_n___type_def_a21b030b34e131f7ef6ea273416449fe4}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!s\-F\-I\-F\-O\-Mail\-Box@{s\-F\-I\-F\-O\-Mail\-Box}}
\index{s\-F\-I\-F\-O\-Mail\-Box@{s\-F\-I\-F\-O\-Mail\-Box}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{s\-F\-I\-F\-O\-Mail\-Box}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\-A\-N\-\_\-\-F\-I\-F\-O\-Mail\-Box\-\_\-\-Type\-Def} s\-F\-I\-F\-O\-Mail\-Box\mbox{[}2\mbox{]}}}\label{struct_c_a_n___type_def_a21b030b34e131f7ef6ea273416449fe4}
C\-A\-N F\-I\-F\-O Mail\-Box, Address offset\-: 0x1\-B0 -\/ 0x1\-C\-C \hypertarget{struct_c_a_n___type_def_a31bd74513e6e599319702ad34113bf59}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!s\-Filter\-Register@{s\-Filter\-Register}}
\index{s\-Filter\-Register@{s\-Filter\-Register}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{s\-Filter\-Register}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\-A\-N\-\_\-\-Filter\-Register\-\_\-\-Type\-Def} s\-Filter\-Register\mbox{[}28\mbox{]}}}\label{struct_c_a_n___type_def_a31bd74513e6e599319702ad34113bf59}
C\-A\-N Filter Register, Address offset\-: 0x240-\/0x31\-C \hypertarget{struct_c_a_n___type_def_ae37503ab1a7bbd29846f94cdadf0a9ef}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!s\-Tx\-Mail\-Box@{s\-Tx\-Mail\-Box}}
\index{s\-Tx\-Mail\-Box@{s\-Tx\-Mail\-Box}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{s\-Tx\-Mail\-Box}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\-A\-N\-\_\-\-Tx\-Mail\-Box\-\_\-\-Type\-Def} s\-Tx\-Mail\-Box\mbox{[}3\mbox{]}}}\label{struct_c_a_n___type_def_ae37503ab1a7bbd29846f94cdadf0a9ef}
C\-A\-N Tx Mail\-Box, Address offset\-: 0x180 -\/ 0x1\-A\-C \hypertarget{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!T\-S\-R@{T\-S\-R}}
\index{T\-S\-R@{T\-S\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{T\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t T\-S\-R}}\label{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}
C\-A\-N transmit status register, Address offset\-: 0x08 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
