Release 14.7 ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system.ngc" ...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_hdmi_out_0_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_hdmi_in_0_wrapp
er.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_clock_generator
_0_wrapper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_proc_sys_reset_
0_wrapper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wrappe
r.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_microblaze_0_wr
apper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mb_plb_wrapper.
ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_ilmb_wrapper.ng
c"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_dlmb_wrapper.ng
c"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_dlmb_cntlr_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_ilmb_cntlr_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mdm_0_wrapper.n
gc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_pll_module_0_wr
apper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_xps_iic_0_wrapp
er.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_edid_emu_0_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_xps_iic_1_wrapp
er.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_edid_emu_1_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_lmb_bram_wrappe
r.ngc"...
Applying constraints in
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wrappe
r.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wra
   pper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wra
   pper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wra
   pper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramdo_0" = FROM
   "bramgrp_0" TO "fddbgrp_0" TS_pll_module_0_pll_module_0_CLKOUT1_BUF;>
   [system.ucf(58)]: This constraint will be ignored because the relative clock
   constraint named 'TS_pll_module_0_pll_module_0_CLKOUT1_BUF' was not found.

WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramra_0" = FROM "bramra_0"
    TO "fddbgrp_0" TS_pll_module_0_pll_module_0_CLKOUT1_BUF;> [system.ucf(59)]:
   This constraint will be ignored because the relative clock constraint named
   'TS_pll_module_0_pll_module_0_CLKOUT1_BUF' was not found.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(3)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(2)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50%>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'hdmi_out_0_LED_pin_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:478 - clock net pll_module_0/CLKOUT1 with clock driver
   pll_module_0/pll_module_0/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST drives no
   clock pins
WARNING:NgdBuild:478 - clock net pll_module_0/CLKOUT2 with clock driver
   pll_module_0/pll_module_0/Using_BUFG_for_CLKOUT2.CLKOUT2_BUFG_INST drives no
   clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Total memory usage is 649368 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "system.bld"...
