0.7
2020.2
Jun 10 2021
20:04:57
F:/Users/Max/Desktop/fpga_rendering/fpga_rendering.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1641243202,verilog,,,,clk_wiz_0,,uvm,../../../../fpga_rendering.gen/sources_1/ip/clk_wiz_0,,,,,
F:/Users/Max/Desktop/fpga_rendering/fpga_rendering.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1641243201,verilog,,F:/Users/Max/Desktop/fpga_rendering/fpga_rendering.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../fpga_rendering.gen/sources_1/ip/clk_wiz_0,,,,,
F:/Users/Max/Desktop/fpga_rendering/fpga_rendering.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
F:/Users/Max/Desktop/fpga_rendering/fpga_rendering.srcs/sim_1/new/testbench.v,1641407522,verilog,,,,testbench,,uvm,../../../../fpga_rendering.gen/sources_1/ip/clk_wiz_0,,,,,
F:/Users/Max/Desktop/fpga_rendering/fpga_rendering.srcs/sources_1/new/top.sv,1641430465,systemVerilog,,F:/Users/Max/Desktop/fpga_rendering/fpga_rendering.srcs/sources_1/new/vga_controller.sv,,top,,uvm,../../../../fpga_rendering.gen/sources_1/ip/clk_wiz_0,,,,,
F:/Users/Max/Desktop/fpga_rendering/fpga_rendering.srcs/sources_1/new/vga_controller.sv,1641409660,systemVerilog,,,,vga_controller,,uvm,../../../../fpga_rendering.gen/sources_1/ip/clk_wiz_0,,,,,
