// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn_accel,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.375000,HLS_SYN_LAT=194431,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=16,HLS_SYN_FF=4502,HLS_SYN_LUT=6348,HLS_VERSION=2019_2}" *)

module cnn_accel (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_pp0_stage0 = 29'd2;
parameter    ap_ST_fsm_pp0_stage1 = 29'd4;
parameter    ap_ST_fsm_pp0_stage2 = 29'd8;
parameter    ap_ST_fsm_pp0_stage3 = 29'd16;
parameter    ap_ST_fsm_pp0_stage4 = 29'd32;
parameter    ap_ST_fsm_pp0_stage5 = 29'd64;
parameter    ap_ST_fsm_pp0_stage6 = 29'd128;
parameter    ap_ST_fsm_pp0_stage7 = 29'd256;
parameter    ap_ST_fsm_pp0_stage8 = 29'd512;
parameter    ap_ST_fsm_pp0_stage9 = 29'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 29'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 29'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 29'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 29'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 29'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 29'd65536;
parameter    ap_ST_fsm_pp0_stage16 = 29'd131072;
parameter    ap_ST_fsm_pp0_stage17 = 29'd262144;
parameter    ap_ST_fsm_pp0_stage18 = 29'd524288;
parameter    ap_ST_fsm_pp0_stage19 = 29'd1048576;
parameter    ap_ST_fsm_pp0_stage20 = 29'd2097152;
parameter    ap_ST_fsm_pp0_stage21 = 29'd4194304;
parameter    ap_ST_fsm_pp0_stage22 = 29'd8388608;
parameter    ap_ST_fsm_pp0_stage23 = 29'd16777216;
parameter    ap_ST_fsm_pp0_stage24 = 29'd33554432;
parameter    ap_ST_fsm_pp0_stage25 = 29'd67108864;
parameter    ap_ST_fsm_pp0_stage26 = 29'd134217728;
parameter    ap_ST_fsm_state51 = 29'd268435456;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] input_V;
wire   [31:0] output_V;
wire   [2:0] conv_bias_V_address0;
reg    conv_bias_V_ce0;
wire   [6:0] conv_bias_V_q0;
reg   [7:0] conv_weights_V_address0;
reg    conv_weights_V_ce0;
wire  signed [6:0] conv_weights_V_q0;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage3;
reg   [0:0] icmp_ln27_reg_3255;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln27_reg_3255_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    gmem_blk_n_AW;
reg   [0:0] empty_5_reg_3974;
reg    gmem_blk_n_W;
reg    gmem_blk_n_B;
reg   [0:0] empty_8_reg_4013;
reg   [0:0] empty_8_reg_4013_pp0_iter1_reg;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [31:0] gmem_ARADDR;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [7:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [12:0] indvar_flatten135_reg_780;
reg   [3:0] oc_0_reg_792;
reg   [9:0] indvar_flatten_reg_804;
reg   [4:0] i_0_reg_816;
reg   [4:0] j_0_reg_828;
reg  signed [6:0] reg_840;
wire    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_state5_io;
reg    ap_block_state32_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state13_pp0_stage11_iter0;
reg    ap_block_state13_io;
wire    ap_block_state40_pp0_stage11_iter1;
reg    ap_block_pp0_stage11_11001;
reg  signed [6:0] reg_844;
wire    ap_block_state6_pp0_stage4_iter0;
reg    ap_block_state6_io;
reg    ap_block_state33_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state15_pp0_stage13_iter0;
reg    ap_block_state15_io;
wire    ap_block_state42_pp0_stage13_iter1;
reg    ap_block_pp0_stage13_11001;
wire    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_state30_pp0_stage1_iter1;
reg    ap_block_state30_io;
reg    ap_block_pp0_stage1_11001;
reg   [6:0] reg_848;
wire    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_state7_io;
reg    ap_block_state34_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state16_pp0_stage14_iter0;
reg    ap_block_state16_io;
wire    ap_block_state43_pp0_stage14_iter1;
reg    ap_block_pp0_stage14_11001;
reg  signed [6:0] reg_852;
wire    ap_block_state8_pp0_stage6_iter0;
reg    ap_block_state8_io;
reg    ap_block_state35_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_state17_pp0_stage15_iter0;
reg    ap_block_state17_io;
wire    ap_block_state44_pp0_stage15_iter1;
reg    ap_predicate_op944_writereq_state44;
reg    ap_block_state44_io;
reg    ap_block_pp0_stage15_11001;
reg  signed [6:0] reg_856;
wire    ap_block_state9_pp0_stage7_iter0;
reg    ap_block_state9_io;
reg    ap_block_state36_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_state18_pp0_stage16_iter0;
reg    ap_block_state18_io;
wire    ap_block_state45_pp0_stage16_iter1;
reg    ap_block_state45_io;
reg    ap_block_pp0_stage16_11001;
reg  signed [6:0] reg_860;
wire    ap_block_state10_pp0_stage8_iter0;
reg    ap_block_state10_io;
reg    ap_block_state37_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_state20_pp0_stage18_iter0;
reg    ap_block_state20_io;
wire    ap_block_state47_pp0_stage18_iter1;
reg    ap_block_pp0_stage18_11001;
reg   [6:0] reg_864;
wire    ap_block_state11_pp0_stage9_iter0;
reg    ap_block_state11_io;
reg    ap_block_state38_pp0_stage9_iter1;
reg    ap_block_pp0_stage9_11001;
reg    ap_block_state21_pp0_stage19_iter0;
reg    ap_block_state21_io;
wire    ap_block_state48_pp0_stage19_iter1;
reg    ap_block_pp0_stage19_11001;
reg  signed [6:0] reg_868;
reg    ap_block_state12_pp0_stage10_iter0;
reg    ap_block_state12_io;
wire    ap_block_state39_pp0_stage10_iter1;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_state22_pp0_stage20_iter0;
reg    ap_block_state22_io;
wire    ap_block_state49_pp0_stage20_iter1;
reg    ap_block_pp0_stage20_11001;
reg   [6:0] reg_872;
reg    ap_block_state14_pp0_stage12_iter0;
reg    ap_block_state14_io;
wire    ap_block_state41_pp0_stage12_iter1;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_state24_pp0_stage22_iter0;
reg    ap_block_state24_io;
reg    ap_block_pp0_stage22_11001;
reg  signed [6:0] reg_876;
reg    ap_block_state19_pp0_stage17_iter0;
reg    ap_block_state19_io;
wire    ap_block_state46_pp0_stage17_iter1;
reg    ap_block_pp0_stage17_11001;
wire    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_state31_pp0_stage2_iter1;
reg    ap_block_state31_io;
reg    ap_block_pp0_stage2_11001;
wire  signed [33:0] p_cast109_fu_880_p1;
reg  signed [33:0] p_cast109_reg_3213;
wire  signed [33:0] p_cast_fu_884_p1;
reg  signed [33:0] p_cast_reg_3218;
wire   [9:0] mul_ln45_fu_892_p2;
reg   [9:0] mul_ln45_reg_3249;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state29_pp0_stage0_iter1;
reg    ap_block_state29_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln27_fu_898_p2;
wire   [12:0] add_ln27_fu_904_p2;
reg   [12:0] add_ln27_reg_3259;
wire   [0:0] icmp_ln28_fu_910_p2;
reg   [0:0] icmp_ln28_reg_3265;
reg   [0:0] icmp_ln28_reg_3265_pp0_iter1_reg;
wire   [4:0] select_ln59_fu_916_p3;
reg   [4:0] select_ln59_reg_3286;
wire   [3:0] add_ln27_1_fu_924_p2;
reg   [3:0] add_ln27_1_reg_3294;
reg   [3:0] add_ln27_1_reg_3294_pp0_iter1_reg;
wire   [0:0] icmp_ln29_fu_930_p2;
reg   [0:0] icmp_ln29_reg_3301;
wire   [9:0] shl_ln_fu_942_p3;
reg   [9:0] shl_ln_reg_3306;
wire  signed [12:0] sub_ln42_fu_966_p2;
reg  signed [12:0] sub_ln42_reg_3311;
wire   [8:0] trunc_ln59_fu_981_p1;
reg   [8:0] trunc_ln59_reg_3317;
wire   [7:0] trunc_ln59_2_fu_985_p1;
reg   [7:0] trunc_ln59_2_reg_3322;
wire   [0:0] and_ln59_fu_1001_p2;
reg   [0:0] and_ln59_reg_3327;
reg   [0:0] and_ln59_reg_3327_pp0_iter1_reg;
wire   [4:0] add_ln42_9_fu_1006_p2;
reg   [4:0] add_ln42_9_reg_3341;
reg   [4:0] add_ln42_9_reg_3341_pp0_iter1_reg;
wire   [9:0] shl_ln42_5_dup_fu_1023_p3;
reg   [9:0] shl_ln42_5_dup_reg_3347;
reg   [9:0] shl_ln42_5_dup_reg_3347_pp0_iter1_reg;
wire  signed [12:0] sub_ln42_6_fu_1035_p2;
reg  signed [12:0] sub_ln42_6_reg_3352;
wire   [4:0] select_ln28_fu_1046_p3;
reg   [4:0] select_ln28_reg_3358;
wire   [12:0] select_ln28_1_fu_1054_p3;
reg   [12:0] select_ln28_1_reg_3364;
wire  signed [7:0] sub_ln42_1_fu_1078_p2;
reg  signed [7:0] sub_ln42_1_reg_3371;
wire   [7:0] select_ln59_4_fu_1106_p3;
reg   [7:0] select_ln59_4_reg_3383;
wire   [7:0] add_ln59_1_fu_1112_p2;
reg   [7:0] add_ln59_1_reg_3412;
wire  signed [12:0] sext_ln42_8_fu_1118_p1;
reg  signed [12:0] sext_ln42_8_reg_3417;
reg   [31:0] gmem_addr_reg_3423;
wire   [4:0] j_fu_1149_p2;
reg   [4:0] j_reg_3429;
wire  signed [7:0] sub_ln42_2_fu_1170_p2;
reg  signed [7:0] sub_ln42_2_reg_3434;
wire   [7:0] add_ln59_3_fu_1180_p2;
reg   [7:0] add_ln59_3_reg_3446;
wire  signed [12:0] sext_ln42_12_fu_1185_p1;
reg  signed [12:0] sext_ln42_12_reg_3451;
reg   [31:0] gmem_addr_1_reg_3457;
wire  signed [7:0] sub_ln42_3_fu_1237_p2;
reg  signed [7:0] sub_ln42_3_reg_3463;
wire  signed [12:0] sub_ln42_4_fu_1273_p2;
reg  signed [12:0] sub_ln42_4_reg_3470;
wire   [7:0] add_ln59_4_fu_1283_p2;
reg   [7:0] add_ln59_4_reg_3481;
wire  signed [12:0] sub_ln42_7_fu_1324_p2;
reg  signed [12:0] sub_ln42_7_reg_3486;
wire   [12:0] select_ln28_2_fu_1330_p3;
reg   [12:0] select_ln28_2_reg_3492;
wire  signed [12:0] sext_ln42_16_fu_1337_p1;
reg  signed [12:0] sext_ln42_16_reg_3499;
reg   [31:0] gmem_addr_2_reg_3505;
wire   [7:0] add_ln59_5_fu_1372_p2;
reg   [7:0] add_ln59_5_reg_3516;
reg   [31:0] gmem_addr_3_reg_3521;
wire   [10:0] sub_ln59_fu_1419_p2;
reg   [10:0] sub_ln59_reg_3527;
wire   [4:0] add_ln42_5_fu_1425_p2;
reg   [4:0] add_ln42_5_reg_3532;
wire   [7:0] add_ln59_6_fu_1435_p2;
reg   [7:0] add_ln59_6_reg_3543;
wire   [4:0] add_ln42_32_fu_1440_p2;
reg   [4:0] add_ln42_32_reg_3548;
reg   [31:0] gmem_addr_4_reg_3554;
reg   [31:0] gmem_addr_5_reg_3560;
wire  signed [12:0] sub_ln42_5_fu_1521_p2;
reg  signed [12:0] sub_ln42_5_reg_3566;
wire   [7:0] add_ln59_8_fu_1531_p2;
reg   [7:0] add_ln59_8_reg_3577;
wire  signed [12:0] sub_ln42_8_fu_1565_p2;
reg  signed [12:0] sub_ln42_8_reg_3582;
wire   [12:0] add_ln42_10_fu_1578_p2;
reg   [12:0] add_ln42_10_reg_3588;
wire   [12:0] add_ln42_11_fu_1583_p2;
reg   [12:0] add_ln42_11_reg_3593;
wire   [12:0] add_ln42_12_fu_1588_p2;
reg   [12:0] add_ln42_12_reg_3598;
wire   [7:0] add_ln59_9_fu_1597_p2;
reg   [7:0] add_ln59_9_reg_3608;
reg   [31:0] gmem_addr_6_reg_3613;
reg   [31:0] gmem_addr_7_reg_3619;
reg   [31:0] gmem_addr_8_reg_3625;
wire   [7:0] add_ln59_10_fu_1672_p2;
reg   [7:0] add_ln59_10_reg_3636;
wire   [7:0] add_ln59_11_fu_1723_p2;
reg   [7:0] add_ln59_11_reg_3646;
wire   [12:0] select_ln28_7_fu_1823_p3;
reg   [12:0] select_ln28_7_reg_3651;
wire   [12:0] select_ln28_8_fu_1835_p3;
reg   [12:0] select_ln28_8_reg_3656;
wire   [12:0] select_ln28_9_fu_1847_p3;
reg   [12:0] select_ln28_9_reg_3661;
reg  signed [7:0] gmem_addr_read_reg_3666;
wire   [31:0] add_ln42_13_fu_1863_p2;
reg   [31:0] add_ln42_13_reg_3671;
wire   [31:0] add_ln42_14_fu_1869_p2;
reg   [31:0] add_ln42_14_reg_3676;
wire   [31:0] add_ln42_15_fu_1875_p2;
reg   [31:0] add_ln42_15_reg_3681;
wire   [31:0] add_ln42_16_fu_1881_p2;
reg   [31:0] add_ln42_16_reg_3686;
wire   [31:0] add_ln42_17_fu_1887_p2;
reg   [31:0] add_ln42_17_reg_3691;
wire   [31:0] add_ln42_18_fu_1893_p2;
reg   [31:0] add_ln42_18_reg_3696;
wire   [31:0] add_ln42_19_fu_1899_p2;
reg   [31:0] add_ln42_19_reg_3701;
wire   [31:0] add_ln42_20_fu_1905_p2;
reg   [31:0] add_ln42_20_reg_3706;
wire   [31:0] add_ln42_21_fu_1911_p2;
reg   [31:0] add_ln42_21_reg_3711;
wire   [7:0] add_ln59_12_fu_1925_p2;
reg   [7:0] add_ln59_12_reg_3721;
wire   [14:0] mul_ln1352_fu_1945_p2;
reg   [14:0] mul_ln1352_reg_3726;
reg  signed [7:0] gmem_addr_1_read_reg_3731;
reg   [31:0] gmem_addr_9_reg_3736;
reg   [31:0] gmem_addr_10_reg_3742;
reg   [31:0] gmem_addr_11_reg_3748;
reg   [31:0] gmem_addr_12_reg_3754;
reg   [31:0] gmem_addr_13_reg_3760;
reg   [31:0] gmem_addr_14_reg_3766;
reg   [31:0] gmem_addr_15_reg_3772;
reg   [31:0] gmem_addr_16_reg_3778;
reg   [31:0] gmem_addr_17_reg_3784;
reg   [31:0] gmem_addr_18_reg_3790;
reg   [31:0] gmem_addr_19_reg_3796;
reg   [31:0] gmem_addr_20_reg_3802;
reg   [31:0] gmem_addr_21_reg_3808;
reg   [31:0] gmem_addr_22_reg_3814;
reg   [31:0] gmem_addr_23_reg_3820;
reg   [31:0] gmem_addr_24_reg_3826;
reg   [31:0] gmem_addr_25_reg_3832;
reg   [31:0] gmem_addr_26_reg_3838;
wire   [7:0] add_ln59_13_fu_2384_p2;
reg   [7:0] add_ln59_13_reg_3849;
reg  signed [7:0] gmem_addr_2_read_reg_3854;
wire   [7:0] add_ln59_14_fu_2397_p2;
reg   [7:0] add_ln59_14_reg_3869;
reg  signed [7:0] gmem_addr_3_read_reg_3879;
wire   [7:0] add_ln59_16_fu_2413_p2;
reg   [7:0] add_ln59_16_reg_3889;
wire   [14:0] mul_ln1352_3_fu_2421_p2;
reg   [14:0] mul_ln1352_3_reg_3894;
reg  signed [7:0] gmem_addr_4_read_reg_3899;
wire   [7:0] add_ln59_17_fu_2435_p2;
reg   [7:0] add_ln59_17_reg_3909;
wire   [14:0] mul_ln1352_4_fu_2443_p2;
reg   [14:0] mul_ln1352_4_reg_3914;
reg  signed [7:0] gmem_addr_5_read_reg_3919;
wire  signed [14:0] grp_fu_3096_p3;
reg  signed [14:0] add_ln47_13_reg_3924;
wire   [7:0] add_ln59_18_fu_2457_p2;
reg   [7:0] add_ln59_18_reg_3939;
reg  signed [7:0] gmem_addr_6_read_reg_3949;
wire   [12:0] grp_fu_936_p2;
reg   [12:0] empty_4_reg_3954;
wire   [7:0] add_ln59_19_fu_2469_p2;
reg   [7:0] add_ln59_19_reg_3964;
reg  signed [7:0] gmem_addr_7_read_reg_3969;
wire   [0:0] empty_5_fu_2474_p2;
wire   [12:0] grp_fu_1084_p2;
reg   [12:0] empty_7_reg_3978;
wire   [7:0] add_ln59_20_fu_2487_p2;
reg   [7:0] add_ln59_20_reg_3993;
reg  signed [7:0] gmem_addr_8_read_reg_4003;
wire  signed [14:0] grp_fu_3103_p3;
reg  signed [14:0] add_ln47_15_reg_4008;
wire   [0:0] empty_8_fu_2495_p2;
wire   [7:0] add_ln59_21_fu_2508_p2;
reg   [7:0] add_ln59_21_reg_4022;
wire   [14:0] mul_ln1352_8_fu_2516_p2;
reg   [14:0] mul_ln1352_8_reg_4027;
reg  signed [7:0] gmem_addr_9_read_reg_4032;
wire   [7:0] add_ln59_22_fu_2530_p2;
reg   [7:0] add_ln59_22_reg_4042;
wire   [14:0] mul_ln1352_9_fu_2538_p2;
reg   [14:0] mul_ln1352_9_reg_4047;
reg  signed [7:0] gmem_addr_10_read_reg_4052;
wire  signed [14:0] grp_fu_3110_p3;
reg  signed [14:0] add_ln47_16_reg_4057;
reg    ap_block_state23_pp0_stage21_iter0;
reg    ap_block_state23_io;
reg    ap_predicate_op952_writeresp_state50;
reg    ap_block_state50_pp0_stage21_iter1;
reg    ap_block_pp0_stage21_11001;
reg  signed [6:0] conv_weights_V_load_21_reg_4067;
wire   [7:0] add_ln59_23_fu_2552_p2;
reg   [7:0] add_ln59_23_reg_4077;
reg  signed [7:0] gmem_addr_11_read_reg_4087;
wire   [15:0] add_ln47_17_fu_2566_p2;
reg   [15:0] add_ln47_17_reg_4092;
wire   [7:0] add_ln59_24_fu_2580_p2;
reg   [7:0] add_ln59_24_reg_4102;
wire   [14:0] mul_ln1352_11_fu_2588_p2;
reg   [14:0] mul_ln1352_11_reg_4107;
reg  signed [7:0] gmem_addr_12_read_reg_4112;
reg    ap_block_state25_pp0_stage23_iter0;
reg    ap_block_state25_io;
reg    ap_block_pp0_stage23_11001;
reg   [6:0] conv_weights_V_load_23_reg_4122;
wire   [7:0] add_ln59_26_fu_2602_p2;
reg   [7:0] add_ln59_26_reg_4132;
reg  signed [7:0] gmem_addr_13_read_reg_4142;
wire  signed [14:0] grp_fu_3117_p3;
reg  signed [14:0] add_ln47_19_reg_4147;
wire   [7:0] add_ln59_2_fu_2610_p2;
reg   [7:0] add_ln59_2_reg_4152;
reg    ap_block_state26_pp0_stage24_iter0;
reg    ap_block_state26_io;
reg    ap_block_pp0_stage24_11001;
reg  signed [6:0] conv_weights_V_load_24_reg_4157;
wire   [14:0] mul_ln1352_13_fu_2626_p2;
reg   [14:0] mul_ln1352_13_reg_4167;
reg  signed [7:0] gmem_addr_14_read_reg_4172;
reg    ap_block_state27_pp0_stage25_iter0;
reg    ap_block_state27_io;
reg    ap_block_pp0_stage25_11001;
wire   [7:0] add_ln59_7_fu_2636_p2;
reg   [7:0] add_ln59_7_reg_4182;
reg  signed [6:0] conv_weights_V_load_26_reg_4187;
reg  signed [7:0] gmem_addr_15_read_reg_4192;
wire  signed [14:0] grp_fu_3124_p3;
reg  signed [14:0] add_ln47_21_reg_4197;
wire   [3:0] select_ln59_1_fu_2641_p3;
reg   [3:0] select_ln59_1_reg_4202;
reg    ap_block_state28_pp0_stage26_iter0;
reg    ap_block_state28_io;
reg    ap_block_pp0_stage26_11001;
wire   [7:0] add_ln59_15_fu_2655_p2;
reg   [7:0] add_ln59_15_reg_4218;
wire   [4:0] select_ln28_11_fu_2660_p3;
reg   [4:0] select_ln28_11_reg_4223;
reg  signed [7:0] gmem_addr_16_read_reg_4233;
wire   [9:0] select_ln28_12_fu_2674_p3;
reg   [9:0] select_ln28_12_reg_4238;
wire   [7:0] add_ln59_25_fu_2699_p2;
reg   [7:0] add_ln59_25_reg_4258;
reg  signed [7:0] gmem_addr_17_read_reg_4268;
wire   [13:0] grp_fu_2685_p2;
reg   [13:0] mul_ln59_reg_4273;
reg  signed [7:0] gmem_addr_18_read_reg_4304;
wire  signed [15:0] grp_fu_3131_p3;
reg  signed [15:0] add_ln47_14_reg_4309;
wire   [13:0] add_ln59_fu_2737_p2;
reg   [13:0] add_ln59_reg_4314;
reg  signed [6:0] conv_bias_V_load_reg_4319;
wire   [13:0] grp_fu_2714_p2;
reg   [13:0] mul_ln59_1_reg_4324;
wire   [10:0] sub_ln59_1_fu_2764_p2;
reg   [10:0] sub_ln59_1_reg_4335;
wire   [14:0] mul_ln1352_17_fu_2776_p2;
reg   [14:0] mul_ln1352_17_reg_4345;
reg  signed [7:0] gmem_addr_19_read_reg_4350;
wire  signed [16:0] add_ln47_18_fu_2788_p2;
reg  signed [16:0] add_ln47_18_reg_4355;
wire  signed [15:0] grp_fu_3139_p3;
reg  signed [15:0] add_ln47_20_reg_4361;
wire   [14:0] mul_ln1352_19_fu_2845_p2;
reg   [14:0] mul_ln1352_19_reg_4376;
reg  signed [7:0] gmem_addr_20_read_reg_4381;
wire  signed [14:0] grp_fu_3147_p3;
reg  signed [14:0] add_ln47_6_reg_4386;
reg   [31:0] gmem_addr_27_reg_4391;
reg  signed [7:0] gmem_addr_21_read_reg_4407;
wire  signed [14:0] grp_fu_3154_p3;
reg  signed [14:0] add_ln47_8_reg_4412;
reg  signed [7:0] gmem_addr_22_read_reg_4427;
wire  signed [14:0] grp_fu_3161_p3;
reg  signed [14:0] add_ln47_9_reg_4432;
wire   [14:0] mul_ln1352_22_fu_2893_p2;
reg   [14:0] mul_ln1352_22_reg_4447;
reg  signed [7:0] gmem_addr_23_read_reg_4452;
wire  signed [15:0] grp_fu_3168_p3;
reg  signed [15:0] add_ln47_7_reg_4457;
wire   [15:0] add_ln47_10_fu_2908_p2;
reg   [15:0] add_ln47_10_reg_4462;
wire   [14:0] mul_ln1352_23_fu_2920_p2;
reg   [14:0] mul_ln1352_23_reg_4467;
reg  signed [7:0] gmem_addr_24_read_reg_4472;
wire  signed [14:0] grp_fu_3176_p3;
reg  signed [14:0] add_ln47_2_reg_4477;
wire  signed [16:0] add_ln47_11_fu_2932_p2;
reg  signed [16:0] add_ln47_11_reg_4482;
reg  signed [7:0] gmem_addr_25_read_reg_4498;
wire  signed [14:0] grp_fu_3183_p3;
reg  signed [14:0] add_ln47_3_reg_4503;
reg  signed [7:0] gmem_addr_26_read_reg_4518;
wire   [15:0] add_ln47_4_fu_2957_p2;
reg   [15:0] add_ln47_4_reg_4523;
wire  signed [14:0] grp_fu_3190_p3;
reg  signed [14:0] add_ln47_reg_4538;
wire  signed [15:0] grp_fu_3197_p3;
reg  signed [15:0] add_ln47_1_reg_4543;
wire   [17:0] add_ln47_12_fu_2999_p2;
reg   [17:0] add_ln47_12_reg_4548;
wire  signed [13:0] grp_fu_3205_p3;
reg  signed [13:0] add_ln47_22_reg_4553;
wire   [14:0] trunc_ln47_fu_3005_p1;
reg   [14:0] trunc_ln47_reg_4558;
wire  signed [16:0] add_ln47_24_fu_3028_p2;
reg  signed [16:0] add_ln47_24_reg_4563;
reg   [0:0] tmp_2_reg_4569;
reg   [7:0] tmp_1_reg_4574;
wire   [7:0] select_ln53_fu_3090_p3;
reg   [7:0] select_ln53_reg_4579;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage2_subdone;
reg   [12:0] ap_phi_mux_indvar_flatten135_phi_fu_784_p4;
reg   [3:0] ap_phi_mux_oc_0_phi_fu_796_p4;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_808_p4;
reg   [4:0] ap_phi_mux_i_0_phi_fu_820_p4;
reg   [4:0] ap_phi_mux_j_0_phi_fu_832_p4;
wire   [63:0] zext_ln59_6_fu_1098_p1;
wire   [63:0] zext_ln59_7_fu_1176_p1;
wire   [63:0] zext_ln59_9_fu_1279_p1;
wire   [63:0] zext_ln59_10_fu_1368_p1;
wire   [63:0] zext_ln59_11_fu_1431_p1;
wire   [63:0] zext_ln59_12_fu_1527_p1;
wire   [63:0] zext_ln59_14_fu_1593_p1;
wire   [63:0] zext_ln59_15_fu_1668_p1;
wire   [63:0] zext_ln59_16_fu_1719_p1;
wire   [63:0] zext_ln59_17_fu_1921_p1;
wire   [63:0] zext_ln59_18_fu_2380_p1;
wire   [63:0] zext_ln59_19_fu_2393_p1;
wire   [63:0] zext_ln59_20_fu_2409_p1;
wire   [63:0] zext_ln59_22_fu_2431_p1;
wire   [63:0] zext_ln59_23_fu_2453_p1;
wire   [63:0] zext_ln59_24_fu_2465_p1;
wire   [63:0] zext_ln59_25_fu_2483_p1;
wire   [63:0] zext_ln59_26_fu_2504_p1;
wire   [63:0] zext_ln59_27_fu_2526_p1;
wire   [63:0] zext_ln59_28_fu_2548_p1;
wire   [63:0] zext_ln59_29_fu_2576_p1;
wire   [63:0] zext_ln59_30_fu_2598_p1;
wire   [63:0] zext_ln59_32_fu_2619_p1;
wire   [63:0] zext_ln59_8_fu_2632_p1;
wire   [63:0] zext_ln59_13_fu_2651_p1;
wire   [63:0] zext_ln59_21_fu_2695_p1;
wire   [63:0] zext_ln59_5_fu_2710_p1;
wire   [63:0] zext_ln59_31_fu_2724_p1;
wire  signed [63:0] sext_ln215_fu_1139_p1;
wire  signed [63:0] sext_ln215_1_fu_1206_p1;
wire  signed [63:0] sext_ln215_2_fu_1358_p1;
wire  signed [63:0] sext_ln215_3_fu_1394_p1;
wire  signed [63:0] sext_ln215_4_fu_1462_p1;
wire  signed [63:0] sext_ln215_5_fu_1489_p1;
wire  signed [63:0] sext_ln215_6_fu_1614_p1;
wire  signed [63:0] sext_ln215_7_fu_1636_p1;
wire  signed [63:0] sext_ln215_8_fu_1658_p1;
wire  signed [63:0] sext_ln215_9_fu_1965_p1;
wire  signed [63:0] sext_ln215_10_fu_1983_p1;
wire  signed [63:0] sext_ln215_11_fu_2001_p1;
wire  signed [63:0] sext_ln215_12_fu_2019_p1;
wire  signed [63:0] sext_ln215_13_fu_2037_p1;
wire  signed [63:0] sext_ln215_14_fu_2055_p1;
wire  signed [63:0] sext_ln215_15_fu_2073_p1;
wire  signed [63:0] sext_ln215_16_fu_2091_p1;
wire  signed [63:0] sext_ln215_17_fu_2109_p1;
wire  signed [63:0] sext_ln215_18_fu_2138_p1;
wire  signed [63:0] sext_ln215_19_fu_2167_p1;
wire  signed [63:0] sext_ln215_20_fu_2196_p1;
wire  signed [63:0] sext_ln215_21_fu_2225_p1;
wire  signed [63:0] sext_ln215_22_fu_2254_p1;
wire  signed [63:0] sext_ln215_23_fu_2283_p1;
wire  signed [63:0] sext_ln215_24_fu_2312_p1;
wire  signed [63:0] sext_ln215_25_fu_2341_p1;
wire  signed [63:0] sext_ln215_26_fu_2370_p1;
wire  signed [63:0] sext_ln180_fu_2856_p1;
reg    ap_block_pp0_stage16_01001;
wire   [3:0] mul_ln45_fu_892_p0;
wire   [5:0] grp_fu_936_p1;
wire   [11:0] shl_ln1_fu_954_p3;
wire   [12:0] zext_ln42_fu_962_p1;
wire   [12:0] zext_ln59_1_fu_950_p1;
wire   [3:0] mul_ln45_1_fu_975_p1;
wire   [9:0] mul_ln45_1_fu_975_p2;
wire   [0:0] xor_ln59_fu_996_p2;
wire   [11:0] shl_ln42_4_dup_fu_1011_p3;
wire   [12:0] zext_ln42_5_fu_1019_p1;
wire   [12:0] zext_ln42_6_fu_1031_p1;
wire   [0:0] or_ln28_fu_1041_p2;
wire   [12:0] select_ln59_5_fu_989_p3;
wire   [6:0] shl_ln42_1_fu_1066_p3;
wire   [7:0] zext_ln42_9_fu_1074_p1;
wire   [7:0] zext_ln29_fu_1062_p1;
wire   [5:0] grp_fu_1084_p1;
wire   [8:0] trunc_ln59_1_fu_1089_p1;
wire   [8:0] select_ln59_3_fu_1092_p3;
wire   [7:0] trunc_ln59_3_fu_1103_p1;
wire   [12:0] add_ln42_fu_1121_p2;
wire  signed [31:0] sext_ln42_9_fu_1126_p1;
wire   [33:0] zext_ln215_fu_1130_p1;
wire   [33:0] add_ln215_fu_1134_p2;
wire   [6:0] shl_ln42_2_fu_1158_p3;
wire   [7:0] zext_ln42_12_fu_1166_p1;
wire   [7:0] zext_ln42_10_fu_1154_p1;
wire   [12:0] add_ln42_2_fu_1188_p2;
wire  signed [31:0] sext_ln42_13_fu_1193_p1;
wire   [33:0] zext_ln215_1_fu_1197_p1;
wire   [33:0] add_ln215_1_fu_1201_p2;
wire   [4:0] add_ln42_3_fu_1216_p2;
wire   [6:0] shl_ln42_3_fu_1225_p3;
wire   [7:0] zext_ln42_15_fu_1233_p1;
wire   [7:0] zext_ln42_13_fu_1221_p1;
wire   [4:0] i_fu_1243_p2;
wire   [11:0] shl_ln42_4_fu_1249_p3;
wire   [9:0] shl_ln42_5_fu_1261_p3;
wire   [12:0] zext_ln42_1_fu_1257_p1;
wire   [12:0] zext_ln42_2_fu_1269_p1;
wire   [4:0] add_ln42_31_fu_1295_p2;
wire   [11:0] shl_ln42_4_mid1_fu_1300_p3;
wire   [9:0] shl_ln42_5_mid1_fu_1312_p3;
wire   [12:0] zext_ln42_7_fu_1308_p1;
wire   [12:0] zext_ln42_8_fu_1320_p1;
wire   [12:0] select_ln59_6_fu_1288_p3;
wire   [12:0] add_ln42_4_fu_1340_p2;
wire  signed [31:0] sext_ln42_17_fu_1345_p1;
wire   [33:0] zext_ln215_2_fu_1349_p1;
wire   [33:0] add_ln215_2_fu_1353_p2;
wire   [12:0] add_ln42_6_fu_1377_p2;
wire  signed [31:0] sext_ln42_18_fu_1381_p1;
wire   [33:0] zext_ln215_3_fu_1385_p1;
wire   [33:0] add_ln215_3_fu_1389_p2;
wire   [5:0] shl_ln59_1_fu_1407_p3;
wire   [10:0] zext_ln59_2_fu_1404_p1;
wire   [10:0] zext_ln59_3_fu_1415_p1;
wire   [12:0] add_ln42_7_fu_1445_p2;
wire  signed [31:0] sext_ln42_19_fu_1449_p1;
wire   [33:0] zext_ln215_4_fu_1453_p1;
wire   [33:0] add_ln215_4_fu_1457_p2;
wire   [12:0] add_ln42_8_fu_1472_p2;
wire  signed [31:0] sext_ln42_20_fu_1476_p1;
wire   [33:0] zext_ln215_5_fu_1480_p1;
wire   [33:0] add_ln215_5_fu_1484_p2;
wire   [11:0] shl_ln42_6_fu_1499_p3;
wire   [9:0] shl_ln42_7_fu_1510_p3;
wire   [12:0] zext_ln42_3_fu_1506_p1;
wire   [12:0] zext_ln42_4_fu_1517_p1;
wire   [11:0] shl_ln42_6_mid1_fu_1543_p3;
wire   [9:0] shl_ln42_7_mid1_fu_1554_p3;
wire   [12:0] zext_ln42_11_fu_1550_p1;
wire   [12:0] zext_ln42_14_fu_1561_p1;
wire   [12:0] select_ln59_7_fu_1536_p3;
wire   [12:0] select_ln28_3_fu_1571_p3;
wire  signed [31:0] sext_ln42_21_fu_1602_p1;
wire   [33:0] zext_ln215_6_fu_1605_p1;
wire   [33:0] add_ln215_6_fu_1609_p2;
wire  signed [31:0] sext_ln42_22_fu_1624_p1;
wire   [33:0] zext_ln215_7_fu_1627_p1;
wire   [33:0] add_ln215_7_fu_1631_p2;
wire  signed [31:0] sext_ln42_23_fu_1646_p1;
wire   [33:0] zext_ln215_8_fu_1649_p1;
wire   [33:0] add_ln215_8_fu_1653_p2;
wire  signed [31:0] sext_ln42_fu_1677_p1;
wire  signed [31:0] sext_ln42_1_fu_1680_p1;
wire  signed [31:0] sext_ln42_2_fu_1683_p1;
wire   [31:0] or_ln42_fu_1686_p2;
wire   [31:0] or_ln42_1_fu_1692_p2;
wire   [31:0] or_ln42_2_fu_1698_p2;
wire   [12:0] or_ln42_3_fu_1704_p2;
wire   [12:0] or_ln42_4_fu_1709_p2;
wire   [12:0] or_ln42_5_fu_1714_p2;
wire  signed [31:0] sext_ln42_3_fu_1770_p1;
wire   [31:0] or_ln42_6_fu_1773_p2;
wire   [31:0] select_ln59_8_fu_1728_p3;
wire  signed [31:0] sext_ln42_4_fu_1784_p1;
wire   [31:0] or_ln42_8_fu_1797_p2;
wire   [31:0] select_ln59_9_fu_1735_p3;
wire  signed [31:0] sext_ln42_6_fu_1787_p1;
wire   [31:0] or_ln42_9_fu_1810_p2;
wire   [31:0] select_ln59_10_fu_1742_p3;
wire   [12:0] or_ln42_7_fu_1779_p2;
wire   [12:0] select_ln59_11_fu_1749_p3;
wire   [12:0] or_ln42_10_fu_1830_p2;
wire   [12:0] select_ln59_12_fu_1756_p3;
wire   [12:0] or_ln42_11_fu_1842_p2;
wire   [12:0] select_ln59_13_fu_1763_p3;
wire   [31:0] select_ln28_4_fu_1790_p3;
wire  signed [31:0] sext_ln42_7_fu_1854_p1;
wire  signed [31:0] sext_ln42_11_fu_1857_p1;
wire  signed [31:0] sext_ln42_15_fu_1860_p1;
wire   [31:0] select_ln28_5_fu_1803_p3;
wire   [31:0] select_ln28_6_fu_1816_p3;
wire  signed [6:0] mul_ln1352_fu_1945_p0;
wire  signed [7:0] mul_ln1352_fu_1945_p1;
wire   [33:0] zext_ln215_9_fu_1957_p1;
wire   [33:0] add_ln215_9_fu_1960_p2;
wire   [33:0] zext_ln215_10_fu_1975_p1;
wire   [33:0] add_ln215_10_fu_1978_p2;
wire   [33:0] zext_ln215_11_fu_1993_p1;
wire   [33:0] add_ln215_11_fu_1996_p2;
wire   [33:0] zext_ln215_12_fu_2011_p1;
wire   [33:0] add_ln215_12_fu_2014_p2;
wire   [33:0] zext_ln215_13_fu_2029_p1;
wire   [33:0] add_ln215_13_fu_2032_p2;
wire   [33:0] zext_ln215_14_fu_2047_p1;
wire   [33:0] add_ln215_14_fu_2050_p2;
wire   [33:0] zext_ln215_15_fu_2065_p1;
wire   [33:0] add_ln215_15_fu_2068_p2;
wire   [33:0] zext_ln215_16_fu_2083_p1;
wire   [33:0] add_ln215_16_fu_2086_p2;
wire   [33:0] zext_ln215_17_fu_2101_p1;
wire   [33:0] add_ln215_17_fu_2104_p2;
wire  signed [13:0] sext_ln28_1_fu_1930_p1;
wire  signed [13:0] sext_ln42_5_fu_1939_p1;
wire   [13:0] add_ln42_22_fu_2119_p2;
wire  signed [31:0] sext_ln42_24_fu_2125_p1;
wire   [33:0] zext_ln215_18_fu_2129_p1;
wire   [33:0] add_ln215_18_fu_2133_p2;
wire  signed [13:0] sext_ln42_10_fu_1951_p1;
wire   [13:0] add_ln42_23_fu_2148_p2;
wire  signed [31:0] sext_ln42_25_fu_2154_p1;
wire   [33:0] zext_ln215_19_fu_2158_p1;
wire   [33:0] add_ln215_19_fu_2162_p2;
wire  signed [13:0] sext_ln42_14_fu_1954_p1;
wire   [13:0] add_ln42_24_fu_2177_p2;
wire  signed [31:0] sext_ln42_26_fu_2183_p1;
wire   [33:0] zext_ln215_20_fu_2187_p1;
wire   [33:0] add_ln215_20_fu_2191_p2;
wire  signed [13:0] sext_ln28_2_fu_1933_p1;
wire   [13:0] add_ln42_25_fu_2206_p2;
wire  signed [31:0] sext_ln42_27_fu_2212_p1;
wire   [33:0] zext_ln215_21_fu_2216_p1;
wire   [33:0] add_ln215_21_fu_2220_p2;
wire   [13:0] add_ln42_26_fu_2235_p2;
wire  signed [31:0] sext_ln42_28_fu_2241_p1;
wire   [33:0] zext_ln215_22_fu_2245_p1;
wire   [33:0] add_ln215_22_fu_2249_p2;
wire   [13:0] add_ln42_27_fu_2264_p2;
wire  signed [31:0] sext_ln42_29_fu_2270_p1;
wire   [33:0] zext_ln215_23_fu_2274_p1;
wire   [33:0] add_ln215_23_fu_2278_p2;
wire  signed [13:0] sext_ln28_3_fu_1936_p1;
wire   [13:0] add_ln42_28_fu_2293_p2;
wire  signed [31:0] sext_ln42_30_fu_2299_p1;
wire   [33:0] zext_ln215_24_fu_2303_p1;
wire   [33:0] add_ln215_24_fu_2307_p2;
wire   [13:0] add_ln42_29_fu_2322_p2;
wire  signed [31:0] sext_ln42_31_fu_2328_p1;
wire   [33:0] zext_ln215_25_fu_2332_p1;
wire   [33:0] add_ln215_25_fu_2336_p2;
wire   [13:0] add_ln42_30_fu_2351_p2;
wire  signed [31:0] sext_ln42_32_fu_2357_p1;
wire   [33:0] zext_ln215_26_fu_2361_p1;
wire   [33:0] add_ln215_26_fu_2365_p2;
wire  signed [6:0] mul_ln1352_3_fu_2421_p0;
wire  signed [7:0] mul_ln1352_3_fu_2421_p1;
wire  signed [6:0] mul_ln1352_4_fu_2443_p0;
wire  signed [7:0] mul_ln1352_4_fu_2443_p1;
wire  signed [6:0] mul_ln1352_8_fu_2516_p0;
wire  signed [7:0] mul_ln1352_8_fu_2516_p1;
wire  signed [6:0] mul_ln1352_9_fu_2538_p0;
wire  signed [7:0] mul_ln1352_9_fu_2538_p1;
wire  signed [15:0] sext_ln47_16_fu_2560_p1;
wire  signed [15:0] sext_ln47_17_fu_2563_p1;
wire  signed [6:0] mul_ln1352_11_fu_2588_p0;
wire  signed [7:0] mul_ln1352_11_fu_2588_p1;
wire  signed [6:0] mul_ln1352_13_fu_2626_p0;
wire  signed [7:0] mul_ln1352_13_fu_2626_p1;
wire   [9:0] add_ln28_fu_2668_p2;
wire   [3:0] grp_fu_2685_p0;
wire   [10:0] grp_fu_2685_p1;
wire   [10:0] grp_fu_2714_p0;
wire   [3:0] grp_fu_2714_p1;
wire  signed [13:0] sext_ln59_fu_2734_p1;
wire   [5:0] shl_ln59_1_mid1_fu_2753_p3;
wire   [10:0] zext_ln59_33_fu_2750_p1;
wire   [10:0] zext_ln59_34_fu_2760_p1;
wire  signed [6:0] mul_ln1352_17_fu_2776_p0;
wire  signed [7:0] mul_ln1352_17_fu_2776_p1;
wire  signed [16:0] sext_ln47_15_fu_2782_p1;
wire  signed [16:0] sext_ln47_18_fu_2785_p1;
wire   [13:0] select_ln59_2_fu_2797_p3;
wire  signed [13:0] sext_ln59_29_fu_2815_p1;
wire   [13:0] add_ln59_27_fu_2818_p2;
wire   [13:0] select_ln59_14_fu_2810_p3;
wire   [13:0] select_ln28_10_fu_2824_p3;
wire  signed [31:0] sext_ln28_fu_2831_p1;
wire  signed [6:0] mul_ln1352_19_fu_2845_p0;
wire  signed [7:0] mul_ln1352_19_fu_2845_p1;
wire   [33:0] zext_ln28_fu_2835_p1;
wire   [33:0] add_ln180_fu_2851_p2;
wire  signed [6:0] mul_ln1352_22_fu_2893_p0;
wire  signed [7:0] mul_ln1352_22_fu_2893_p1;
wire  signed [15:0] sext_ln47_9_fu_2902_p1;
wire  signed [15:0] sext_ln47_10_fu_2905_p1;
wire  signed [6:0] mul_ln1352_23_fu_2920_p0;
wire  signed [7:0] mul_ln1352_23_fu_2920_p1;
wire  signed [16:0] sext_ln47_8_fu_2926_p1;
wire  signed [16:0] sext_ln47_11_fu_2929_p1;
wire  signed [15:0] sext_ln47_3_fu_2951_p1;
wire  signed [15:0] sext_ln47_4_fu_2954_p1;
wire  signed [16:0] sext_ln47_2_fu_2975_p1;
wire  signed [16:0] sext_ln47_5_fu_2978_p1;
wire  signed [16:0] add_ln47_5_fu_2981_p2;
wire  signed [17:0] sext_ln47_6_fu_2987_p1;
wire  signed [17:0] sext_ln47_12_fu_2991_p1;
wire   [16:0] add_ln47_27_fu_2994_p2;
wire  signed [15:0] sext_ln47_22_fu_3012_p1;
wire  signed [15:0] sext_ln47_23_fu_3015_p1;
wire   [15:0] add_ln47_23_fu_3018_p2;
wire  signed [16:0] sext_ln47_21_fu_3009_p1;
wire  signed [16:0] sext_ln47_24_fu_3024_p1;
wire  signed [17:0] sext_ln47_19_fu_3037_p1;
wire  signed [17:0] sext_ln47_25_fu_3040_p1;
wire   [17:0] add_ln47_25_fu_3047_p2;
wire   [16:0] add_ln47_28_fu_3043_p2;
wire  signed [18:0] sext_ln47_13_fu_3034_p1;
wire  signed [18:0] sext_ln47_26_fu_3053_p1;
wire   [18:0] add_ln47_26_fu_3061_p2;
wire   [14:0] trunc_ln47_1_fu_3057_p1;
wire   [14:0] add_ln53_fu_3075_p2;
reg    grp_fu_936_ce;
reg    grp_fu_1084_ce;
reg    grp_fu_2685_ce;
reg    grp_fu_2714_ce;
reg    grp_fu_3096_ce;
reg    grp_fu_3103_ce;
reg    grp_fu_3110_ce;
reg    grp_fu_3117_ce;
reg    grp_fu_3124_ce;
reg    grp_fu_3131_ce;
reg    grp_fu_3139_ce;
reg    grp_fu_3147_ce;
reg    grp_fu_3154_ce;
reg    grp_fu_3161_ce;
reg    grp_fu_3168_ce;
reg    grp_fu_3176_ce;
reg    grp_fu_3183_ce;
reg    grp_fu_3190_ce;
reg    grp_fu_3197_ce;
reg    grp_fu_3205_ce;
wire    ap_CS_fsm_state51;
reg   [28:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [13:0] grp_fu_2685_p00;
wire   [13:0] grp_fu_2714_p10;
wire   [9:0] mul_ln45_1_fu_975_p10;
wire   [9:0] mul_ln45_fu_892_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 29'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

cnn_accel_conv_bibkb #(
    .DataWidth( 7 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_bias_V_address0),
    .ce0(conv_bias_V_ce0),
    .q0(conv_bias_V_q0)
);

cnn_accel_conv_wecud #(
    .DataWidth( 7 ),
    .AddressRange( 216 ),
    .AddressWidth( 8 ))
conv_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_weights_V_address0),
    .ce0(conv_weights_V_ce0),
    .q0(conv_weights_V_q0)
);

cnn_accel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
cnn_accel_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .input_V(input_V),
    .output_V(output_V)
);

cnn_accel_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
cnn_accel_gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_addr_27_reg_4391),
    .I_AWID(1'd0),
    .I_AWLEN(32'd30),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(select_ln53_reg_4579),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd1),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

cnn_accel_urem_13dEe #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
cnn_accel_urem_13dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_indvar_flatten135_phi_fu_784_p4),
    .din1(grp_fu_936_p1),
    .ce(grp_fu_936_ce),
    .dout(grp_fu_936_p2)
);

cnn_accel_urem_13dEe #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
cnn_accel_urem_13dEe_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln27_reg_3259),
    .din1(grp_fu_1084_p1),
    .ce(grp_fu_1084_ce),
    .dout(grp_fu_1084_p2)
);

cnn_accel_mul_4nseOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 14 ))
cnn_accel_mul_4nseOg_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2685_p0),
    .din1(grp_fu_2685_p1),
    .ce(grp_fu_2685_ce),
    .dout(grp_fu_2685_p2)
);

cnn_accel_mul_11nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 14 ))
cnn_accel_mul_11nfYi_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2714_p0),
    .din1(grp_fu_2714_p1),
    .ce(grp_fu_2714_ce),
    .dout(grp_fu_2714_p2)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_844),
    .din1(gmem_addr_1_read_reg_3731),
    .din2(mul_ln1352_3_reg_3894),
    .ce(grp_fu_3096_ce),
    .dout(grp_fu_3096_p3)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_856),
    .din1(gmem_addr_5_read_reg_3919),
    .din2(mul_ln1352_4_reg_3914),
    .ce(grp_fu_3103_ce),
    .dout(grp_fu_3103_p3)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_860),
    .din1(gmem_addr_6_read_reg_3949),
    .din2(mul_ln1352_8_reg_4027),
    .ce(grp_fu_3110_ce),
    .dout(grp_fu_3110_p3)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_840),
    .din1(gmem_addr_10_read_reg_4052),
    .din2(mul_ln1352_9_reg_4047),
    .ce(grp_fu_3117_ce),
    .dout(grp_fu_3117_p3)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_844),
    .din1(gmem_addr_12_read_reg_4112),
    .din2(mul_ln1352_11_reg_4107),
    .ce(grp_fu_3124_ce),
    .dout(grp_fu_3124_p3)
);

cnn_accel_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_accel_mac_mulhbi_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(conv_weights_V_q0),
    .din1(gmem_addr_2_read_reg_3854),
    .din2(add_ln47_13_reg_3924),
    .ce(grp_fu_3131_ce),
    .dout(grp_fu_3131_p3)
);

cnn_accel_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_accel_mac_mulhbi_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(conv_weights_V_q0),
    .din1(gmem_addr_7_read_reg_3969),
    .din2(add_ln47_19_reg_4147),
    .ce(grp_fu_3139_ce),
    .dout(grp_fu_3139_p3)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_852),
    .din1(gmem_addr_14_read_reg_4172),
    .din2(mul_ln1352_17_reg_4345),
    .ce(grp_fu_3147_ce),
    .dout(grp_fu_3147_p3)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_856),
    .din1(gmem_addr_16_read_reg_4233),
    .din2(mul_ln1352_19_reg_4376),
    .ce(grp_fu_3154_ce),
    .dout(grp_fu_3154_p3)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_860),
    .din1(gmem_addr_18_read_reg_4304),
    .din2(mul_ln1352_reg_3726),
    .ce(grp_fu_3161_ce),
    .dout(grp_fu_3161_p3)
);

cnn_accel_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_accel_mac_mulhbi_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_844),
    .din1(gmem_addr_15_read_reg_4192),
    .din2(add_ln47_6_reg_4386),
    .ce(grp_fu_3168_ce),
    .dout(grp_fu_3168_p3)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_868),
    .din1(gmem_addr_20_read_reg_4381),
    .din2(mul_ln1352_22_reg_4447),
    .ce(grp_fu_3176_ce),
    .dout(grp_fu_3176_p3)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(conv_weights_V_load_21_reg_4067),
    .din1(gmem_addr_21_read_reg_4407),
    .din2(mul_ln1352_13_reg_4167),
    .ce(grp_fu_3183_ce),
    .dout(grp_fu_3183_p3)
);

cnn_accel_mac_mulg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_accel_mac_mulg8j_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(conv_weights_V_load_24_reg_4157),
    .din1(gmem_addr_24_read_reg_4472),
    .din2(mul_ln1352_23_reg_4467),
    .ce(grp_fu_3190_ce),
    .dout(grp_fu_3190_p3)
);

cnn_accel_mac_mulhbi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
cnn_accel_mac_mulhbi_U19(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_876),
    .din1(gmem_addr_25_read_reg_4498),
    .din2(add_ln47_reg_4538),
    .ce(grp_fu_3197_ce),
    .dout(grp_fu_3197_p3)
);

cnn_accel_mac_mulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
cnn_accel_mac_mulibs_U20(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(conv_weights_V_load_26_reg_4187),
    .din1(gmem_addr_26_read_reg_4518),
    .din2(conv_bias_V_load_reg_4319),
    .ce(grp_fu_3205_ce),
    .dout(grp_fu_3205_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_subdone) & (icmp_ln27_reg_3255 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        i_0_reg_816 <= select_ln28_11_reg_4223;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_816 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        indvar_flatten135_reg_780 <= add_ln27_reg_3259;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten135_reg_780 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        indvar_flatten_reg_804 <= select_ln28_12_reg_4238;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_804 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        j_0_reg_828 <= j_reg_3429;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_reg_828 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        oc_0_reg_792 <= select_ln59_1_reg_4202;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        oc_0_reg_792 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_898_p2 == 1'd0))) begin
        add_ln27_1_reg_3294 <= add_ln27_1_fu_924_p2;
        icmp_ln28_reg_3265 <= icmp_ln28_fu_910_p2;
        icmp_ln29_reg_3301 <= icmp_ln29_fu_930_p2;
        select_ln59_reg_3286 <= select_ln59_fu_916_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln27_1_reg_3294_pp0_iter1_reg <= add_ln27_1_reg_3294;
        icmp_ln27_reg_3255 <= icmp_ln27_fu_898_p2;
        icmp_ln27_reg_3255_pp0_iter1_reg <= icmp_ln27_reg_3255;
        icmp_ln28_reg_3265_pp0_iter1_reg <= icmp_ln28_reg_3265;
        mul_ln45_reg_3249 <= mul_ln45_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln27_reg_3259 <= add_ln27_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln42_10_reg_3588 <= add_ln42_10_fu_1578_p2;
        add_ln42_11_reg_3593 <= add_ln42_11_fu_1583_p2;
        add_ln42_12_reg_3598 <= add_ln42_12_fu_1588_p2;
        add_ln59_8_reg_3577 <= add_ln59_8_fu_1531_p2;
        sub_ln42_8_reg_3582[12 : 5] <= sub_ln42_8_fu_1565_p2[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln42_13_reg_3671 <= add_ln42_13_fu_1863_p2;
        add_ln42_14_reg_3676 <= add_ln42_14_fu_1869_p2;
        add_ln42_15_reg_3681 <= add_ln42_15_fu_1875_p2;
        add_ln42_16_reg_3686 <= add_ln42_16_fu_1881_p2;
        add_ln42_17_reg_3691 <= add_ln42_17_fu_1887_p2;
        add_ln42_18_reg_3696 <= add_ln42_18_fu_1893_p2;
        add_ln42_19_reg_3701 <= add_ln42_19_fu_1899_p2;
        add_ln42_20_reg_3706 <= add_ln42_20_fu_1905_p2;
        add_ln42_21_reg_3711 <= add_ln42_21_fu_1911_p2;
        add_ln59_11_reg_3646 <= add_ln59_11_fu_1723_p2;
        gmem_addr_read_reg_3666 <= gmem_RDATA;
        select_ln28_7_reg_3651[12 : 5] <= select_ln28_7_fu_1823_p3[12 : 5];
        select_ln28_8_reg_3656[12 : 5] <= select_ln28_8_fu_1835_p3[12 : 5];
        select_ln28_9_reg_3661[12 : 5] <= select_ln28_9_fu_1847_p3[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln42_32_reg_3548 <= add_ln42_32_fu_1440_p2;
        add_ln59_6_reg_3543 <= add_ln59_6_fu_1435_p2;
        gmem_addr_4_reg_3554 <= sext_ln215_4_fu_1462_p1;
        gmem_addr_5_reg_3560 <= sext_ln215_5_fu_1489_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln42_5_reg_3532 <= add_ln42_5_fu_1425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln42_9_reg_3341 <= add_ln42_9_fu_1006_p2;
        and_ln59_reg_3327 <= and_ln59_fu_1001_p2;
        select_ln28_1_reg_3364[12 : 5] <= select_ln28_1_fu_1054_p3[12 : 5];
        select_ln28_reg_3358 <= select_ln28_fu_1046_p3;
        shl_ln42_5_dup_reg_3347[9 : 5] <= shl_ln42_5_dup_fu_1023_p3[9 : 5];
        sub_ln42_1_reg_3371 <= sub_ln42_1_fu_1078_p2;
        sub_ln42_6_reg_3352[12 : 5] <= sub_ln42_6_fu_1035_p2[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln42_9_reg_3341_pp0_iter1_reg <= add_ln42_9_reg_3341;
        and_ln59_reg_3327_pp0_iter1_reg <= and_ln59_reg_3327;
        mul_ln59_reg_4273 <= grp_fu_2685_p2;
        shl_ln42_5_dup_reg_3347_pp0_iter1_reg[9 : 5] <= shl_ln42_5_dup_reg_3347[9 : 5];
        shl_ln_reg_3306[9 : 5] <= shl_ln_fu_942_p3[9 : 5];
        sub_ln42_reg_3311[12 : 5] <= sub_ln42_fu_966_p2[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_10_reg_4462 <= add_ln47_10_fu_2908_p2;
        gmem_addr_23_read_reg_4452 <= gmem_RDATA;
        mul_ln1352_22_reg_4447 <= mul_ln1352_22_fu_2893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_11_reg_4482 <= add_ln47_11_fu_2932_p2;
        gmem_addr_24_read_reg_4472 <= gmem_RDATA;
        mul_ln1352_23_reg_4467 <= mul_ln1352_23_fu_2920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_12_reg_4548 <= add_ln47_12_fu_2999_p2;
        trunc_ln47_reg_4558 <= trunc_ln47_fu_3005_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln47_13_reg_3924 <= grp_fu_3096_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_14_reg_4309 <= grp_fu_3131_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln47_15_reg_4008 <= grp_fu_3103_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln47_16_reg_4057 <= grp_fu_3110_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage21) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        add_ln47_17_reg_4092 <= add_ln47_17_fu_2566_p2;
        add_ln59_23_reg_4077 <= add_ln59_23_fu_2552_p2;
        gmem_addr_11_read_reg_4087 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_18_reg_4355 <= add_ln47_18_fu_2788_p2;
        conv_bias_V_load_reg_4319 <= conv_bias_V_q0;
        gmem_addr_19_read_reg_4350 <= gmem_RDATA;
        mul_ln1352_17_reg_4345 <= mul_ln1352_17_fu_2776_p2;
        mul_ln59_1_reg_4324 <= grp_fu_2714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        add_ln47_19_reg_4147 <= grp_fu_3117_p3;
        conv_weights_V_load_23_reg_4122 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_1_reg_4543 <= grp_fu_3197_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_20_reg_4361 <= grp_fu_3139_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln47_21_reg_4197 <= grp_fu_3124_p3;
        conv_weights_V_load_26_reg_4187 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_22_reg_4553 <= grp_fu_3205_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_24_reg_4563 <= add_ln47_24_fu_3028_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_2_reg_4477 <= grp_fu_3176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_3_reg_4503 <= grp_fu_3183_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_4_reg_4523 <= add_ln47_4_fu_2957_p2;
        gmem_addr_26_read_reg_4518 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_6_reg_4386 <= grp_fu_3147_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_7_reg_4457 <= grp_fu_3168_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_8_reg_4412 <= grp_fu_3154_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_9_reg_4432 <= grp_fu_3161_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        add_ln47_reg_4538 <= grp_fu_3190_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_10_reg_3636 <= add_ln59_10_fu_1672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_12_reg_3721 <= add_ln59_12_fu_1925_p2;
        gmem_addr_10_reg_3742 <= sext_ln215_10_fu_1983_p1;
        gmem_addr_11_reg_3748 <= sext_ln215_11_fu_2001_p1;
        gmem_addr_12_reg_3754 <= sext_ln215_12_fu_2019_p1;
        gmem_addr_13_reg_3760 <= sext_ln215_13_fu_2037_p1;
        gmem_addr_14_reg_3766 <= sext_ln215_14_fu_2055_p1;
        gmem_addr_15_reg_3772 <= sext_ln215_15_fu_2073_p1;
        gmem_addr_16_reg_3778 <= sext_ln215_16_fu_2091_p1;
        gmem_addr_17_reg_3784 <= sext_ln215_17_fu_2109_p1;
        gmem_addr_18_reg_3790 <= sext_ln215_18_fu_2138_p1;
        gmem_addr_19_reg_3796 <= sext_ln215_19_fu_2167_p1;
        gmem_addr_1_read_reg_3731 <= gmem_RDATA;
        gmem_addr_20_reg_3802 <= sext_ln215_20_fu_2196_p1;
        gmem_addr_21_reg_3808 <= sext_ln215_21_fu_2225_p1;
        gmem_addr_22_reg_3814 <= sext_ln215_22_fu_2254_p1;
        gmem_addr_23_reg_3820 <= sext_ln215_23_fu_2283_p1;
        gmem_addr_24_reg_3826 <= sext_ln215_24_fu_2312_p1;
        gmem_addr_25_reg_3832 <= sext_ln215_25_fu_2341_p1;
        gmem_addr_26_reg_3838 <= sext_ln215_26_fu_2370_p1;
        gmem_addr_9_reg_3736 <= sext_ln215_9_fu_1965_p1;
        mul_ln1352_reg_3726 <= mul_ln1352_fu_1945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_13_reg_3849 <= add_ln59_13_fu_2384_p2;
        gmem_addr_2_read_reg_3854 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_14_reg_3869 <= add_ln59_14_fu_2397_p2;
        gmem_addr_3_read_reg_3879 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_15_reg_4218 <= add_ln59_15_fu_2655_p2;
        gmem_addr_16_read_reg_4233 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_16_reg_3889 <= add_ln59_16_fu_2413_p2;
        gmem_addr_4_read_reg_3899 <= gmem_RDATA;
        mul_ln1352_3_reg_3894 <= mul_ln1352_3_fu_2421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_17_reg_3909 <= add_ln59_17_fu_2435_p2;
        gmem_addr_5_read_reg_3919 <= gmem_RDATA;
        mul_ln1352_4_reg_3914 <= mul_ln1352_4_fu_2443_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_18_reg_3939 <= add_ln59_18_fu_2457_p2;
        empty_4_reg_3954 <= grp_fu_936_p2;
        gmem_addr_6_read_reg_3949 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_19_reg_3964 <= add_ln59_19_fu_2469_p2;
        empty_5_reg_3974 <= empty_5_fu_2474_p2;
        empty_7_reg_3978 <= grp_fu_1084_p2;
        gmem_addr_7_read_reg_3969 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_1_reg_3412 <= add_ln59_1_fu_1112_p2;
        gmem_addr_reg_3423 <= sext_ln215_fu_1139_p1;
        select_ln59_4_reg_3383 <= select_ln59_4_fu_1106_p3;
        sext_ln42_8_reg_3417 <= sext_ln42_8_fu_1118_p1;
        sub_ln42_2_reg_3434 <= sub_ln42_2_fu_1170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_20_reg_3993 <= add_ln59_20_fu_2487_p2;
        empty_8_reg_4013 <= empty_8_fu_2495_p2;
        gmem_addr_8_read_reg_4003 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_21_reg_4022 <= add_ln59_21_fu_2508_p2;
        gmem_addr_9_read_reg_4032 <= gmem_RDATA;
        mul_ln1352_8_reg_4027 <= mul_ln1352_8_fu_2516_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_22_reg_4042 <= add_ln59_22_fu_2530_p2;
        gmem_addr_10_read_reg_4052 <= gmem_RDATA;
        mul_ln1352_9_reg_4047 <= mul_ln1352_9_fu_2538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_24_reg_4102 <= add_ln59_24_fu_2580_p2;
        gmem_addr_12_read_reg_4112 <= gmem_RDATA;
        mul_ln1352_11_reg_4107 <= mul_ln1352_11_fu_2588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_25_reg_4258 <= add_ln59_25_fu_2699_p2;
        gmem_addr_17_read_reg_4268 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        add_ln59_26_reg_4132 <= add_ln59_26_fu_2602_p2;
        gmem_addr_13_read_reg_4142 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_2_reg_4152 <= add_ln59_2_fu_2610_p2;
        gmem_addr_14_read_reg_4172 <= gmem_RDATA;
        mul_ln1352_13_reg_4167 <= mul_ln1352_13_fu_2626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_3_reg_3446 <= add_ln59_3_fu_1180_p2;
        gmem_addr_1_reg_3457 <= sext_ln215_1_fu_1206_p1;
        sext_ln42_12_reg_3451 <= sext_ln42_12_fu_1185_p1;
        sub_ln42_3_reg_3463 <= sub_ln42_3_fu_1237_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_4_reg_3481 <= add_ln59_4_fu_1283_p2;
        gmem_addr_2_reg_3505 <= sext_ln215_2_fu_1358_p1;
        select_ln28_2_reg_3492[12 : 5] <= select_ln28_2_fu_1330_p3[12 : 5];
        sext_ln42_16_reg_3499 <= sext_ln42_16_fu_1337_p1;
        sub_ln42_7_reg_3486[12 : 5] <= sub_ln42_7_fu_1324_p2[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_5_reg_3516 <= add_ln59_5_fu_1372_p2;
        gmem_addr_3_reg_3521 <= sext_ln215_3_fu_1394_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_7_reg_4182 <= add_ln59_7_fu_2636_p2;
        gmem_addr_15_read_reg_4192 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln27_reg_3255 == 1'd0))) begin
        add_ln59_9_reg_3608 <= add_ln59_9_fu_1597_p2;
        gmem_addr_6_reg_3613 <= sext_ln215_6_fu_1614_p1;
        gmem_addr_7_reg_3619 <= sext_ln215_7_fu_1636_p1;
        gmem_addr_8_reg_3625 <= sext_ln215_8_fu_1658_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == and_ln59_reg_3327_pp0_iter1_reg) & (icmp_ln28_reg_3265_pp0_iter1_reg == 1'd0))) begin
        add_ln59_reg_4314 <= add_ln59_fu_2737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        conv_weights_V_load_21_reg_4067 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln27_reg_3255 == 1'd0))) begin
        conv_weights_V_load_24_reg_4157 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        empty_8_reg_4013_pp0_iter1_reg <= empty_8_reg_4013;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_addr_18_read_reg_4304 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_addr_20_read_reg_4381 <= gmem_RDATA;
        gmem_addr_27_reg_4391 <= sext_ln180_fu_2856_p1;
        mul_ln1352_19_reg_4376 <= mul_ln1352_19_fu_2845_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_addr_21_read_reg_4407 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_addr_22_read_reg_4427 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_addr_25_read_reg_4498 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        j_reg_3429 <= j_fu_1149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_cast109_reg_3213 <= p_cast109_fu_880_p1;
        p_cast_reg_3218 <= p_cast_fu_884_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        reg_840 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        reg_844 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        reg_848 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        reg_852 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        reg_856 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        reg_860 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        reg_864 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        reg_868 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        reg_872 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        reg_876 <= conv_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln27_reg_3255 == 1'd0))) begin
        select_ln28_11_reg_4223 <= select_ln28_11_fu_2660_p3;
        select_ln28_12_reg_4238 <= select_ln28_12_fu_2674_p3;
        select_ln59_1_reg_4202 <= select_ln59_1_fu_2641_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        select_ln53_reg_4579 <= select_ln53_fu_3090_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sub_ln42_4_reg_3470[12 : 5] <= sub_ln42_4_fu_1273_p2[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sub_ln42_5_reg_3566[12 : 5] <= sub_ln42_5_fu_1521_p2[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'd1 == and_ln59_reg_3327_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        sub_ln59_1_reg_4335[10 : 1] <= sub_ln59_1_fu_2764_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd0 == and_ln59_reg_3327) & (icmp_ln28_reg_3265 == 1'd0))) begin
        sub_ln59_reg_3527[10 : 1] <= sub_ln59_fu_1419_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        tmp_1_reg_4574 <= {{add_ln53_fu_3075_p2[14:7]}};
        tmp_2_reg_4569 <= add_ln47_26_fu_3061_p2[32'd18];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln28_reg_3265 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        trunc_ln59_2_reg_3322 <= trunc_ln59_2_fu_985_p1;
        trunc_ln59_reg_3317 <= trunc_ln59_fu_981_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        ap_phi_mux_i_0_phi_fu_820_p4 = select_ln28_11_reg_4223;
    end else begin
        ap_phi_mux_i_0_phi_fu_820_p4 = i_0_reg_816;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        ap_phi_mux_indvar_flatten135_phi_fu_784_p4 = add_ln27_reg_3259;
    end else begin
        ap_phi_mux_indvar_flatten135_phi_fu_784_p4 = indvar_flatten135_reg_780;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_808_p4 = select_ln28_12_reg_4238;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_808_p4 = indvar_flatten_reg_804;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        ap_phi_mux_j_0_phi_fu_832_p4 = j_reg_3429;
    end else begin
        ap_phi_mux_j_0_phi_fu_832_p4 = j_0_reg_828;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        ap_phi_mux_oc_0_phi_fu_796_p4 = select_ln59_1_reg_4202;
    end else begin
        ap_phi_mux_oc_0_phi_fu_796_p4 = oc_0_reg_792;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        conv_bias_V_ce0 = 1'b1;
    end else begin
        conv_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_31_fu_2724_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_weights_V_address0 = zext_ln59_21_fu_2695_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_13_fu_2651_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_8_fu_2632_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_32_fu_2619_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_30_fu_2598_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_29_fu_2576_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_28_fu_2548_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_27_fu_2526_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_26_fu_2504_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_25_fu_2483_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_24_fu_2465_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_23_fu_2453_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_22_fu_2431_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_20_fu_2409_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_19_fu_2393_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12))) begin
        conv_weights_V_address0 = zext_ln59_18_fu_2380_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11))) begin
        conv_weights_V_address0 = zext_ln59_17_fu_1921_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        conv_weights_V_address0 = zext_ln59_16_fu_1719_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_15_fu_1668_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_14_fu_1593_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_12_fu_1527_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_11_fu_1431_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        conv_weights_V_address0 = zext_ln59_10_fu_1368_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        conv_weights_V_address0 = zext_ln59_9_fu_1279_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_weights_V_address0 = zext_ln59_7_fu_1176_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_weights_V_address0 = zext_ln59_6_fu_1098_p1;
    end else begin
        conv_weights_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv_weights_V_ce0 = 1'b1;
    end else begin
        conv_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_ARADDR = gmem_addr_26_reg_3838;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_ARADDR = gmem_addr_25_reg_3832;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_24_reg_3826;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_23_reg_3820;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_22_reg_3814;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_21_reg_3808;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        gmem_ARADDR = gmem_addr_20_reg_3802;
    end else if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_19_reg_3796;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        gmem_ARADDR = gmem_addr_18_reg_3790;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_17_reg_3784;
    end else if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_16_reg_3778;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_15_reg_3772;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_14_reg_3766;
    end else if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_13_reg_3760;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_12_reg_3754;
    end else if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_11_reg_3748;
    end else if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_10_reg_3742;
    end else if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_9_reg_3736;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_8_reg_3625;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_7_reg_3619;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_6_reg_3613;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_5_reg_3560;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_4_reg_3554;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_3_reg_3521;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_2_reg_3505;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_1_reg_3457;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln27_reg_3255 == 1'd0))) begin
        gmem_ARADDR = gmem_addr_reg_3423;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln27_reg_3255 == 1'd0)))) begin
        gmem_ARVALID = 1'b1;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_predicate_op944_writereq_state44 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op952_writeresp_state50 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)))) begin
        gmem_RREADY = 1'b1;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln27_reg_3255 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln27_reg_3255 == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((empty_5_reg_3974 == 1'd1) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((empty_8_reg_4013_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln27_reg_3255 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln27_reg_3255 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1084_ce = 1'b1;
    end else begin
        grp_fu_1084_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2685_ce = 1'b1;
    end else begin
        grp_fu_2685_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2714_ce = 1'b1;
    end else begin
        grp_fu_2714_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_3096_ce = 1'b1;
    end else begin
        grp_fu_3096_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_3103_ce = 1'b1;
    end else begin
        grp_fu_3103_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        grp_fu_3110_ce = 1'b1;
    end else begin
        grp_fu_3110_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)))) begin
        grp_fu_3117_ce = 1'b1;
    end else begin
        grp_fu_3117_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)))) begin
        grp_fu_3124_ce = 1'b1;
    end else begin
        grp_fu_3124_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001)))) begin
        grp_fu_3131_ce = 1'b1;
    end else begin
        grp_fu_3131_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3139_ce = 1'b1;
    end else begin
        grp_fu_3139_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3147_ce = 1'b1;
    end else begin
        grp_fu_3147_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3154_ce = 1'b1;
    end else begin
        grp_fu_3154_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3161_ce = 1'b1;
    end else begin
        grp_fu_3161_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3168_ce = 1'b1;
    end else begin
        grp_fu_3168_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_3176_ce = 1'b1;
    end else begin
        grp_fu_3176_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3183_ce = 1'b1;
    end else begin
        grp_fu_3183_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_3190_ce = 1'b1;
    end else begin
        grp_fu_3190_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_3197_ce = 1'b1;
    end else begin
        grp_fu_3197_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_3205_ce = 1'b1;
    end else begin
        grp_fu_3205_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_936_ce = 1'b1;
    end else begin
        grp_fu_936_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln180_fu_2851_p2 = ($signed(p_cast109_reg_3213) + $signed(zext_ln28_fu_2835_p1));

assign add_ln215_10_fu_1978_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_10_fu_1975_p1));

assign add_ln215_11_fu_1996_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_11_fu_1993_p1));

assign add_ln215_12_fu_2014_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_12_fu_2011_p1));

assign add_ln215_13_fu_2032_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_13_fu_2029_p1));

assign add_ln215_14_fu_2050_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_14_fu_2047_p1));

assign add_ln215_15_fu_2068_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_15_fu_2065_p1));

assign add_ln215_16_fu_2086_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_16_fu_2083_p1));

assign add_ln215_17_fu_2104_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_17_fu_2101_p1));

assign add_ln215_18_fu_2133_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_18_fu_2129_p1));

assign add_ln215_19_fu_2162_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_19_fu_2158_p1));

assign add_ln215_1_fu_1201_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_1_fu_1197_p1));

assign add_ln215_20_fu_2191_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_20_fu_2187_p1));

assign add_ln215_21_fu_2220_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_21_fu_2216_p1));

assign add_ln215_22_fu_2249_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_22_fu_2245_p1));

assign add_ln215_23_fu_2278_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_23_fu_2274_p1));

assign add_ln215_24_fu_2307_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_24_fu_2303_p1));

assign add_ln215_25_fu_2336_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_25_fu_2332_p1));

assign add_ln215_26_fu_2365_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_26_fu_2361_p1));

assign add_ln215_2_fu_1353_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_2_fu_1349_p1));

assign add_ln215_3_fu_1389_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_3_fu_1385_p1));

assign add_ln215_4_fu_1457_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_4_fu_1453_p1));

assign add_ln215_5_fu_1484_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_5_fu_1480_p1));

assign add_ln215_6_fu_1609_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_6_fu_1605_p1));

assign add_ln215_7_fu_1631_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_7_fu_1627_p1));

assign add_ln215_8_fu_1653_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_8_fu_1649_p1));

assign add_ln215_9_fu_1960_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_9_fu_1957_p1));

assign add_ln215_fu_1134_p2 = ($signed(p_cast_reg_3218) + $signed(zext_ln215_fu_1130_p1));

assign add_ln27_1_fu_924_p2 = (4'd1 + ap_phi_mux_oc_0_phi_fu_796_p4);

assign add_ln27_fu_904_p2 = (ap_phi_mux_indvar_flatten135_phi_fu_784_p4 + 13'd1);

assign add_ln28_fu_2668_p2 = (indvar_flatten_reg_804 + 10'd1);

assign add_ln42_10_fu_1578_p2 = ($signed(select_ln28_3_fu_1571_p3) + $signed(sext_ln42_8_reg_3417));

assign add_ln42_11_fu_1583_p2 = ($signed(select_ln28_3_fu_1571_p3) + $signed(sext_ln42_12_reg_3451));

assign add_ln42_12_fu_1588_p2 = ($signed(select_ln28_3_fu_1571_p3) + $signed(sext_ln42_16_reg_3499));

assign add_ln42_13_fu_1863_p2 = ($signed(select_ln28_4_fu_1790_p3) + $signed(sext_ln42_7_fu_1854_p1));

assign add_ln42_14_fu_1869_p2 = ($signed(select_ln28_4_fu_1790_p3) + $signed(sext_ln42_11_fu_1857_p1));

assign add_ln42_15_fu_1875_p2 = ($signed(select_ln28_4_fu_1790_p3) + $signed(sext_ln42_15_fu_1860_p1));

assign add_ln42_16_fu_1881_p2 = ($signed(select_ln28_5_fu_1803_p3) + $signed(sext_ln42_7_fu_1854_p1));

assign add_ln42_17_fu_1887_p2 = ($signed(select_ln28_5_fu_1803_p3) + $signed(sext_ln42_11_fu_1857_p1));

assign add_ln42_18_fu_1893_p2 = ($signed(select_ln28_5_fu_1803_p3) + $signed(sext_ln42_15_fu_1860_p1));

assign add_ln42_19_fu_1899_p2 = ($signed(select_ln28_6_fu_1816_p3) + $signed(sext_ln42_7_fu_1854_p1));

assign add_ln42_20_fu_1905_p2 = ($signed(select_ln28_6_fu_1816_p3) + $signed(sext_ln42_11_fu_1857_p1));

assign add_ln42_21_fu_1911_p2 = ($signed(select_ln28_6_fu_1816_p3) + $signed(sext_ln42_15_fu_1860_p1));

assign add_ln42_22_fu_2119_p2 = ($signed(sext_ln28_1_fu_1930_p1) + $signed(sext_ln42_5_fu_1939_p1));

assign add_ln42_23_fu_2148_p2 = ($signed(sext_ln28_1_fu_1930_p1) + $signed(sext_ln42_10_fu_1951_p1));

assign add_ln42_24_fu_2177_p2 = ($signed(sext_ln28_1_fu_1930_p1) + $signed(sext_ln42_14_fu_1954_p1));

assign add_ln42_25_fu_2206_p2 = ($signed(sext_ln28_2_fu_1933_p1) + $signed(sext_ln42_5_fu_1939_p1));

assign add_ln42_26_fu_2235_p2 = ($signed(sext_ln28_2_fu_1933_p1) + $signed(sext_ln42_10_fu_1951_p1));

assign add_ln42_27_fu_2264_p2 = ($signed(sext_ln28_2_fu_1933_p1) + $signed(sext_ln42_14_fu_1954_p1));

assign add_ln42_28_fu_2293_p2 = ($signed(sext_ln28_3_fu_1936_p1) + $signed(sext_ln42_5_fu_1939_p1));

assign add_ln42_29_fu_2322_p2 = ($signed(sext_ln28_3_fu_1936_p1) + $signed(sext_ln42_10_fu_1951_p1));

assign add_ln42_2_fu_1188_p2 = ($signed(select_ln28_1_reg_3364) + $signed(sext_ln42_12_fu_1185_p1));

assign add_ln42_30_fu_2351_p2 = ($signed(sext_ln28_3_fu_1936_p1) + $signed(sext_ln42_14_fu_1954_p1));

assign add_ln42_31_fu_1295_p2 = (5'd2 + select_ln59_reg_3286);

assign add_ln42_32_fu_1440_p2 = (5'd3 + select_ln59_reg_3286);

assign add_ln42_3_fu_1216_p2 = (5'd2 + select_ln28_reg_3358);

assign add_ln42_4_fu_1340_p2 = ($signed(select_ln28_1_reg_3364) + $signed(sext_ln42_16_fu_1337_p1));

assign add_ln42_5_fu_1425_p2 = (i_0_reg_816 + 5'd2);

assign add_ln42_6_fu_1377_p2 = ($signed(select_ln28_2_reg_3492) + $signed(sext_ln42_8_reg_3417));

assign add_ln42_7_fu_1445_p2 = ($signed(select_ln28_2_reg_3492) + $signed(sext_ln42_12_reg_3451));

assign add_ln42_8_fu_1472_p2 = ($signed(select_ln28_2_reg_3492) + $signed(sext_ln42_16_reg_3499));

assign add_ln42_9_fu_1006_p2 = (5'd1 + select_ln59_reg_3286);

assign add_ln42_fu_1121_p2 = ($signed(select_ln28_1_reg_3364) + $signed(sext_ln42_8_fu_1118_p1));

assign add_ln47_10_fu_2908_p2 = ($signed(sext_ln47_9_fu_2902_p1) + $signed(sext_ln47_10_fu_2905_p1));

assign add_ln47_11_fu_2932_p2 = ($signed(sext_ln47_8_fu_2926_p1) + $signed(sext_ln47_11_fu_2929_p1));

assign add_ln47_12_fu_2999_p2 = ($signed(sext_ln47_6_fu_2987_p1) + $signed(sext_ln47_12_fu_2991_p1));

assign add_ln47_17_fu_2566_p2 = ($signed(sext_ln47_16_fu_2560_p1) + $signed(sext_ln47_17_fu_2563_p1));

assign add_ln47_18_fu_2788_p2 = ($signed(sext_ln47_15_fu_2782_p1) + $signed(sext_ln47_18_fu_2785_p1));

assign add_ln47_23_fu_3018_p2 = ($signed(sext_ln47_22_fu_3012_p1) + $signed(sext_ln47_23_fu_3015_p1));

assign add_ln47_24_fu_3028_p2 = ($signed(sext_ln47_21_fu_3009_p1) + $signed(sext_ln47_24_fu_3024_p1));

assign add_ln47_25_fu_3047_p2 = ($signed(sext_ln47_19_fu_3037_p1) + $signed(sext_ln47_25_fu_3040_p1));

assign add_ln47_26_fu_3061_p2 = ($signed(sext_ln47_13_fu_3034_p1) + $signed(sext_ln47_26_fu_3053_p1));

assign add_ln47_27_fu_2994_p2 = ($signed(add_ln47_11_reg_4482) + $signed(add_ln47_5_fu_2981_p2));

assign add_ln47_28_fu_3043_p2 = ($signed(add_ln47_24_reg_4563) + $signed(add_ln47_18_reg_4355));

assign add_ln47_4_fu_2957_p2 = ($signed(sext_ln47_3_fu_2951_p1) + $signed(sext_ln47_4_fu_2954_p1));

assign add_ln47_5_fu_2981_p2 = ($signed(sext_ln47_2_fu_2975_p1) + $signed(sext_ln47_5_fu_2978_p1));

assign add_ln53_fu_3075_p2 = (trunc_ln47_1_fu_3057_p1 + trunc_ln47_reg_4558);

assign add_ln59_10_fu_1672_p2 = (8'd10 + select_ln59_4_reg_3383);

assign add_ln59_11_fu_1723_p2 = (8'd11 + select_ln59_4_reg_3383);

assign add_ln59_12_fu_1925_p2 = (8'd12 + select_ln59_4_reg_3383);

assign add_ln59_13_fu_2384_p2 = (8'd13 + select_ln59_4_reg_3383);

assign add_ln59_14_fu_2397_p2 = (8'd14 + select_ln59_4_reg_3383);

assign add_ln59_15_fu_2655_p2 = (8'd15 + select_ln59_4_reg_3383);

assign add_ln59_16_fu_2413_p2 = (8'd16 + select_ln59_4_reg_3383);

assign add_ln59_17_fu_2435_p2 = (8'd17 + select_ln59_4_reg_3383);

assign add_ln59_18_fu_2457_p2 = (8'd18 + select_ln59_4_reg_3383);

assign add_ln59_19_fu_2469_p2 = (8'd19 + select_ln59_4_reg_3383);

assign add_ln59_1_fu_1112_p2 = (8'd1 + select_ln59_4_fu_1106_p3);

assign add_ln59_20_fu_2487_p2 = (8'd20 + select_ln59_4_reg_3383);

assign add_ln59_21_fu_2508_p2 = (8'd21 + select_ln59_4_reg_3383);

assign add_ln59_22_fu_2530_p2 = (8'd22 + select_ln59_4_reg_3383);

assign add_ln59_23_fu_2552_p2 = (8'd23 + select_ln59_4_reg_3383);

assign add_ln59_24_fu_2580_p2 = (8'd24 + select_ln59_4_reg_3383);

assign add_ln59_25_fu_2699_p2 = (8'd25 + select_ln59_4_reg_3383);

assign add_ln59_26_fu_2602_p2 = (8'd26 + select_ln59_4_reg_3383);

assign add_ln59_27_fu_2818_p2 = ($signed(select_ln59_2_fu_2797_p3) + $signed(sext_ln59_29_fu_2815_p1));

assign add_ln59_2_fu_2610_p2 = (8'd2 + select_ln59_4_reg_3383);

assign add_ln59_3_fu_1180_p2 = (8'd3 + select_ln59_4_reg_3383);

assign add_ln59_4_fu_1283_p2 = (8'd4 + select_ln59_4_reg_3383);

assign add_ln59_5_fu_1372_p2 = (8'd5 + select_ln59_4_reg_3383);

assign add_ln59_6_fu_1435_p2 = (8'd6 + select_ln59_4_reg_3383);

assign add_ln59_7_fu_2636_p2 = (8'd7 + select_ln59_4_reg_3383);

assign add_ln59_8_fu_1531_p2 = (8'd8 + select_ln59_4_reg_3383);

assign add_ln59_9_fu_1597_p2 = (8'd9 + select_ln59_4_reg_3383);

assign add_ln59_fu_2737_p2 = ($signed(mul_ln59_reg_4273) + $signed(sext_ln59_fu_2734_p1));

assign and_ln59_fu_1001_p2 = (xor_ln59_fu_996_p2 & icmp_ln29_reg_3301);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd28];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state29_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state29_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((1'b1 == ap_block_state44_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((1'b1 == ap_block_state44_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0)))));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_01001 = ((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage16_11001 = (((1'b1 == ap_block_state45_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = (((1'b1 == ap_block_state45_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0)))));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state21_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state21_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state30_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state30_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state22_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state22_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001 = (((ap_predicate_op952_writeresp_state50 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = (((ap_predicate_op952_writeresp_state50 == 1'b1) & (gmem_BVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0)))));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state24_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state24_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state26_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state26_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state27_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state27_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state28_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage26_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state28_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state31_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state31_io) | ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state5_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state6_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state6_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state7_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state7_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state8_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state8_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state9_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state9_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state10_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state10_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state11_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = (((gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state11_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_state10_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state12_pp0_stage10_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state13_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage11_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state14_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage12_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state15_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage13_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state16_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage14_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state17_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage15_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state18_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp0_stage16_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state19_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state19_pp0_stage17_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state20_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state20_pp0_stage18_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state21_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state21_pp0_stage19_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state22_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state22_pp0_stage20_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state23_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state23_pp0_stage21_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state24_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state24_pp0_stage22_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state25_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state25_pp0_stage23_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state26_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state26_pp0_stage24_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state27_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state27_pp0_stage25_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state28_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state28_pp0_stage26_iter0 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state29_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

always @ (*) begin
    ap_block_state29_pp0_stage0_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state30_pp0_stage1_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state31_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state31_pp0_stage2_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state32_pp0_stage3_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state33_pp0_stage4_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state34_pp0_stage5_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state35_pp0_stage6_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state36_pp0_stage7_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state37_pp0_stage8_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state38_pp0_stage9_iter1 = ((gmem_RVALID == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

assign ap_block_state39_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state44_io = ((ap_predicate_op944_writereq_state44 == 1'b1) & (gmem_AWREADY == 1'b0));
end

assign ap_block_state44_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state45_io = ((gmem_WREADY == 1'b0) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

assign ap_block_state45_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state50_pp0_stage21_iter1 = ((ap_predicate_op952_writeresp_state50 == 1'b1) & (gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state5_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = ((gmem_ARREADY == 1'b0) & (icmp_ln27_reg_3255 == 1'd0));
end

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op944_writereq_state44 = ((empty_5_reg_3974 == 1'd1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op952_writeresp_state50 = ((empty_8_reg_4013_pp0_iter1_reg == 1'd1) & (icmp_ln27_reg_3255_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign conv_bias_V_address0 = zext_ln59_5_fu_2710_p1;

assign empty_5_fu_2474_p2 = ((empty_4_reg_3954 == 13'd0) ? 1'b1 : 1'b0);

assign empty_8_fu_2495_p2 = ((empty_7_reg_3978 == 13'd0) ? 1'b1 : 1'b0);

assign grp_fu_1084_p1 = 13'd30;

assign grp_fu_2685_p0 = grp_fu_2685_p00;

assign grp_fu_2685_p00 = oc_0_reg_792;

assign grp_fu_2685_p1 = 14'd900;

assign grp_fu_2714_p0 = 14'd900;

assign grp_fu_2714_p1 = grp_fu_2714_p10;

assign grp_fu_2714_p10 = add_ln27_1_reg_3294_pp0_iter1_reg;

assign grp_fu_936_p1 = 13'd30;

assign i_fu_1243_p2 = (i_0_reg_816 + 5'd1);

assign icmp_ln27_fu_898_p2 = ((ap_phi_mux_indvar_flatten135_phi_fu_784_p4 == 13'd7200) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_910_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_808_p4 == 10'd900) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_930_p2 = ((ap_phi_mux_j_0_phi_fu_832_p4 == 5'd30) ? 1'b1 : 1'b0);

assign j_fu_1149_p2 = (5'd1 + select_ln28_reg_3358);

assign mul_ln1352_11_fu_2588_p0 = reg_872;

assign mul_ln1352_11_fu_2588_p1 = gmem_addr_11_read_reg_4087;

assign mul_ln1352_11_fu_2588_p2 = ($signed(mul_ln1352_11_fu_2588_p0) * $signed(mul_ln1352_11_fu_2588_p1));

assign mul_ln1352_13_fu_2626_p0 = reg_848;

assign mul_ln1352_13_fu_2626_p1 = gmem_addr_13_read_reg_4142;

assign mul_ln1352_13_fu_2626_p2 = ($signed(mul_ln1352_13_fu_2626_p0) * $signed(mul_ln1352_13_fu_2626_p1));

assign mul_ln1352_17_fu_2776_p0 = reg_876;

assign mul_ln1352_17_fu_2776_p1 = gmem_addr_17_read_reg_4268;

assign mul_ln1352_17_fu_2776_p2 = ($signed(mul_ln1352_17_fu_2776_p0) * $signed(mul_ln1352_17_fu_2776_p1));

assign mul_ln1352_19_fu_2845_p0 = reg_864;

assign mul_ln1352_19_fu_2845_p1 = gmem_addr_19_read_reg_4350;

assign mul_ln1352_19_fu_2845_p2 = ($signed(mul_ln1352_19_fu_2845_p0) * $signed(mul_ln1352_19_fu_2845_p1));

assign mul_ln1352_22_fu_2893_p0 = reg_872;

assign mul_ln1352_22_fu_2893_p1 = gmem_addr_22_read_reg_4427;

assign mul_ln1352_22_fu_2893_p2 = ($signed(mul_ln1352_22_fu_2893_p0) * $signed(mul_ln1352_22_fu_2893_p1));

assign mul_ln1352_23_fu_2920_p0 = conv_weights_V_load_23_reg_4122;

assign mul_ln1352_23_fu_2920_p1 = gmem_addr_23_read_reg_4452;

assign mul_ln1352_23_fu_2920_p2 = ($signed(mul_ln1352_23_fu_2920_p0) * $signed(mul_ln1352_23_fu_2920_p1));

assign mul_ln1352_3_fu_2421_p0 = reg_848;

assign mul_ln1352_3_fu_2421_p1 = gmem_addr_3_read_reg_3879;

assign mul_ln1352_3_fu_2421_p2 = ($signed(mul_ln1352_3_fu_2421_p0) * $signed(mul_ln1352_3_fu_2421_p1));

assign mul_ln1352_4_fu_2443_p0 = reg_852;

assign mul_ln1352_4_fu_2443_p1 = gmem_addr_4_read_reg_3899;

assign mul_ln1352_4_fu_2443_p2 = ($signed(mul_ln1352_4_fu_2443_p0) * $signed(mul_ln1352_4_fu_2443_p1));

assign mul_ln1352_8_fu_2516_p0 = reg_864;

assign mul_ln1352_8_fu_2516_p1 = gmem_addr_8_read_reg_4003;

assign mul_ln1352_8_fu_2516_p2 = ($signed(mul_ln1352_8_fu_2516_p0) * $signed(mul_ln1352_8_fu_2516_p1));

assign mul_ln1352_9_fu_2538_p0 = reg_868;

assign mul_ln1352_9_fu_2538_p1 = gmem_addr_9_read_reg_4032;

assign mul_ln1352_9_fu_2538_p2 = ($signed(mul_ln1352_9_fu_2538_p0) * $signed(mul_ln1352_9_fu_2538_p1));

assign mul_ln1352_fu_1945_p0 = reg_840;

assign mul_ln1352_fu_1945_p1 = gmem_addr_read_reg_3666;

assign mul_ln1352_fu_1945_p2 = ($signed(mul_ln1352_fu_1945_p0) * $signed(mul_ln1352_fu_1945_p1));

assign mul_ln45_1_fu_975_p1 = mul_ln45_1_fu_975_p10;

assign mul_ln45_1_fu_975_p10 = add_ln27_1_reg_3294;

assign mul_ln45_1_fu_975_p2 = (10'd27 * mul_ln45_1_fu_975_p1);

assign mul_ln45_fu_892_p0 = mul_ln45_fu_892_p00;

assign mul_ln45_fu_892_p00 = ap_phi_mux_oc_0_phi_fu_796_p4;

assign mul_ln45_fu_892_p2 = (mul_ln45_fu_892_p0 * $signed('h1B));

assign or_ln28_fu_1041_p2 = (icmp_ln28_reg_3265 | and_ln59_fu_1001_p2);

assign or_ln42_10_fu_1830_p2 = (sub_ln42_7_reg_3486 | 13'd2);

assign or_ln42_11_fu_1842_p2 = (sub_ln42_8_reg_3582 | 13'd2);

assign or_ln42_1_fu_1692_p2 = (sext_ln42_1_fu_1680_p1 | 32'd1);

assign or_ln42_2_fu_1698_p2 = (sext_ln42_2_fu_1683_p1 | 32'd1);

assign or_ln42_3_fu_1704_p2 = (sub_ln42_reg_3311 | 13'd2);

assign or_ln42_4_fu_1709_p2 = (sub_ln42_4_reg_3470 | 13'd2);

assign or_ln42_5_fu_1714_p2 = (sub_ln42_5_reg_3566 | 13'd2);

assign or_ln42_6_fu_1773_p2 = (sext_ln42_3_fu_1770_p1 | 32'd1);

assign or_ln42_7_fu_1779_p2 = (sub_ln42_6_reg_3352 | 13'd2);

assign or_ln42_8_fu_1797_p2 = (sext_ln42_4_fu_1784_p1 | 32'd1);

assign or_ln42_9_fu_1810_p2 = (sext_ln42_6_fu_1787_p1 | 32'd1);

assign or_ln42_fu_1686_p2 = (sext_ln42_fu_1677_p1 | 32'd1);

assign p_cast109_fu_880_p1 = $signed(output_V);

assign p_cast_fu_884_p1 = $signed(input_V);

assign select_ln28_10_fu_2824_p3 = ((and_ln59_reg_3327_pp0_iter1_reg[0:0] === 1'b1) ? add_ln59_27_fu_2818_p2 : select_ln59_14_fu_2810_p3);

assign select_ln28_11_fu_2660_p3 = ((and_ln59_reg_3327[0:0] === 1'b1) ? add_ln42_9_reg_3341 : select_ln59_reg_3286);

assign select_ln28_12_fu_2674_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? 10'd1 : add_ln28_fu_2668_p2);

assign select_ln28_1_fu_1054_p3 = ((and_ln59_fu_1001_p2[0:0] === 1'b1) ? sub_ln42_6_fu_1035_p2 : select_ln59_5_fu_989_p3);

assign select_ln28_2_fu_1330_p3 = ((and_ln59_reg_3327[0:0] === 1'b1) ? sub_ln42_7_fu_1324_p2 : select_ln59_6_fu_1288_p3);

assign select_ln28_3_fu_1571_p3 = ((and_ln59_reg_3327[0:0] === 1'b1) ? sub_ln42_8_fu_1565_p2 : select_ln59_7_fu_1536_p3);

assign select_ln28_4_fu_1790_p3 = ((and_ln59_reg_3327[0:0] === 1'b1) ? or_ln42_6_fu_1773_p2 : select_ln59_8_fu_1728_p3);

assign select_ln28_5_fu_1803_p3 = ((and_ln59_reg_3327[0:0] === 1'b1) ? or_ln42_8_fu_1797_p2 : select_ln59_9_fu_1735_p3);

assign select_ln28_6_fu_1816_p3 = ((and_ln59_reg_3327[0:0] === 1'b1) ? or_ln42_9_fu_1810_p2 : select_ln59_10_fu_1742_p3);

assign select_ln28_7_fu_1823_p3 = ((and_ln59_reg_3327[0:0] === 1'b1) ? or_ln42_7_fu_1779_p2 : select_ln59_11_fu_1749_p3);

assign select_ln28_8_fu_1835_p3 = ((and_ln59_reg_3327[0:0] === 1'b1) ? or_ln42_10_fu_1830_p2 : select_ln59_12_fu_1756_p3);

assign select_ln28_9_fu_1847_p3 = ((and_ln59_reg_3327[0:0] === 1'b1) ? or_ln42_11_fu_1842_p2 : select_ln59_13_fu_1763_p3);

assign select_ln28_fu_1046_p3 = ((or_ln28_fu_1041_p2[0:0] === 1'b1) ? 5'd0 : j_0_reg_828);

assign select_ln53_fu_3090_p3 = ((tmp_2_reg_4569[0:0] === 1'b1) ? 8'd0 : tmp_1_reg_4574);

assign select_ln59_10_fu_1742_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? 32'd193 : or_ln42_2_fu_1698_p2);

assign select_ln59_11_fu_1749_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? 13'd2 : or_ln42_3_fu_1704_p2);

assign select_ln59_12_fu_1756_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? 13'd98 : or_ln42_4_fu_1709_p2);

assign select_ln59_13_fu_1763_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? 13'd194 : or_ln42_5_fu_1714_p2);

assign select_ln59_14_fu_2810_p3 = ((icmp_ln28_reg_3265_pp0_iter1_reg[0:0] === 1'b1) ? mul_ln59_1_reg_4324 : add_ln59_reg_4314);

assign select_ln59_1_fu_2641_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? add_ln27_1_reg_3294 : oc_0_reg_792);

assign select_ln59_2_fu_2797_p3 = ((icmp_ln28_reg_3265_pp0_iter1_reg[0:0] === 1'b1) ? mul_ln59_1_reg_4324 : mul_ln59_reg_4273);

assign select_ln59_3_fu_1092_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? trunc_ln59_reg_3317 : trunc_ln59_1_fu_1089_p1);

assign select_ln59_4_fu_1106_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? trunc_ln59_2_reg_3322 : trunc_ln59_3_fu_1103_p1);

assign select_ln59_5_fu_989_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? 13'd0 : sub_ln42_fu_966_p2);

assign select_ln59_6_fu_1288_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? 13'd96 : sub_ln42_4_fu_1273_p2);

assign select_ln59_7_fu_1536_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? 13'd192 : sub_ln42_5_fu_1521_p2);

assign select_ln59_8_fu_1728_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? 32'd1 : or_ln42_fu_1686_p2);

assign select_ln59_9_fu_1735_p3 = ((icmp_ln28_reg_3265[0:0] === 1'b1) ? 32'd97 : or_ln42_1_fu_1692_p2);

assign select_ln59_fu_916_p3 = ((icmp_ln28_fu_910_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_i_0_phi_fu_820_p4);

assign sext_ln180_fu_2856_p1 = $signed(add_ln180_fu_2851_p2);

assign sext_ln215_10_fu_1983_p1 = $signed(add_ln215_10_fu_1978_p2);

assign sext_ln215_11_fu_2001_p1 = $signed(add_ln215_11_fu_1996_p2);

assign sext_ln215_12_fu_2019_p1 = $signed(add_ln215_12_fu_2014_p2);

assign sext_ln215_13_fu_2037_p1 = $signed(add_ln215_13_fu_2032_p2);

assign sext_ln215_14_fu_2055_p1 = $signed(add_ln215_14_fu_2050_p2);

assign sext_ln215_15_fu_2073_p1 = $signed(add_ln215_15_fu_2068_p2);

assign sext_ln215_16_fu_2091_p1 = $signed(add_ln215_16_fu_2086_p2);

assign sext_ln215_17_fu_2109_p1 = $signed(add_ln215_17_fu_2104_p2);

assign sext_ln215_18_fu_2138_p1 = $signed(add_ln215_18_fu_2133_p2);

assign sext_ln215_19_fu_2167_p1 = $signed(add_ln215_19_fu_2162_p2);

assign sext_ln215_1_fu_1206_p1 = $signed(add_ln215_1_fu_1201_p2);

assign sext_ln215_20_fu_2196_p1 = $signed(add_ln215_20_fu_2191_p2);

assign sext_ln215_21_fu_2225_p1 = $signed(add_ln215_21_fu_2220_p2);

assign sext_ln215_22_fu_2254_p1 = $signed(add_ln215_22_fu_2249_p2);

assign sext_ln215_23_fu_2283_p1 = $signed(add_ln215_23_fu_2278_p2);

assign sext_ln215_24_fu_2312_p1 = $signed(add_ln215_24_fu_2307_p2);

assign sext_ln215_25_fu_2341_p1 = $signed(add_ln215_25_fu_2336_p2);

assign sext_ln215_26_fu_2370_p1 = $signed(add_ln215_26_fu_2365_p2);

assign sext_ln215_2_fu_1358_p1 = $signed(add_ln215_2_fu_1353_p2);

assign sext_ln215_3_fu_1394_p1 = $signed(add_ln215_3_fu_1389_p2);

assign sext_ln215_4_fu_1462_p1 = $signed(add_ln215_4_fu_1457_p2);

assign sext_ln215_5_fu_1489_p1 = $signed(add_ln215_5_fu_1484_p2);

assign sext_ln215_6_fu_1614_p1 = $signed(add_ln215_6_fu_1609_p2);

assign sext_ln215_7_fu_1636_p1 = $signed(add_ln215_7_fu_1631_p2);

assign sext_ln215_8_fu_1658_p1 = $signed(add_ln215_8_fu_1653_p2);

assign sext_ln215_9_fu_1965_p1 = $signed(add_ln215_9_fu_1960_p2);

assign sext_ln215_fu_1139_p1 = $signed(add_ln215_fu_1134_p2);

assign sext_ln28_1_fu_1930_p1 = $signed(select_ln28_7_reg_3651);

assign sext_ln28_2_fu_1933_p1 = $signed(select_ln28_8_reg_3656);

assign sext_ln28_3_fu_1936_p1 = $signed(select_ln28_9_reg_3661);

assign sext_ln28_fu_2831_p1 = $signed(select_ln28_10_fu_2824_p3);

assign sext_ln42_10_fu_1951_p1 = sub_ln42_2_reg_3434;

assign sext_ln42_11_fu_1857_p1 = sub_ln42_2_reg_3434;

assign sext_ln42_12_fu_1185_p1 = sub_ln42_2_reg_3434;

assign sext_ln42_13_fu_1193_p1 = $signed(add_ln42_2_fu_1188_p2);

assign sext_ln42_14_fu_1954_p1 = sub_ln42_3_reg_3463;

assign sext_ln42_15_fu_1860_p1 = sub_ln42_3_reg_3463;

assign sext_ln42_16_fu_1337_p1 = sub_ln42_3_reg_3463;

assign sext_ln42_17_fu_1345_p1 = $signed(add_ln42_4_fu_1340_p2);

assign sext_ln42_18_fu_1381_p1 = $signed(add_ln42_6_fu_1377_p2);

assign sext_ln42_19_fu_1449_p1 = $signed(add_ln42_7_fu_1445_p2);

assign sext_ln42_1_fu_1680_p1 = sub_ln42_4_reg_3470;

assign sext_ln42_20_fu_1476_p1 = $signed(add_ln42_8_fu_1472_p2);

assign sext_ln42_21_fu_1602_p1 = $signed(add_ln42_10_reg_3588);

assign sext_ln42_22_fu_1624_p1 = $signed(add_ln42_11_reg_3593);

assign sext_ln42_23_fu_1646_p1 = $signed(add_ln42_12_reg_3598);

assign sext_ln42_24_fu_2125_p1 = $signed(add_ln42_22_fu_2119_p2);

assign sext_ln42_25_fu_2154_p1 = $signed(add_ln42_23_fu_2148_p2);

assign sext_ln42_26_fu_2183_p1 = $signed(add_ln42_24_fu_2177_p2);

assign sext_ln42_27_fu_2212_p1 = $signed(add_ln42_25_fu_2206_p2);

assign sext_ln42_28_fu_2241_p1 = $signed(add_ln42_26_fu_2235_p2);

assign sext_ln42_29_fu_2270_p1 = $signed(add_ln42_27_fu_2264_p2);

assign sext_ln42_2_fu_1683_p1 = sub_ln42_5_reg_3566;

assign sext_ln42_30_fu_2299_p1 = $signed(add_ln42_28_fu_2293_p2);

assign sext_ln42_31_fu_2328_p1 = $signed(add_ln42_29_fu_2322_p2);

assign sext_ln42_32_fu_2357_p1 = $signed(add_ln42_30_fu_2351_p2);

assign sext_ln42_3_fu_1770_p1 = sub_ln42_6_reg_3352;

assign sext_ln42_4_fu_1784_p1 = sub_ln42_7_reg_3486;

assign sext_ln42_5_fu_1939_p1 = sub_ln42_1_reg_3371;

assign sext_ln42_6_fu_1787_p1 = sub_ln42_8_reg_3582;

assign sext_ln42_7_fu_1854_p1 = sub_ln42_1_reg_3371;

assign sext_ln42_8_fu_1118_p1 = sub_ln42_1_reg_3371;

assign sext_ln42_9_fu_1126_p1 = $signed(add_ln42_fu_1121_p2);

assign sext_ln42_fu_1677_p1 = sub_ln42_reg_3311;

assign sext_ln47_10_fu_2905_p1 = add_ln47_9_reg_4432;

assign sext_ln47_11_fu_2929_p1 = $signed(add_ln47_10_reg_4462);

assign sext_ln47_12_fu_2991_p1 = add_ln47_11_reg_4482;

assign sext_ln47_13_fu_3034_p1 = $signed(add_ln47_12_reg_4548);

assign sext_ln47_15_fu_2782_p1 = add_ln47_14_reg_4309;

assign sext_ln47_16_fu_2560_p1 = add_ln47_15_reg_4008;

assign sext_ln47_17_fu_2563_p1 = add_ln47_16_reg_4057;

assign sext_ln47_18_fu_2785_p1 = $signed(add_ln47_17_reg_4092);

assign sext_ln47_19_fu_3037_p1 = add_ln47_18_reg_4355;

assign sext_ln47_21_fu_3009_p1 = add_ln47_20_reg_4361;

assign sext_ln47_22_fu_3012_p1 = add_ln47_21_reg_4197;

assign sext_ln47_23_fu_3015_p1 = add_ln47_22_reg_4553;

assign sext_ln47_24_fu_3024_p1 = $signed(add_ln47_23_fu_3018_p2);

assign sext_ln47_25_fu_3040_p1 = add_ln47_24_reg_4563;

assign sext_ln47_26_fu_3053_p1 = $signed(add_ln47_25_fu_3047_p2);

assign sext_ln47_2_fu_2975_p1 = add_ln47_1_reg_4543;

assign sext_ln47_3_fu_2951_p1 = add_ln47_2_reg_4477;

assign sext_ln47_4_fu_2954_p1 = add_ln47_3_reg_4503;

assign sext_ln47_5_fu_2978_p1 = $signed(add_ln47_4_reg_4523);

assign sext_ln47_6_fu_2987_p1 = add_ln47_5_fu_2981_p2;

assign sext_ln47_8_fu_2926_p1 = add_ln47_7_reg_4457;

assign sext_ln47_9_fu_2902_p1 = add_ln47_8_reg_4412;

assign sext_ln59_29_fu_2815_p1 = $signed(sub_ln59_1_reg_4335);

assign sext_ln59_fu_2734_p1 = $signed(sub_ln59_reg_3527);

assign shl_ln1_fu_954_p3 = {{i_0_reg_816}, {7'd0}};

assign shl_ln42_1_fu_1066_p3 = {{select_ln28_fu_1046_p3}, {2'd0}};

assign shl_ln42_2_fu_1158_p3 = {{j_fu_1149_p2}, {2'd0}};

assign shl_ln42_3_fu_1225_p3 = {{add_ln42_3_fu_1216_p2}, {2'd0}};

assign shl_ln42_4_dup_fu_1011_p3 = {{add_ln42_9_fu_1006_p2}, {7'd0}};

assign shl_ln42_4_fu_1249_p3 = {{i_fu_1243_p2}, {7'd0}};

assign shl_ln42_4_mid1_fu_1300_p3 = {{add_ln42_31_fu_1295_p2}, {7'd0}};

assign shl_ln42_5_dup_fu_1023_p3 = {{add_ln42_9_fu_1006_p2}, {5'd0}};

assign shl_ln42_5_fu_1261_p3 = {{i_fu_1243_p2}, {5'd0}};

assign shl_ln42_5_mid1_fu_1312_p3 = {{add_ln42_31_fu_1295_p2}, {5'd0}};

assign shl_ln42_6_fu_1499_p3 = {{add_ln42_5_reg_3532}, {7'd0}};

assign shl_ln42_6_mid1_fu_1543_p3 = {{add_ln42_32_reg_3548}, {7'd0}};

assign shl_ln42_7_fu_1510_p3 = {{add_ln42_5_reg_3532}, {5'd0}};

assign shl_ln42_7_mid1_fu_1554_p3 = {{add_ln42_32_reg_3548}, {5'd0}};

assign shl_ln59_1_fu_1407_p3 = {{i_0_reg_816}, {1'd0}};

assign shl_ln59_1_mid1_fu_2753_p3 = {{add_ln42_9_reg_3341_pp0_iter1_reg}, {1'd0}};

assign shl_ln_fu_942_p3 = {{i_0_reg_816}, {5'd0}};

assign sub_ln42_1_fu_1078_p2 = (zext_ln42_9_fu_1074_p1 - zext_ln29_fu_1062_p1);

assign sub_ln42_2_fu_1170_p2 = (zext_ln42_12_fu_1166_p1 - zext_ln42_10_fu_1154_p1);

assign sub_ln42_3_fu_1237_p2 = (zext_ln42_15_fu_1233_p1 - zext_ln42_13_fu_1221_p1);

assign sub_ln42_4_fu_1273_p2 = (zext_ln42_1_fu_1257_p1 - zext_ln42_2_fu_1269_p1);

assign sub_ln42_5_fu_1521_p2 = (zext_ln42_3_fu_1506_p1 - zext_ln42_4_fu_1517_p1);

assign sub_ln42_6_fu_1035_p2 = (zext_ln42_5_fu_1019_p1 - zext_ln42_6_fu_1031_p1);

assign sub_ln42_7_fu_1324_p2 = (zext_ln42_7_fu_1308_p1 - zext_ln42_8_fu_1320_p1);

assign sub_ln42_8_fu_1565_p2 = (zext_ln42_11_fu_1550_p1 - zext_ln42_14_fu_1561_p1);

assign sub_ln42_fu_966_p2 = (zext_ln42_fu_962_p1 - zext_ln59_1_fu_950_p1);

assign sub_ln59_1_fu_2764_p2 = (zext_ln59_33_fu_2750_p1 - zext_ln59_34_fu_2760_p1);

assign sub_ln59_fu_1419_p2 = (zext_ln59_2_fu_1404_p1 - zext_ln59_3_fu_1415_p1);

assign trunc_ln47_1_fu_3057_p1 = add_ln47_28_fu_3043_p2[14:0];

assign trunc_ln47_fu_3005_p1 = add_ln47_27_fu_2994_p2[14:0];

assign trunc_ln59_1_fu_1089_p1 = mul_ln45_reg_3249[8:0];

assign trunc_ln59_2_fu_985_p1 = mul_ln45_1_fu_975_p2[7:0];

assign trunc_ln59_3_fu_1103_p1 = mul_ln45_reg_3249[7:0];

assign trunc_ln59_fu_981_p1 = mul_ln45_1_fu_975_p2[8:0];

assign xor_ln59_fu_996_p2 = (icmp_ln28_reg_3265 ^ 1'd1);

assign zext_ln215_10_fu_1975_p1 = add_ln42_14_reg_3676;

assign zext_ln215_11_fu_1993_p1 = add_ln42_15_reg_3681;

assign zext_ln215_12_fu_2011_p1 = add_ln42_16_reg_3686;

assign zext_ln215_13_fu_2029_p1 = add_ln42_17_reg_3691;

assign zext_ln215_14_fu_2047_p1 = add_ln42_18_reg_3696;

assign zext_ln215_15_fu_2065_p1 = add_ln42_19_reg_3701;

assign zext_ln215_16_fu_2083_p1 = add_ln42_20_reg_3706;

assign zext_ln215_17_fu_2101_p1 = add_ln42_21_reg_3711;

assign zext_ln215_18_fu_2129_p1 = $unsigned(sext_ln42_24_fu_2125_p1);

assign zext_ln215_19_fu_2158_p1 = $unsigned(sext_ln42_25_fu_2154_p1);

assign zext_ln215_1_fu_1197_p1 = $unsigned(sext_ln42_13_fu_1193_p1);

assign zext_ln215_20_fu_2187_p1 = $unsigned(sext_ln42_26_fu_2183_p1);

assign zext_ln215_21_fu_2216_p1 = $unsigned(sext_ln42_27_fu_2212_p1);

assign zext_ln215_22_fu_2245_p1 = $unsigned(sext_ln42_28_fu_2241_p1);

assign zext_ln215_23_fu_2274_p1 = $unsigned(sext_ln42_29_fu_2270_p1);

assign zext_ln215_24_fu_2303_p1 = $unsigned(sext_ln42_30_fu_2299_p1);

assign zext_ln215_25_fu_2332_p1 = $unsigned(sext_ln42_31_fu_2328_p1);

assign zext_ln215_26_fu_2361_p1 = $unsigned(sext_ln42_32_fu_2357_p1);

assign zext_ln215_2_fu_1349_p1 = $unsigned(sext_ln42_17_fu_1345_p1);

assign zext_ln215_3_fu_1385_p1 = $unsigned(sext_ln42_18_fu_1381_p1);

assign zext_ln215_4_fu_1453_p1 = $unsigned(sext_ln42_19_fu_1449_p1);

assign zext_ln215_5_fu_1480_p1 = $unsigned(sext_ln42_20_fu_1476_p1);

assign zext_ln215_6_fu_1605_p1 = $unsigned(sext_ln42_21_fu_1602_p1);

assign zext_ln215_7_fu_1627_p1 = $unsigned(sext_ln42_22_fu_1624_p1);

assign zext_ln215_8_fu_1649_p1 = $unsigned(sext_ln42_23_fu_1646_p1);

assign zext_ln215_9_fu_1957_p1 = add_ln42_13_reg_3671;

assign zext_ln215_fu_1130_p1 = $unsigned(sext_ln42_9_fu_1126_p1);

assign zext_ln28_fu_2835_p1 = $unsigned(sext_ln28_fu_2831_p1);

assign zext_ln29_fu_1062_p1 = select_ln28_fu_1046_p3;

assign zext_ln42_10_fu_1154_p1 = j_fu_1149_p2;

assign zext_ln42_11_fu_1550_p1 = shl_ln42_6_mid1_fu_1543_p3;

assign zext_ln42_12_fu_1166_p1 = shl_ln42_2_fu_1158_p3;

assign zext_ln42_13_fu_1221_p1 = add_ln42_3_fu_1216_p2;

assign zext_ln42_14_fu_1561_p1 = shl_ln42_7_mid1_fu_1554_p3;

assign zext_ln42_15_fu_1233_p1 = shl_ln42_3_fu_1225_p3;

assign zext_ln42_1_fu_1257_p1 = shl_ln42_4_fu_1249_p3;

assign zext_ln42_2_fu_1269_p1 = shl_ln42_5_fu_1261_p3;

assign zext_ln42_3_fu_1506_p1 = shl_ln42_6_fu_1499_p3;

assign zext_ln42_4_fu_1517_p1 = shl_ln42_7_fu_1510_p3;

assign zext_ln42_5_fu_1019_p1 = shl_ln42_4_dup_fu_1011_p3;

assign zext_ln42_6_fu_1031_p1 = shl_ln42_5_dup_fu_1023_p3;

assign zext_ln42_7_fu_1308_p1 = shl_ln42_4_mid1_fu_1300_p3;

assign zext_ln42_8_fu_1320_p1 = shl_ln42_5_mid1_fu_1312_p3;

assign zext_ln42_9_fu_1074_p1 = shl_ln42_1_fu_1066_p3;

assign zext_ln42_fu_962_p1 = shl_ln1_fu_954_p3;

assign zext_ln59_10_fu_1368_p1 = add_ln59_4_reg_3481;

assign zext_ln59_11_fu_1431_p1 = add_ln59_5_reg_3516;

assign zext_ln59_12_fu_1527_p1 = add_ln59_6_reg_3543;

assign zext_ln59_13_fu_2651_p1 = add_ln59_7_reg_4182;

assign zext_ln59_14_fu_1593_p1 = add_ln59_8_reg_3577;

assign zext_ln59_15_fu_1668_p1 = add_ln59_9_reg_3608;

assign zext_ln59_16_fu_1719_p1 = add_ln59_10_reg_3636;

assign zext_ln59_17_fu_1921_p1 = add_ln59_11_reg_3646;

assign zext_ln59_18_fu_2380_p1 = add_ln59_12_reg_3721;

assign zext_ln59_19_fu_2393_p1 = add_ln59_13_reg_3849;

assign zext_ln59_1_fu_950_p1 = shl_ln_fu_942_p3;

assign zext_ln59_20_fu_2409_p1 = add_ln59_14_reg_3869;

assign zext_ln59_21_fu_2695_p1 = add_ln59_15_reg_4218;

assign zext_ln59_22_fu_2431_p1 = add_ln59_16_reg_3889;

assign zext_ln59_23_fu_2453_p1 = add_ln59_17_reg_3909;

assign zext_ln59_24_fu_2465_p1 = add_ln59_18_reg_3939;

assign zext_ln59_25_fu_2483_p1 = add_ln59_19_reg_3964;

assign zext_ln59_26_fu_2504_p1 = add_ln59_20_reg_3993;

assign zext_ln59_27_fu_2526_p1 = add_ln59_21_reg_4022;

assign zext_ln59_28_fu_2548_p1 = add_ln59_22_reg_4042;

assign zext_ln59_29_fu_2576_p1 = add_ln59_23_reg_4077;

assign zext_ln59_2_fu_1404_p1 = shl_ln_reg_3306;

assign zext_ln59_30_fu_2598_p1 = add_ln59_24_reg_4102;

assign zext_ln59_31_fu_2724_p1 = add_ln59_25_reg_4258;

assign zext_ln59_32_fu_2619_p1 = add_ln59_26_reg_4132;

assign zext_ln59_33_fu_2750_p1 = shl_ln42_5_dup_reg_3347_pp0_iter1_reg;

assign zext_ln59_34_fu_2760_p1 = shl_ln59_1_mid1_fu_2753_p3;

assign zext_ln59_3_fu_1415_p1 = shl_ln59_1_fu_1407_p3;

assign zext_ln59_5_fu_2710_p1 = select_ln59_1_reg_4202;

assign zext_ln59_6_fu_1098_p1 = select_ln59_3_fu_1092_p3;

assign zext_ln59_7_fu_1176_p1 = add_ln59_1_reg_3412;

assign zext_ln59_8_fu_2632_p1 = add_ln59_2_reg_4152;

assign zext_ln59_9_fu_1279_p1 = add_ln59_3_reg_3446;

always @ (posedge ap_clk) begin
    shl_ln_reg_3306[4:0] <= 5'b00000;
    sub_ln42_reg_3311[4:0] <= 5'b00000;
    shl_ln42_5_dup_reg_3347[4:0] <= 5'b00000;
    shl_ln42_5_dup_reg_3347_pp0_iter1_reg[4:0] <= 5'b00000;
    sub_ln42_6_reg_3352[4:0] <= 5'b00000;
    select_ln28_1_reg_3364[4:0] <= 5'b00000;
    sub_ln42_4_reg_3470[4:0] <= 5'b00000;
    sub_ln42_7_reg_3486[4:0] <= 5'b00000;
    select_ln28_2_reg_3492[4:0] <= 5'b00000;
    sub_ln59_reg_3527[0] <= 1'b0;
    sub_ln42_5_reg_3566[4:0] <= 5'b00000;
    sub_ln42_8_reg_3582[4:0] <= 5'b00000;
    select_ln28_7_reg_3651[4:0] <= 5'b00010;
    select_ln28_8_reg_3656[4:0] <= 5'b00010;
    select_ln28_9_reg_3661[4:0] <= 5'b00010;
    sub_ln59_1_reg_4335[0] <= 1'b0;
end

endmodule //cnn_accel
