(footprint "Patch_Reflector_10_pct" (version 20201116) (generator pcbnew) (layer "F.Cu")
  (tedit 5FDE88B4)
  (attr through_hole)
  (fp_text reference "REF**" (at 0 -0.5 unlocked) (layer "F.SilkS") hide
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 0c020e69-3dd4-4996-8c84-04d7a60111fa)
  )
  (fp_text value "Patch_Reflector_10_pct" (at -0.146 8.008 unlocked) (layer "F.Fab") hide
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 65222ce9-101a-46cc-90d2-6f4bac642bc7)
  )
  (fp_text user "Designed for 4 layer JLCPCB 1.2mm overall thickness 7628 dielectric with ground plane in layer 3, reflector in layer 4" (at 12.55 -16.17 unlocked) (layer "Cmts.User")
    (effects (font (size 1 1) (thickness 0.15)) (justify left))
    (tstamp 13524e4a-5a34-43b5-bc04-853063af48b4)
  )
  (fp_text user "Inset = 3.7mm for impedance of 100 ohm" (at 29.19 -13.82 unlocked) (layer "Cmts.User")
    (effects (font (size 1 1) (thickness 0.15)))
    (tstamp 4790a093-c147-445b-b3af-1fee68b10121)
  )
  (fp_poly (pts (xy -9.9 -6.875)
    (xy 9.9 -6.875)
    (xy 9.9 6.875)
    (xy -9.9 6.875)) (layer "F.Cu") (width 0.1) (fill solid) (tstamp a950e05f-76d1-4b95-b7f7-7946df0ea502))
)
