---
# You don't need to edit this file, it's empty on purpose.
# Edit theme's home layout instead if you wanna make some changes
# See: https://jekyllrb.com/docs/themes/#overriding-theme-defaults
layout: page
category: "notes"
course: "PUE 3141"
year: "2022"
---

 ## Course Schedlue

| Week | Content                                                                     | Tasks     |
|------|-----------------------------------------------------------------------------|-----------|
| 1    | Overview of digital logic design methodology                                |           |
| 2    | Hardware Description Languages (HDL): VHDL                                  |           |
| 3    | Synthesis                                                                   |           |
| 4    | Design and synthesis of data path controllers and floating point processors |           |
| 5    | Programmable Logic and storage devices                                      |           |
| 6    | Post-synthesis designs, simulation and testing of processors                |           |
