###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         1811   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =         1120   # Number of read row buffer hits
num_read_cmds                  =         1811   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          693   # Number of ACT commands
num_pre_cmds                   =          693   # Number of PRE commands
num_ondemand_pres              =           49   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      1230117   # Cyles of rank active rank.0
rank_active_cycles.1           =       421803   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      8769883   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      9578197   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1378   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           86   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           27   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            5   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            4   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            1   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            2   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          304   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =          376   # Read request latency (cycles)
read_latency[40-59]            =          738   # Read request latency (cycles)
read_latency[60-79]            =          189   # Read request latency (cycles)
read_latency[80-99]            =           87   # Read request latency (cycles)
read_latency[100-119]          =           65   # Read request latency (cycles)
read_latency[120-139]          =           51   # Read request latency (cycles)
read_latency[140-159]          =           36   # Read request latency (cycles)
read_latency[160-179]          =           34   # Read request latency (cycles)
read_latency[180-199]          =           15   # Read request latency (cycles)
read_latency[200-]             =          220   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.30195e+06   # Read energy
act_energy                     =  1.89605e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.20954e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.59753e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  7.67593e+08   # Active standby energy rank.0
act_stb_energy.1               =  2.63205e+08   # Active standby energy rank.1
average_read_latency           =      101.881   # Average read request latency (cycles)
average_interarrival           =      5516.97   # Average request interarrival latency (cycles)
total_energy                   =  1.05517e+10   # Total energy (pJ)
average_power                  =      1055.17   # Average power (mW)
average_bandwidth              =    0.0154539   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2430   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =         1761   # Number of read row buffer hits
num_read_cmds                  =         2430   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          672   # Number of ACT commands
num_pre_cmds                   =          672   # Number of PRE commands
num_ondemand_pres              =           23   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =       969364   # Cyles of rank active rank.0
rank_active_cycles.1           =       604041   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      9030636   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      9395959   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2104   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           35   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            1   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =          281   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =          324   # Read request latency (cycles)
read_latency[40-59]            =          707   # Read request latency (cycles)
read_latency[60-79]            =          206   # Read request latency (cycles)
read_latency[80-99]            =          126   # Read request latency (cycles)
read_latency[100-119]          =           89   # Read request latency (cycles)
read_latency[120-139]          =           66   # Read request latency (cycles)
read_latency[140-159]          =           31   # Read request latency (cycles)
read_latency[160-179]          =           60   # Read request latency (cycles)
read_latency[180-199]          =           52   # Read request latency (cycles)
read_latency[200-]             =          769   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  9.79776e+06   # Read energy
act_energy                     =  1.83859e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.33471e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.51006e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  6.04883e+08   # Active standby energy rank.0
act_stb_energy.1               =  3.76922e+08   # Active standby energy rank.1
average_read_latency           =      174.329   # Average read request latency (cycles)
average_interarrival           =      4111.62   # Average request interarrival latency (cycles)
total_energy                   =  1.05429e+10   # Total energy (pJ)
average_power                  =      1054.29   # Average power (mW)
average_bandwidth              =     0.020736   # Average bandwidth
