$date
	Thu May 15 01:00:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_parity $end
$var wire 1 ! parity $end
$var wire 1 " error $end
$var reg 4 # data [3:0] $end
$scope module chk $end
$var wire 4 $ data [3:0] $end
$var wire 1 ! parity $end
$var wire 1 " error $end
$upscope $end
$scope module gen $end
$var wire 4 % data [3:0] $end
$var wire 1 ! parity $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
0!
$end
#10
0"
1!
b10 #
b10 $
b10 %
#20
0"
0!
b1010 #
b1010 $
b1010 %
#30
0"
1!
b111 #
b111 $
b111 %
#40
