open tile manycor system chip stefan wallentowitz philipp wagner michael tempelmei thoma wild andrea herkersdorf institut integr system nchen arcisstr nchen april abstract manycor system chip includ increas amount process ing element topic improv ment hardwar softwar conduct system simul prototyp requir varieti compon time consum open tile manycor system chip optimsoc aim build environ project prototyp platform paper describ project goal aspect optimsoc summar current status idea motiv project goal multicor system chip domin industri high perform power effici process platform increas amount process element tile organ popular orga nize element platform platform base network chip regular organ mesh process element memori devic connect interconnect tile allow platform creation replic basic tile larger platform exampl tile platform processor singl chip cloud comput aspect platform current focus exampl system design aspect communic comput coupl herenc consist issu program futur massiv parallel plat form improv futur manycor system chip form system simul approach varieti tool exist nev ertheless prototyp hardwar architect reli platform dagstuhl seminar multicor enabl embed cyber physic sys tem organ andrea herkersdorf michael hinchey michael paulitsch prototyp idea build platform scratch time consum complet speak common platform establish optimsoc fill gap provid environ augment prototyp respect field goal optimsoc summar build foundat librari hardwar element shape varieti tile manycor platform support target platform rang simul fpga base emul provid requir infrastructur compos build platform includ program environ runtim system enabl debug trace base debug techniqu common middlewar layer goal paper will current status optimsoc project current develop project project project open contribut aim provid path requir licens tool basic hardwar element central element optimsoc basic network chip implement develop basic noc packet switch wormhol forward buffer implement support virtual channel avoid mes sage depend deadlock variat support prioriti multicast buffer forward lisnoc network chip under structur platform mesh topolog common deploy tile manycor system chip topolog ring hierarch structur easili plement lisnoc hardwar element librari communic foundat process element element optimsoc basic process element timsoc openrisc despit current infrastructur built processor core altern will futur exampl sparc peripher element tile memori interconnect librari addit element depend target platform describ crucial element current bridg munic comput network adapt network interfac central element network adapt openrisc memori networkadapt core core distribut memori cach address translat load store core core partit global dress space cach directori coher control lsu core core share memori figur tile implement altern handl memori transfer tile memori provid hardwar send messag tile processor communic extern data stream servic provid network adapt implement depend system tile organ optimsoc aim cover three central ganiz style sketch figur choic organ correl choic program model moment focus distribut memori organ messag pass program distribut memori figur vari amount processor core connect local share memori restrict memori size partit global address space variant figur prototyp platform network adapt employ mpu load store unit lsu translat memori access address global memori partit separ chunk assign tile final current work platform variant global share memori tile figur platform local share memori address space coher write snoop polici futur system plan augment level write directori base cach coher target platform current releas cover basic number target platform develop prototyp manycor system chip describ basic way implement optimsoc instanc current cover main case rtl simul eda tool basic entri point hardwar design point view develop hardwar element timsoc step essenti tool commerci second variant veril prefer case veril simul variant rtl simul toolchain wiki veril compil rtl code code simul modul easili generat veril main advantag veril rtl simul cost eda tool complet open sourc allow softwar develop develop code prototyp hardwar necess commerci sim ulat tool xilinx univers program board fpga board academ institut employ mid rang virtex fpga multipl current ddr memori uart lcd display optimsoc ztex board small outlin board includ spartan fpga memori cypress usb interfac chip board ili standalon mode usb cabl small variant requir cost synthesi licens xilinx webpack board power debug infrastruc ture describ softwar develop chipit emul platform emul platform base multipl fpgas allow prototyp larger system futur optimsoc will includ setup larg system ulat platform releat infrastructur target platform describ cours start point aim support target futur basic oper target support work simpl includ optimsoc platform generat tool introduc optimsoc platform propos specif setup dimens organ system intend basic set element infrastructur allow user generat variant configur varieti target easili present envis tool flow element tile organ target platform describ librari element platform generat tool base element separ platform generat step envis platform descript map platform describ base generic layout pattern defin interconnect structur organ tile system tile intern organ descript augment basic paramet processor implemen tation output optimsoc configur univ optimsoc configur map optimsoc configur describ manual design output platform descript map map generat actual file element target respect build file script makefil detail discuss refer reader program runtim system present hardwar element target optimsoc cours softwar optimsoc involv question program runtim system employ basic under system fundament base optimsoc softwar baremet system baremet system involv driver ecut process hardwar involv stack heap man agement except handl essenti provid port newlib libc implement optimsoc base openrisc develop includ gcc compil lean runtim system base runtim system simpl runtim system implement central function need phistic system thread schedul virtual memori manag base simpl microkernel oper system port runtim system ele ment optimsoc optim sens cycl design goal readabl simpl system augment basic driver hardwar ele ment high level program api requir parallel program decid provid baselin implement multicor associ perfect cover problem embed system current work implement mcapi communic api basic messag pass librari inter process communic api handl communic network chip abstract employ network adapt pabil transport layer implement handl hardwar implement mtapi task manag api releas work distribut implement mtapi optimsoc special focus futur work will handl heterogen platform includ dedic hardwar acceler tile regular pro cess element comput intens task crypto signal process acceler comput tile memori tile comput tile comput tile lisnoc instruct trace instruct trace instruct trace memori trace host link stat link stat link stat link stat rdebug noc cross trigger debug control router usb interfac figur sampl system debug infrastructur blue debug diagnosi infrastructur optim system write softwar optimsoc tight integr system chip complic limit system servabl overcom problem debug diagnosi infrastructur integr optimsoc challeng tradit control base debug approach scale heterogen multi core platform clock domain resolv modular decen traliz trace base solut depict figur exemplari system system compon observ extend spe cific debug modul collect relev data form trace content trace definit relev data differ great data sourc cpu core instruct trace repres ing program flow collect router noc aggreg link usag statist memori data trace extract optimsoc trigger set reduc amount data collect trigger condit collect trace data start condit combin debug modul cross trigger collect data augment timestamp enabl tempor correl trace messag sourc independ bit wide buffer ring noc call debug noc extern interfac connect host depend target hardwar interfac transfer trace data chip current implement usb ztex board tcp optimsoc run modelsim simul host side generic librari liboptimsochost abstract transport layer high level interfac applic current user applic optimsoc cli basic graphic applic compress implement instruct trace project status roadmap young larg project optimsoc constant evolv direct time work integr document aspect cover paper special topic support clock domain appropri clock domain cross clock manag debug system compon prepar hous releas element spread second quarter focus futur work direct challeng share mem ori implement cach organ coher integr hardwar acceler option novel approach field debug diagnosi well runtim support system apart roadmap hope integr contribut evolv optimsoc unknown direct glad share work hope help research work feedback contribut refer wallentowitz lank zaib wild herkersdorf frame work open tile manycor system chip field programm logic applic fpl intern confer http fpl 