{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683292904775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683292905157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 07:21:34 2023 " "Processing started: Fri May 05 07:21:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683292905157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292905157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica05 -c practica05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica05 -c practica05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683292905169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683293006399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683293006399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-behavioral " "Found design unit 1: div_frec-behavioral" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/div_frec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086286 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/div_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-behavioral " "Found design unit 1: registro-behavioral" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/registro.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086307 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/registro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-behavioral " "Found design unit 1: divisor_datos-behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/divisor_datos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086368 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/divisor_datos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_5-Behavioral " "Found design unit 1: mux2_5-Behavioral" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux2_5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086378 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_5 " "Found entity 1: mux2_5" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux2_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086451 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-Behavioral " "Found design unit 1: mux5-Behavioral" {  } { { "mux5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086451 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/incrementador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086461 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/incrementador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1x2x1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1x2x1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1x2x1_3-Behavioral " "Found design unit 1: mux1x2x1_3-Behavioral" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086508 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1x2x1_3 " "Found entity 1: mux1x2x1_3" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica05.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica05 " "Found entity 1: practica05" {  } { { "practica05.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/practica05.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1x2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1x2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1x2x1-Behavioral " "Found design unit 1: mux1x2x1-Behavioral" {  } { { "mux1x2x1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086642 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1x2x1 " "Found entity 1: mux1x2x1" {  } { { "mux1x2x1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683293086642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293086642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica05 " "Elaborating entity \"practica05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683293087102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:contador " "Elaborating entity \"contador\" for hierarchy \"contador:contador\"" {  } { { "practica05.bdf" "contador" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/practica05.bdf" { { 16 224 408 144 "contador" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293087429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro contador:contador\|registro:inst6 " "Elaborating entity \"registro\" for hierarchy \"contador:contador\|registro:inst6\"" {  } { { "contador.bdf" "inst6" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/contador.bdf" { { 200 496 704 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293087460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec contador:contador\|div_frec:inst1 " "Elaborating entity \"div_frec\" for hierarchy \"contador:contador\|div_frec:inst1\"" {  } { { "contador.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/contador.bdf" { { 104 304 448 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293087562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1x2x1_3 contador:contador\|mux1x2x1_3:inst5 " "Elaborating entity \"mux1x2x1_3\" for hierarchy \"contador:contador\|mux1x2x1_3:inst5\"" {  } { { "contador.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/contador.bdf" { { 232 248 424 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293087583 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux1x2x1_3.vhd(18) " "VHDL Process Statement warning at mux1x2x1_3.vhd(18): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1_3.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683293087635 "|practica05|contador:inst|mux1x2x1_3:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux1x2x1_3.vhd(18) " "Inferred latch for \"salida\[0\]\" at mux1x2x1_3.vhd(18)" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1_3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293087635 "|practica05|contador:inst|mux1x2x1_3:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux1x2x1_3.vhd(18) " "Inferred latch for \"salida\[1\]\" at mux1x2x1_3.vhd(18)" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1_3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293087635 "|practica05|contador:inst|mux1x2x1_3:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux1x2x1_3.vhd(18) " "Inferred latch for \"salida\[2\]\" at mux1x2x1_3.vhd(18)" {  } { { "mux1x2x1_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1_3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293087635 "|practica05|contador:inst|mux1x2x1_3:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador contador:contador\|incrementador:inst " "Elaborating entity \"incrementador\" for hierarchy \"contador:contador\|incrementador:inst\"" {  } { { "contador.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/contador.bdf" { { 24 432 624 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293087647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_5 mux2_5:inst3 " "Elaborating entity \"mux2_5\" for hierarchy \"mux2_5:inst3\"" {  } { { "practica05.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/practica05.bdf" { { 16 1104 1240 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293087688 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux2_5.vhd(18) " "VHDL Process Statement warning at mux2_5.vhd(18): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux2_5.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683293087752 "|mux2_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O mux2_5.vhd(18) " "Inferred latch for \"O\" at mux2_5.vhd(18)" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux2_5.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293087752 "|mux2_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst7 " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst7\"" {  } { { "practica05.bdf" "inst7" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/practica05.bdf" { { 16 648 864 160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293087752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst1 " "Elaborating entity \"memory\" for hierarchy \"memory:inst1\"" {  } { { "practica05.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/practica05.bdf" { { 16 440 616 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293087842 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memory.vhd(37) " "VHDL Process Statement warning at memory.vhd(37): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/memory.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683293087894 "|practica05|memory:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1x2x1 mux1x2x1:inst " "Elaborating entity \"mux1x2x1\" for hierarchy \"mux1x2x1:inst\"" {  } { { "practica05.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/oac/practica05/practica05.bdf" { { 176 1440 1616 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293087914 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux1x2x1.vhd(18) " "VHDL Process Statement warning at mux1x2x1.vhd(18): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux1x2x1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683293087975 "|practica05|mux1x2x1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux1x2x1.vhd(18) " "Inferred latch for \"salida\[0\]\" at mux1x2x1.vhd(18)" {  } { { "mux1x2x1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293087975 "|practica05|mux1x2x1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux1x2x1.vhd(18) " "Inferred latch for \"salida\[1\]\" at mux1x2x1.vhd(18)" {  } { { "mux1x2x1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293087975 "|practica05|mux1x2x1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux1x2x1.vhd(18) " "Inferred latch for \"salida\[2\]\" at mux1x2x1.vhd(18)" {  } { { "mux1x2x1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293087975 "|practica05|mux1x2x1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] mux1x2x1.vhd(18) " "Inferred latch for \"salida\[3\]\" at mux1x2x1.vhd(18)" {  } { { "mux1x2x1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux1x2x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293087975 "|practica05|mux1x2x1:inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux2_5:inst3\|O " "Latch mux2_5:inst3\|O has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador:contador\|registro:inst6\|internal_value\[0\] " "Ports D and ENA on the latch are fed by the same signal contador:contador\|registro:inst6\|internal_value\[0\]" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/registro.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683293162528 ""}  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux2_5.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683293162528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2_5:inst3\|O " "LATCH primitive \"mux2_5:inst3\|O\" is permanently enabled" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica05/mux2_5.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683293162590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683293162807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683293181847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683293181847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683293183303 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683293183303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683293183303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683293183303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683293183418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 07:26:23 2023 " "Processing ended: Fri May 05 07:26:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683293183418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:49 " "Elapsed time: 00:04:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683293183418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683293183418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683293183418 ""}
