# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Oct 23 2022 18:16:09

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_0
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: rst_n
			6.1.2::Path details for port: trigger
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_tx
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: rst_n
			6.4.2::Path details for port: trigger
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_tx
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: clk_0  | Frequency: 144.17 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_0         clk_0          10000            3064        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
rst_n      clk         993          clk_0:R                
trigger    clk         2094         clk_0:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
usb_tx     clk         10830         clk_0:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
rst_n      clk         -234        clk_0:R                
trigger    clk         -1574       clk_0:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
usb_tx     clk         10446                 clk_0:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_0
***********************************
Clock: clk_0
Frequency: 144.17 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_19_LC_15_27_3/in3
Capture Clock    : btn_cond.M_ctr_q_19_LC_15_27_3/clk
Setup Constraint : 10000p
Path slack       : 3064p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_15_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_15_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_15_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_15_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_15_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
btn_cond.M_ctr_q_16_LC_15_27_0/carryin         LogicCell40_SEQ_MODE_1000      0              8940   3064  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/carryout        LogicCell40_SEQ_MODE_1000    126              9066   3064  RISE       2
btn_cond.M_ctr_q_17_LC_15_27_1/carryin         LogicCell40_SEQ_MODE_1000      0              9066   3064  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/carryout        LogicCell40_SEQ_MODE_1000    126              9192   3064  RISE       2
btn_cond.M_ctr_q_18_LC_15_27_2/carryin         LogicCell40_SEQ_MODE_1000      0              9192   3064  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/carryout        LogicCell40_SEQ_MODE_1000    126              9318   3064  RISE       1
I__477/I                                       InMux                          0              9318   3064  RISE       1
I__477/O                                       InMux                        259              9578   3064  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/in3             LogicCell40_SEQ_MODE_1000      0              9578   3064  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_19_LC_15_27_3/in3
Capture Clock    : btn_cond.M_ctr_q_19_LC_15_27_3/clk
Setup Constraint : 10000p
Path slack       : 3064p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_15_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_15_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_15_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_15_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_15_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
btn_cond.M_ctr_q_16_LC_15_27_0/carryin         LogicCell40_SEQ_MODE_1000      0              8940   3064  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/carryout        LogicCell40_SEQ_MODE_1000    126              9066   3064  RISE       2
btn_cond.M_ctr_q_17_LC_15_27_1/carryin         LogicCell40_SEQ_MODE_1000      0              9066   3064  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/carryout        LogicCell40_SEQ_MODE_1000    126              9192   3064  RISE       2
btn_cond.M_ctr_q_18_LC_15_27_2/carryin         LogicCell40_SEQ_MODE_1000      0              9192   3064  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/carryout        LogicCell40_SEQ_MODE_1000    126              9318   3064  RISE       1
I__477/I                                       InMux                          0              9318   3064  RISE       1
I__477/O                                       InMux                        259              9578   3064  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/in3             LogicCell40_SEQ_MODE_1000      0              9578   3064  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Setup Time        : 993


Data Path Delay                3508
+ Setup Time                    400
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  993

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  RISE  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__235/I                               Odrv12                     0      1207               RISE  1       
I__235/O                               Odrv12                     491    1698               RISE  1       
I__236/I                               Span12Mux_v                0      1698               RISE  1       
I__236/O                               Span12Mux_v                491    2189               RISE  1       
I__238/I                               Sp12to4                    0      2189               RISE  1       
I__238/O                               Sp12to4                    428    2617               RISE  1       
I__240/I                               Span4Mux_h                 0      2617               RISE  1       
I__240/O                               Span4Mux_h                 302    2918               RISE  1       
I__244/I                               LocalMux                   0      2918               RISE  1       
I__244/O                               LocalMux                   330    3248               RISE  1       
I__245/I                               InMux                      0      3248               RISE  1       
I__245/O                               InMux                      259    3508               RISE  1       
reset_cond.M_stage_q_3_LC_14_21_0/in1  LogicCell40_SEQ_MODE_1000  0      3508               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__606/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__606/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__607/I                                          GlobalMux                  0      2452               RISE  1       
I__607/O                                          GlobalMux                  154    2607               RISE  1       
I__611/I                                          ClkMux                     0      2607               RISE  1       
I__611/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.2::Path details for port: trigger   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : trigger
Clock Port        : clk
Clock Reference   : clk_0:R
Setup Time        : 2094


Data Path Delay                4539
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 2094

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
trigger                                  cu_top_0                   0      0                  RISE  1       
trigger_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
trigger_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
trigger_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
trigger_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__627/I                                 Odrv12                     0      1207               RISE  1       
I__627/O                                 Odrv12                     491    1698               RISE  1       
I__628/I                                 Span12Mux_v                0      1698               RISE  1       
I__628/O                                 Span12Mux_v                491    2189               RISE  1       
I__629/I                                 Span12Mux_v                0      2189               RISE  1       
I__629/O                                 Span12Mux_v                491    2680               RISE  1       
I__630/I                                 Span12Mux_h                0      2680               RISE  1       
I__630/O                                 Span12Mux_h                491    3171               RISE  1       
I__631/I                                 Sp12to4                    0      3171               RISE  1       
I__631/O                                 Sp12to4                    428    3599               RISE  1       
I__632/I                                 Span4Mux_v                 0      3599               RISE  1       
I__632/O                                 Span4Mux_v                 351    3949               RISE  1       
I__633/I                                 LocalMux                   0      3949               RISE  1       
I__633/O                                 LocalMux                   330    4279               RISE  1       
I__634/I                                 InMux                      0      4279               RISE  1       
I__634/O                                 InMux                      259    4539               RISE  1       
btn_cond.sync.M_pipe_q_0_LC_16_31_5/in0  LogicCell40_SEQ_MODE_1000  0      4539               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__606/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__606/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__607/I                                          GlobalMux                  0      2452               RISE  1       
I__607/O                                          GlobalMux                  154    2607               RISE  1       
I__624/I                                          ClkMux                     0      2607               RISE  1       
I__624/O                                          ClkMux                     309    2915               RISE  1       
btn_cond.sync.M_pipe_q_0_LC_16_31_5/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_tx
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10830


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7375
---------------------------- ------
Clock To Out Delay            10830

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__606/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__606/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__607/I                                          GlobalMux                  0      2452               RISE  1       
I__607/O                                          GlobalMux                  154    2607               RISE  1       
I__608/I                                          ClkMux                     0      2607               RISE  1       
I__608/O                                          ClkMux                     309    2915               RISE  1       
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001  0      2915               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.M_txReg_q_LC_16_22_3/lcout  LogicCell40_SEQ_MODE_1001  540    3455               FALL  1       
I__433/I                            Odrv12                     0      3455               FALL  1       
I__433/O                            Odrv12                     540    3995               FALL  1       
I__434/I                            Span12Mux_v                0      3995               FALL  1       
I__434/O                            Span12Mux_v                540    4535               FALL  1       
I__435/I                            Span12Mux_h                0      4535               FALL  1       
I__435/O                            Span12Mux_h                540    5075               FALL  1       
I__436/I                            Sp12to4                    0      5075               FALL  1       
I__436/O                            Sp12to4                    449    5524               FALL  1       
I__437/I                            Span4Mux_s0_v              0      5524               FALL  1       
I__437/O                            Span4Mux_s0_v              189    5714               FALL  1       
I__438/I                            LocalMux                   0      5714               FALL  1       
I__438/O                            LocalMux                   309    6022               FALL  1       
I__439/I                            IoInMux                    0      6022               FALL  1       
I__439/O                            IoInMux                    217    6240               FALL  1       
usb_tx_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      6240               FALL  1       
usb_tx_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   8477               FALL  1       
usb_tx_obuf_iopad/DIN               IO_PAD                     0      8477               FALL  1       
usb_tx_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2353   10830              FALL  1       
usb_tx                              cu_top_0                   0      10830              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Hold Time         : -234


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3149
---------------------------- ------
Hold Time                      -234

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  FALL  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__235/I                               Odrv12                     0      1003               FALL  1       
I__235/O                               Odrv12                     540    1543               FALL  1       
I__236/I                               Span12Mux_v                0      1543               FALL  1       
I__236/O                               Span12Mux_v                540    2083               FALL  1       
I__237/I                               Span12Mux_h                0      2083               FALL  1       
I__237/O                               Span12Mux_h                540    2623               FALL  1       
I__239/I                               LocalMux                   0      2623               FALL  1       
I__239/O                               LocalMux                   309    2932               FALL  1       
I__241/I                               InMux                      0      2932               FALL  1       
I__241/O                               InMux                      217    3149               FALL  1       
reset_cond.M_stage_q_0_LC_15_21_3/in3  LogicCell40_SEQ_MODE_1000  0      3149               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__606/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__606/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__607/I                                          GlobalMux                  0      2452               RISE  1       
I__607/O                                          GlobalMux                  154    2607               RISE  1       
I__609/I                                          ClkMux                     0      2607               RISE  1       
I__609/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_0_LC_15_21_3/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.2::Path details for port: trigger   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : trigger
Clock Port        : clk
Clock Reference   : clk_0:R
Hold Time         : -1574


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -4489
---------------------------- ------
Hold Time                     -1574

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
trigger                                  cu_top_0                   0      0                  FALL  1       
trigger_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
trigger_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
trigger_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
trigger_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1157               RISE  1       
I__627/I                                 Odrv12                     0      1157               RISE  1       
I__627/O                                 Odrv12                     491    1648               RISE  1       
I__628/I                                 Span12Mux_v                0      1648               RISE  1       
I__628/O                                 Span12Mux_v                491    2139               RISE  1       
I__629/I                                 Span12Mux_v                0      2139               RISE  1       
I__629/O                                 Span12Mux_v                491    2630               RISE  1       
I__630/I                                 Span12Mux_h                0      2630               RISE  1       
I__630/O                                 Span12Mux_h                491    3121               RISE  1       
I__631/I                                 Sp12to4                    0      3121               RISE  1       
I__631/O                                 Sp12to4                    428    3549               RISE  1       
I__632/I                                 Span4Mux_v                 0      3549               RISE  1       
I__632/O                                 Span4Mux_v                 351    3899               RISE  1       
I__633/I                                 LocalMux                   0      3899               RISE  1       
I__633/O                                 LocalMux                   330    4229               RISE  1       
I__634/I                                 InMux                      0      4229               RISE  1       
I__634/O                                 InMux                      259    4489               RISE  1       
btn_cond.sync.M_pipe_q_0_LC_16_31_5/in0  LogicCell40_SEQ_MODE_1000  0      4489               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__606/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__606/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__607/I                                          GlobalMux                  0      2452               RISE  1       
I__607/O                                          GlobalMux                  154    2607               RISE  1       
I__624/I                                          ClkMux                     0      2607               RISE  1       
I__624/O                                          ClkMux                     309    2915               RISE  1       
btn_cond.sync.M_pipe_q_0_LC_16_31_5/clk           LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_tx
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10446


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6991
---------------------------- ------
Clock To Out Delay            10446

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__606/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__606/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__607/I                                          GlobalMux                  0      2452               RISE  1       
I__607/O                                          GlobalMux                  154    2607               RISE  1       
I__608/I                                          ClkMux                     0      2607               RISE  1       
I__608/O                                          ClkMux                     309    2915               RISE  1       
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001  0      2915               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
uart_tx.M_txReg_q_LC_16_22_3/lcout  LogicCell40_SEQ_MODE_1001  540    3455               RISE  1       
I__433/I                            Odrv12                     0      3455               RISE  1       
I__433/O                            Odrv12                     491    3946               RISE  1       
I__434/I                            Span12Mux_v                0      3946               RISE  1       
I__434/O                            Span12Mux_v                491    4437               RISE  1       
I__435/I                            Span12Mux_h                0      4437               RISE  1       
I__435/O                            Span12Mux_h                491    4928               RISE  1       
I__436/I                            Sp12to4                    0      4928               RISE  1       
I__436/O                            Sp12to4                    428    5356               RISE  1       
I__437/I                            Span4Mux_s0_v              0      5356               RISE  1       
I__437/O                            Span4Mux_s0_v              203    5559               RISE  1       
I__438/I                            LocalMux                   0      5559               RISE  1       
I__438/O                            LocalMux                   330    5889               RISE  1       
I__439/I                            IoInMux                    0      5889               RISE  1       
I__439/O                            IoInMux                    259    6148               RISE  1       
usb_tx_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      6148               RISE  1       
usb_tx_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   8154               RISE  1       
usb_tx_obuf_iopad/DIN               IO_PAD                     0      8154               RISE  1       
usb_tx_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2292   10446              RISE  1       
usb_tx                              cu_top_0                   0      10446              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_19_LC_15_27_3/in3
Capture Clock    : btn_cond.M_ctr_q_19_LC_15_27_3/clk
Setup Constraint : 10000p
Path slack       : 3064p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_15_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_15_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_15_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_15_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_15_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
btn_cond.M_ctr_q_16_LC_15_27_0/carryin         LogicCell40_SEQ_MODE_1000      0              8940   3064  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/carryout        LogicCell40_SEQ_MODE_1000    126              9066   3064  RISE       2
btn_cond.M_ctr_q_17_LC_15_27_1/carryin         LogicCell40_SEQ_MODE_1000      0              9066   3064  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/carryout        LogicCell40_SEQ_MODE_1000    126              9192   3064  RISE       2
btn_cond.M_ctr_q_18_LC_15_27_2/carryin         LogicCell40_SEQ_MODE_1000      0              9192   3064  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/carryout        LogicCell40_SEQ_MODE_1000    126              9318   3064  RISE       1
I__477/I                                       InMux                          0              9318   3064  RISE       1
I__477/O                                       InMux                        259              9578   3064  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/in3             LogicCell40_SEQ_MODE_1000      0              9578   3064  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_18_LC_15_27_2/in3
Capture Clock    : btn_cond.M_ctr_q_18_LC_15_27_2/clk
Setup Constraint : 10000p
Path slack       : 3190p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5997
-------------------------------------   ---- 
End-of-path arrival time (ps)           9452
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_15_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_15_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_15_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_15_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_15_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
btn_cond.M_ctr_q_16_LC_15_27_0/carryin         LogicCell40_SEQ_MODE_1000      0              8940   3064  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/carryout        LogicCell40_SEQ_MODE_1000    126              9066   3064  RISE       2
btn_cond.M_ctr_q_17_LC_15_27_1/carryin         LogicCell40_SEQ_MODE_1000      0              9066   3064  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/carryout        LogicCell40_SEQ_MODE_1000    126              9192   3064  RISE       2
I__478/I                                       InMux                          0              9192   3190  RISE       1
I__478/O                                       InMux                        259              9452   3190  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/in3             LogicCell40_SEQ_MODE_1000      0              9452   3190  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_17_LC_15_27_1/in3
Capture Clock    : btn_cond.M_ctr_q_17_LC_15_27_1/clk
Setup Constraint : 10000p
Path slack       : 3317p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           9325
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_15_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_15_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_15_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_15_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_15_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
btn_cond.M_ctr_q_16_LC_15_27_0/carryin         LogicCell40_SEQ_MODE_1000      0              8940   3064  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/carryout        LogicCell40_SEQ_MODE_1000    126              9066   3064  RISE       2
I__479/I                                       InMux                          0              9066   3316  RISE       1
I__479/O                                       InMux                        259              9325   3316  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/in3             LogicCell40_SEQ_MODE_1000      0              9325   3316  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_16_LC_15_27_0/in3
Capture Clock    : btn_cond.M_ctr_q_16_LC_15_27_0/clk
Setup Constraint : 10000p
Path slack       : 3443p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_15_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_15_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_15_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_15_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
btn_cond.M_ctr_q_15_LC_15_26_7/carryin         LogicCell40_SEQ_MODE_1000      0              8617   3064  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/carryout        LogicCell40_SEQ_MODE_1000    126              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitin                ICE_CARRY_IN_MUX               0              8743   3064  RISE       1
IN_MUX_bfv_15_27_0_/carryinitout               ICE_CARRY_IN_MUX             196              8940   3064  RISE       2
I__480/I                                       InMux                          0              8940   3442  RISE       1
I__480/O                                       InMux                        259              9199   3442  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/in3             LogicCell40_SEQ_MODE_1000      0              9199   3442  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_15_LC_15_26_7/in3
Capture Clock    : btn_cond.M_ctr_q_15_LC_15_26_7/clk
Setup Constraint : 10000p
Path slack       : 3765p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           8877
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_15_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_15_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_15_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
btn_cond.M_ctr_q_14_LC_15_26_6/carryin         LogicCell40_SEQ_MODE_1000      0              8491   3064  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/carryout        LogicCell40_SEQ_MODE_1000    126              8617   3064  RISE       2
I__355/I                                       InMux                          0              8617   3765  RISE       1
I__355/O                                       InMux                        259              8877   3765  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/in3             LogicCell40_SEQ_MODE_1000      0              8877   3765  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_14_LC_15_26_6/in3
Capture Clock    : btn_cond.M_ctr_q_14_LC_15_26_6/clk
Setup Constraint : 10000p
Path slack       : 3892p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           8750
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_15_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_15_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
btn_cond.M_ctr_q_13_LC_15_26_5/carryin         LogicCell40_SEQ_MODE_1000      0              8365   3064  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/carryout        LogicCell40_SEQ_MODE_1000    126              8491   3064  RISE       2
I__356/I                                       InMux                          0              8491   3891  RISE       1
I__356/O                                       InMux                        259              8750   3891  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/in3             LogicCell40_SEQ_MODE_1000      0              8750   3891  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_13_LC_15_26_5/in3
Capture Clock    : btn_cond.M_ctr_q_13_LC_15_26_5/clk
Setup Constraint : 10000p
Path slack       : 4018p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8624
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_15_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
btn_cond.M_ctr_q_12_LC_15_26_4/carryin         LogicCell40_SEQ_MODE_1000      0              8238   3064  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/carryout        LogicCell40_SEQ_MODE_1000    126              8365   3064  RISE       2
I__357/I                                       InMux                          0              8365   4018  RISE       1
I__357/O                                       InMux                        259              8624   4018  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/in3             LogicCell40_SEQ_MODE_1000      0              8624   4018  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_12_LC_15_26_4/in3
Capture Clock    : btn_cond.M_ctr_q_12_LC_15_26_4/clk
Setup Constraint : 10000p
Path slack       : 4144p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8498
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
btn_cond.M_ctr_q_11_LC_15_26_3/carryin         LogicCell40_SEQ_MODE_1000      0              8112   3064  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout        LogicCell40_SEQ_MODE_1000    126              8238   3064  RISE       2
I__358/I                                       InMux                          0              8238   4144  RISE       1
I__358/O                                       InMux                        259              8498   4144  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/in3             LogicCell40_SEQ_MODE_1000      0              8498   4144  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_11_LC_15_26_3/in3
Capture Clock    : btn_cond.M_ctr_q_11_LC_15_26_3/clk
Setup Constraint : 10000p
Path slack       : 4270p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
btn_cond.M_ctr_q_10_LC_15_26_2/carryin         LogicCell40_SEQ_MODE_1000      0              7986   3064  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout        LogicCell40_SEQ_MODE_1000    126              8112   3064  RISE       2
I__359/I                                       InMux                          0              8112   4270  RISE       1
I__359/O                                       InMux                        259              8372   4270  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/in3             LogicCell40_SEQ_MODE_1000      0              8372   4270  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_10_LC_15_26_2/in3
Capture Clock    : btn_cond.M_ctr_q_10_LC_15_26_2/clk
Setup Constraint : 10000p
Path slack       : 4397p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8245
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
btn_cond.M_ctr_q_9_LC_15_26_1/carryin          LogicCell40_SEQ_MODE_1000      0              7860   3064  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout         LogicCell40_SEQ_MODE_1000    126              7986   3064  RISE       2
I__360/I                                       InMux                          0              7986   4396  RISE       1
I__360/O                                       InMux                        259              8245   4396  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/in3             LogicCell40_SEQ_MODE_1000      0              8245   4396  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_3_LC_13_24_4/in3
Capture Clock    : M_count_q_3_LC_13_24_4/clk
Setup Constraint : 10000p
Path slack       : 4411p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout     LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__326/I                                         LocalMux                       0              5833   4410  RISE       1
I__326/O                                         LocalMux                     330              6162   4410  RISE       1
I__330/I                                         InMux                          0              6162   4410  RISE       1
I__330/O                                         InMux                        259              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in3    LogicCell40_SEQ_MODE_0000      0              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/lcout  LogicCell40_SEQ_MODE_0000    316              6738   4410  RISE       5
I__156/I                                         LocalMux                       0              6738   4410  RISE       1
I__156/O                                         LocalMux                     330              7067   4410  RISE       1
I__160/I                                         InMux                          0              7067   4410  RISE       1
I__160/O                                         InMux                        259              7327   4410  RISE       1
M_count_q_RNI0H5P2_1_LC_13_24_0/in3              LogicCell40_SEQ_MODE_0000      0              7327   4410  RISE       1
M_count_q_RNI0H5P2_1_LC_13_24_0/lcout            LogicCell40_SEQ_MODE_0000    316              7642   4410  RISE       1
I__134/I                                         LocalMux                       0              7642   4410  RISE       1
I__134/O                                         LocalMux                     330              7972   4410  RISE       1
I__135/I                                         InMux                          0              7972   4410  RISE       1
I__135/O                                         InMux                        259              8231   4410  RISE       1
M_count_q_3_LC_13_24_4/in3                       LogicCell40_SEQ_MODE_1000      0              8231   4410  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_9_LC_15_26_1/in3
Capture Clock    : btn_cond.M_ctr_q_9_LC_15_26_1/clk
Setup Constraint : 10000p
Path slack       : 4523p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           8119
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
btn_cond.M_ctr_q_8_LC_15_26_0/carryin          LogicCell40_SEQ_MODE_1000      0              7733   3064  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout         LogicCell40_SEQ_MODE_1000    126              7860   3064  RISE       2
I__361/I                                       InMux                          0              7860   4522  RISE       1
I__361/O                                       InMux                        259              8119   4522  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/in3              LogicCell40_SEQ_MODE_1000      0              8119   4522  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_8_LC_15_26_0/in3
Capture Clock    : btn_cond.M_ctr_q_8_LC_15_26_0/clk
Setup Constraint : 10000p
Path slack       : 4649p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
btn_cond.M_ctr_q_7_LC_15_25_7/carryin          LogicCell40_SEQ_MODE_1000      0              7411   3064  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout         LogicCell40_SEQ_MODE_1000    126              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitin                ICE_CARRY_IN_MUX               0              7537   3064  RISE       1
IN_MUX_bfv_15_26_0_/carryinitout               ICE_CARRY_IN_MUX             196              7733   3064  RISE       2
I__362/I                                       InMux                          0              7733   4649  RISE       1
I__362/O                                       InMux                        259              7993   4649  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/in3              LogicCell40_SEQ_MODE_1000      0              7993   4649  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : uart_tx.M_state_q_0_LC_14_23_4/in2
Capture Clock    : uart_tx.M_state_q_0_LC_14_23_4/clk
Setup Constraint : 10000p
Path slack       : 4852p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           7691
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout     LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__326/I                                         LocalMux                       0              5833   4410  RISE       1
I__326/O                                         LocalMux                     330              6162   4410  RISE       1
I__330/I                                         InMux                          0              6162   4410  RISE       1
I__330/O                                         InMux                        259              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in3    LogicCell40_SEQ_MODE_0000      0              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/lcout  LogicCell40_SEQ_MODE_0000    316              6738   4410  RISE       5
I__157/I                                         LocalMux                       0              6738   4852  RISE       1
I__157/O                                         LocalMux                     330              7067   4852  RISE       1
I__161/I                                         InMux                          0              7067   4852  RISE       1
I__161/O                                         InMux                        259              7327   4852  RISE       1
click_dtct.M_last_q_RNIE6EK8_LC_14_23_3/in0      LogicCell40_SEQ_MODE_0000      0              7327   4852  RISE       1
click_dtct.M_last_q_RNIE6EK8_LC_14_23_3/ltout    LogicCell40_SEQ_MODE_0000    365              7691   4852  RISE       1
I__176/I                                         CascadeMux                     0              7691   4852  RISE       1
I__176/O                                         CascadeMux                     0              7691   4852  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/in2               LogicCell40_SEQ_MODE_1000      0              7691   4852  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : uart_tx.M_savedData_q_5_LC_16_24_7/ce
Capture Clock    : uart_tx.M_savedData_q_5_LC_16_24_7/clk
Setup Constraint : 10000p
Path slack       : 4908p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__327/I                                       LocalMux                       0              5833   4908  RISE       1
I__327/O                                       LocalMux                     330              6162   4908  RISE       1
I__331/I                                       InMux                          0              6162   4908  RISE       1
I__331/O                                       InMux                        259              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4908  FALL       1
I__311/I                                       CascadeMux                     0              6695   4908  FALL       1
I__311/O                                       CascadeMux                     0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in2    LogicCell40_SEQ_MODE_0000      0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7074   4908  RISE       8
I__551/I                                       LocalMux                       0              7074   4908  RISE       1
I__551/O                                       LocalMux                     330              7404   4908  RISE       1
I__553/I                                       CEMux                          0              7404   4908  RISE       1
I__553/O                                       CEMux                        603              8007   4908  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_7/ce          LogicCell40_SEQ_MODE_1000      0              8007   4908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : uart_tx.M_savedData_q_1_LC_16_24_3/ce
Capture Clock    : uart_tx.M_savedData_q_1_LC_16_24_3/clk
Setup Constraint : 10000p
Path slack       : 4908p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__327/I                                       LocalMux                       0              5833   4908  RISE       1
I__327/O                                       LocalMux                     330              6162   4908  RISE       1
I__331/I                                       InMux                          0              6162   4908  RISE       1
I__331/O                                       InMux                        259              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4908  FALL       1
I__311/I                                       CascadeMux                     0              6695   4908  FALL       1
I__311/O                                       CascadeMux                     0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in2    LogicCell40_SEQ_MODE_0000      0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7074   4908  RISE       8
I__551/I                                       LocalMux                       0              7074   4908  RISE       1
I__551/O                                       LocalMux                     330              7404   4908  RISE       1
I__553/I                                       CEMux                          0              7404   4908  RISE       1
I__553/O                                       CEMux                        603              8007   4908  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_3/ce          LogicCell40_SEQ_MODE_1000      0              8007   4908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : uart_tx.M_savedData_q_3_LC_16_24_1/ce
Capture Clock    : uart_tx.M_savedData_q_3_LC_16_24_1/clk
Setup Constraint : 10000p
Path slack       : 4908p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__327/I                                       LocalMux                       0              5833   4908  RISE       1
I__327/O                                       LocalMux                     330              6162   4908  RISE       1
I__331/I                                       InMux                          0              6162   4908  RISE       1
I__331/O                                       InMux                        259              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4908  FALL       1
I__311/I                                       CascadeMux                     0              6695   4908  FALL       1
I__311/O                                       CascadeMux                     0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in2    LogicCell40_SEQ_MODE_0000      0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7074   4908  RISE       8
I__551/I                                       LocalMux                       0              7074   4908  RISE       1
I__551/O                                       LocalMux                     330              7404   4908  RISE       1
I__553/I                                       CEMux                          0              7404   4908  RISE       1
I__553/O                                       CEMux                        603              8007   4908  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_1/ce          LogicCell40_SEQ_MODE_1000      0              8007   4908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : uart_tx.M_savedData_q_2_LC_16_24_0/ce
Capture Clock    : uart_tx.M_savedData_q_2_LC_16_24_0/clk
Setup Constraint : 10000p
Path slack       : 4908p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__327/I                                       LocalMux                       0              5833   4908  RISE       1
I__327/O                                       LocalMux                     330              6162   4908  RISE       1
I__331/I                                       InMux                          0              6162   4908  RISE       1
I__331/O                                       InMux                        259              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4908  FALL       1
I__311/I                                       CascadeMux                     0              6695   4908  FALL       1
I__311/O                                       CascadeMux                     0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in2    LogicCell40_SEQ_MODE_0000      0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7074   4908  RISE       8
I__551/I                                       LocalMux                       0              7074   4908  RISE       1
I__551/O                                       LocalMux                     330              7404   4908  RISE       1
I__553/I                                       CEMux                          0              7404   4908  RISE       1
I__553/O                                       CEMux                        603              8007   4908  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_0/ce          LogicCell40_SEQ_MODE_1000      0              8007   4908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : uart_tx.M_savedData_q_7_LC_16_23_7/ce
Capture Clock    : uart_tx.M_savedData_q_7_LC_16_23_7/clk
Setup Constraint : 10000p
Path slack       : 4908p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__327/I                                       LocalMux                       0              5833   4908  RISE       1
I__327/O                                       LocalMux                     330              6162   4908  RISE       1
I__331/I                                       InMux                          0              6162   4908  RISE       1
I__331/O                                       InMux                        259              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4908  FALL       1
I__311/I                                       CascadeMux                     0              6695   4908  FALL       1
I__311/O                                       CascadeMux                     0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in2    LogicCell40_SEQ_MODE_0000      0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7074   4908  RISE       8
I__552/I                                       LocalMux                       0              7074   4908  RISE       1
I__552/O                                       LocalMux                     330              7404   4908  RISE       1
I__554/I                                       CEMux                          0              7404   4908  RISE       1
I__554/O                                       CEMux                        603              8007   4908  RISE       1
uart_tx.M_savedData_q_7_LC_16_23_7/ce          LogicCell40_SEQ_MODE_1000      0              8007   4908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_7_LC_16_23_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : uart_tx.M_savedData_q_4_LC_16_23_4/ce
Capture Clock    : uart_tx.M_savedData_q_4_LC_16_23_4/clk
Setup Constraint : 10000p
Path slack       : 4908p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__327/I                                       LocalMux                       0              5833   4908  RISE       1
I__327/O                                       LocalMux                     330              6162   4908  RISE       1
I__331/I                                       InMux                          0              6162   4908  RISE       1
I__331/O                                       InMux                        259              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4908  FALL       1
I__311/I                                       CascadeMux                     0              6695   4908  FALL       1
I__311/O                                       CascadeMux                     0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in2    LogicCell40_SEQ_MODE_0000      0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7074   4908  RISE       8
I__552/I                                       LocalMux                       0              7074   4908  RISE       1
I__552/O                                       LocalMux                     330              7404   4908  RISE       1
I__554/I                                       CEMux                          0              7404   4908  RISE       1
I__554/O                                       CEMux                        603              8007   4908  RISE       1
uart_tx.M_savedData_q_4_LC_16_23_4/ce          LogicCell40_SEQ_MODE_1000      0              8007   4908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_16_23_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : uart_tx.M_savedData_q_6_LC_16_23_1/ce
Capture Clock    : uart_tx.M_savedData_q_6_LC_16_23_1/clk
Setup Constraint : 10000p
Path slack       : 4908p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__327/I                                       LocalMux                       0              5833   4908  RISE       1
I__327/O                                       LocalMux                     330              6162   4908  RISE       1
I__331/I                                       InMux                          0              6162   4908  RISE       1
I__331/O                                       InMux                        259              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4908  FALL       1
I__311/I                                       CascadeMux                     0              6695   4908  FALL       1
I__311/O                                       CascadeMux                     0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in2    LogicCell40_SEQ_MODE_0000      0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7074   4908  RISE       8
I__552/I                                       LocalMux                       0              7074   4908  RISE       1
I__552/O                                       LocalMux                     330              7404   4908  RISE       1
I__554/I                                       CEMux                          0              7404   4908  RISE       1
I__554/O                                       CEMux                        603              8007   4908  RISE       1
uart_tx.M_savedData_q_6_LC_16_23_1/ce          LogicCell40_SEQ_MODE_1000      0              8007   4908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_16_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : uart_tx.M_savedData_q_0_LC_16_23_0/ce
Capture Clock    : uart_tx.M_savedData_q_0_LC_16_23_0/clk
Setup Constraint : 10000p
Path slack       : 4908p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__327/I                                       LocalMux                       0              5833   4908  RISE       1
I__327/O                                       LocalMux                     330              6162   4908  RISE       1
I__331/I                                       InMux                          0              6162   4908  RISE       1
I__331/O                                       InMux                        259              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   4908  RISE       1
btn_cond.M_ctr_q_RNICJ341_19_LC_15_24_1/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4908  FALL       1
I__311/I                                       CascadeMux                     0              6695   4908  FALL       1
I__311/O                                       CascadeMux                     0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in2    LogicCell40_SEQ_MODE_0000      0              6695   4908  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    379              7074   4908  RISE       8
I__552/I                                       LocalMux                       0              7074   4908  RISE       1
I__552/O                                       LocalMux                     330              7404   4908  RISE       1
I__554/I                                       CEMux                          0              7404   4908  RISE       1
I__554/O                                       CEMux                        603              8007   4908  RISE       1
uart_tx.M_savedData_q_0_LC_16_23_0/ce          LogicCell40_SEQ_MODE_1000      0              8007   4908  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_16_23_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_2_LC_13_24_1/in2
Capture Clock    : M_count_q_2_LC_13_24_1/clk
Setup Constraint : 10000p
Path slack       : 4950p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout     LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__326/I                                         LocalMux                       0              5833   4410  RISE       1
I__326/O                                         LocalMux                     330              6162   4410  RISE       1
I__330/I                                         InMux                          0              6162   4410  RISE       1
I__330/O                                         InMux                        259              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in3    LogicCell40_SEQ_MODE_0000      0              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/lcout  LogicCell40_SEQ_MODE_0000    316              6738   4410  RISE       5
I__156/I                                         LocalMux                       0              6738   4410  RISE       1
I__156/O                                         LocalMux                     330              7067   4410  RISE       1
I__160/I                                         InMux                          0              7067   4410  RISE       1
I__160/O                                         InMux                        259              7327   4410  RISE       1
M_count_q_RNI0H5P2_1_LC_13_24_0/in3              LogicCell40_SEQ_MODE_0000      0              7327   4410  RISE       1
M_count_q_RNI0H5P2_1_LC_13_24_0/ltout            LogicCell40_SEQ_MODE_0000    267              7593   4950  RISE       1
I__120/I                                         CascadeMux                     0              7593   4950  RISE       1
I__120/O                                         CascadeMux                     0              7593   4950  RISE       1
M_count_q_2_LC_13_24_1/in2                       LogicCell40_SEQ_MODE_1000      0              7593   4950  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_7_LC_15_25_7/in3
Capture Clock    : btn_cond.M_ctr_q_7_LC_15_25_7/clk
Setup Constraint : 10000p
Path slack       : 4972p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
btn_cond.M_ctr_q_6_LC_15_25_6/carryin          LogicCell40_SEQ_MODE_1000      0              7285   3064  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout         LogicCell40_SEQ_MODE_1000    126              7411   3064  RISE       2
I__363/I                                       InMux                          0              7411   4971  RISE       1
I__363/O                                       InMux                        259              7670   4971  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/in3              LogicCell40_SEQ_MODE_1000      0              7670   4971  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_5_LC_13_24_3/in3
Capture Clock    : M_count_q_5_LC_13_24_3/clk
Setup Constraint : 10000p
Path slack       : 4979p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout     LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__326/I                                         LocalMux                       0              5833   4410  RISE       1
I__326/O                                         LocalMux                     330              6162   4410  RISE       1
I__330/I                                         InMux                          0              6162   4410  RISE       1
I__330/O                                         InMux                        259              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in3    LogicCell40_SEQ_MODE_0000      0              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4978  FALL       1
I__133/I                                         CascadeMux                     0              6695   4978  FALL       1
I__133/O                                         CascadeMux                     0              6695   4978  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/in2              LogicCell40_SEQ_MODE_0000      0              6695   4978  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/lcout            LogicCell40_SEQ_MODE_0000    379              7074   4978  RISE       2
I__122/I                                         LocalMux                       0              7074   4978  RISE       1
I__122/O                                         LocalMux                     330              7404   4978  RISE       1
I__124/I                                         InMux                          0              7404   4978  RISE       1
I__124/O                                         InMux                        259              7663   4978  RISE       1
M_count_q_5_LC_13_24_3/in3                       LogicCell40_SEQ_MODE_1000      0              7663   4978  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_7_LC_13_25_2/in3
Capture Clock    : M_count_q_7_LC_13_25_2/clk
Setup Constraint : 10000p
Path slack       : 4979p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout     LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__326/I                                         LocalMux                       0              5833   4410  RISE       1
I__326/O                                         LocalMux                     330              6162   4410  RISE       1
I__330/I                                         InMux                          0              6162   4410  RISE       1
I__330/O                                         InMux                        259              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in3    LogicCell40_SEQ_MODE_0000      0              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4978  FALL       1
I__133/I                                         CascadeMux                     0              6695   4978  FALL       1
I__133/O                                         CascadeMux                     0              6695   4978  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/in2              LogicCell40_SEQ_MODE_0000      0              6695   4978  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/lcout            LogicCell40_SEQ_MODE_0000    379              7074   4978  RISE       2
I__123/I                                         LocalMux                       0              7074   4978  RISE       1
I__123/O                                         LocalMux                     330              7404   4978  RISE       1
I__125/I                                         InMux                          0              7404   4978  RISE       1
I__125/O                                         InMux                        259              7663   4978  RISE       1
M_count_q_7_LC_13_25_2/in3                       LogicCell40_SEQ_MODE_1000      0              7663   4978  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_6_LC_15_25_6/in3
Capture Clock    : btn_cond.M_ctr_q_6_LC_15_25_6/clk
Setup Constraint : 10000p
Path slack       : 5098p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
btn_cond.M_ctr_q_5_LC_15_25_5/carryin          LogicCell40_SEQ_MODE_1000      0              7158   3064  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout         LogicCell40_SEQ_MODE_1000    126              7285   3064  RISE       2
I__305/I                                       InMux                          0              7285   5098  RISE       1
I__305/O                                       InMux                        259              7544   5098  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/in3              LogicCell40_SEQ_MODE_1000      0              7544   5098  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_3_LC_13_24_4/in0
Capture Clock    : M_count_q_3_LC_13_24_4/clk
Setup Constraint : 10000p
Path slack       : 5118p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__328/I                                       LocalMux                       0              5833   5119  RISE       1
I__328/O                                       LocalMux                     330              6162   5119  RISE       1
I__332/I                                       InMux                          0              6162   5119  RISE       1
I__332/O                                       InMux                        259              6422   5119  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   5119  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              6738   5119  RISE       4
I__127/I                                       LocalMux                       0              6738   5119  RISE       1
I__127/O                                       LocalMux                     330              7067   5119  RISE       1
I__130/I                                       InMux                          0              7067   5119  RISE       1
I__130/O                                       InMux                        259              7327   5119  RISE       1
M_count_q_3_LC_13_24_4/in0                     LogicCell40_SEQ_MODE_1000      0              7327   5119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_5_LC_13_24_3/in1
Capture Clock    : M_count_q_5_LC_13_24_3/clk
Setup Constraint : 10000p
Path slack       : 5188p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__328/I                                       LocalMux                       0              5833   5119  RISE       1
I__328/O                                       LocalMux                     330              6162   5119  RISE       1
I__332/I                                       InMux                          0              6162   5119  RISE       1
I__332/O                                       InMux                        259              6422   5119  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   5119  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              6738   5119  RISE       4
I__127/I                                       LocalMux                       0              6738   5119  RISE       1
I__127/O                                       LocalMux                     330              7067   5119  RISE       1
I__129/I                                       InMux                          0              7067   5189  RISE       1
I__129/O                                       InMux                        259              7327   5189  RISE       1
M_count_q_5_LC_13_24_3/in1                     LogicCell40_SEQ_MODE_1000      0              7327   5189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_4_LC_14_24_4/in1
Capture Clock    : M_count_q_4_LC_14_24_4/clk
Setup Constraint : 10000p
Path slack       : 5188p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout     LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__326/I                                         LocalMux                       0              5833   4410  RISE       1
I__326/O                                         LocalMux                     330              6162   4410  RISE       1
I__330/I                                         InMux                          0              6162   4410  RISE       1
I__330/O                                         InMux                        259              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in3    LogicCell40_SEQ_MODE_0000      0              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/lcout  LogicCell40_SEQ_MODE_0000    316              6738   4410  RISE       5
I__158/I                                         LocalMux                       0              6738   5189  RISE       1
I__158/O                                         LocalMux                     330              7067   5189  RISE       1
I__162/I                                         InMux                          0              7067   5189  RISE       1
I__162/O                                         InMux                        259              7327   5189  RISE       1
M_count_q_4_LC_14_24_4/in1                       LogicCell40_SEQ_MODE_1000      0              7327   5189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_5_LC_15_25_5/in3
Capture Clock    : btn_cond.M_ctr_q_5_LC_15_25_5/clk
Setup Constraint : 10000p
Path slack       : 5224p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7418
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
btn_cond.M_ctr_q_4_LC_15_25_4/carryin          LogicCell40_SEQ_MODE_1000      0              7032   3064  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout         LogicCell40_SEQ_MODE_1000    126              7158   3064  RISE       2
I__306/I                                       InMux                          0              7158   5224  RISE       1
I__306/O                                       InMux                        259              7418   5224  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/in3              LogicCell40_SEQ_MODE_1000      0              7418   5224  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_2_LC_13_24_1/in3
Capture Clock    : M_count_q_2_LC_13_24_1/clk
Setup Constraint : 10000p
Path slack       : 5315p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__328/I                                       LocalMux                       0              5833   5119  RISE       1
I__328/O                                       LocalMux                     330              6162   5119  RISE       1
I__332/I                                       InMux                          0              6162   5119  RISE       1
I__332/O                                       InMux                        259              6422   5119  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   5119  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              6738   5119  RISE       4
I__127/I                                       LocalMux                       0              6738   5119  RISE       1
I__127/O                                       LocalMux                     330              7067   5119  RISE       1
I__128/I                                       InMux                          0              7067   5315  RISE       1
I__128/O                                       InMux                        259              7327   5315  RISE       1
M_count_q_2_LC_13_24_1/in3                     LogicCell40_SEQ_MODE_1000      0              7327   5315  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_6_LC_13_24_7/in3
Capture Clock    : M_count_q_6_LC_13_24_7/clk
Setup Constraint : 10000p
Path slack       : 5315p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__328/I                                       LocalMux                       0              5833   5119  RISE       1
I__328/O                                       LocalMux                     330              6162   5119  RISE       1
I__332/I                                       InMux                          0              6162   5119  RISE       1
I__332/O                                       InMux                        259              6422   5119  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   5119  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/lcout  LogicCell40_SEQ_MODE_0000    316              6738   5119  RISE       4
I__127/I                                       LocalMux                       0              6738   5119  RISE       1
I__127/O                                       LocalMux                     330              7067   5119  RISE       1
I__131/I                                       InMux                          0              7067   5315  RISE       1
I__131/O                                       InMux                        259              7327   5315  RISE       1
M_count_q_6_LC_13_24_7/in3                     LogicCell40_SEQ_MODE_1000      0              7327   5315  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_0_LC_14_24_1/in3
Capture Clock    : M_count_q_0_LC_14_24_1/clk
Setup Constraint : 10000p
Path slack       : 5315p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout     LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__326/I                                         LocalMux                       0              5833   4410  RISE       1
I__326/O                                         LocalMux                     330              6162   4410  RISE       1
I__330/I                                         InMux                          0              6162   4410  RISE       1
I__330/O                                         InMux                        259              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in3    LogicCell40_SEQ_MODE_0000      0              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/lcout  LogicCell40_SEQ_MODE_0000    316              6738   4410  RISE       5
I__159/I                                         LocalMux                       0              6738   5315  RISE       1
I__159/O                                         LocalMux                     330              7067   5315  RISE       1
I__163/I                                         InMux                          0              7067   5315  RISE       1
I__163/O                                         InMux                        259              7327   5315  RISE       1
M_count_q_0_LC_14_24_1/in3                       LogicCell40_SEQ_MODE_1000      0              7327   5315  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_1_LC_14_24_5/in3
Capture Clock    : M_count_q_1_LC_14_24_5/clk
Setup Constraint : 10000p
Path slack       : 5315p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout     LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__326/I                                         LocalMux                       0              5833   4410  RISE       1
I__326/O                                         LocalMux                     330              6162   4410  RISE       1
I__330/I                                         InMux                          0              6162   4410  RISE       1
I__330/O                                         InMux                        259              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in3    LogicCell40_SEQ_MODE_0000      0              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/lcout  LogicCell40_SEQ_MODE_0000    316              6738   4410  RISE       5
I__159/I                                         LocalMux                       0              6738   5315  RISE       1
I__159/O                                         LocalMux                     330              7067   5315  RISE       1
I__164/I                                         InMux                          0              7067   5315  RISE       1
I__164/O                                         InMux                        259              7327   5315  RISE       1
M_count_q_1_LC_14_24_5/in3                       LogicCell40_SEQ_MODE_1000      0              7327   5315  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_4_LC_15_25_4/in3
Capture Clock    : btn_cond.M_ctr_q_4_LC_15_25_4/clk
Setup Constraint : 10000p
Path slack       : 5350p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
btn_cond.M_ctr_q_3_LC_15_25_3/carryin          LogicCell40_SEQ_MODE_1000      0              6906   3064  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout         LogicCell40_SEQ_MODE_1000    126              7032   3064  RISE       2
I__307/I                                       InMux                          0              7032   5350  RISE       1
I__307/O                                       InMux                        259              7292   5350  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/in3              LogicCell40_SEQ_MODE_1000      0              7292   5350  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_3_LC_15_25_3/in3
Capture Clock    : btn_cond.M_ctr_q_3_LC_15_25_3/clk
Setup Constraint : 10000p
Path slack       : 5477p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3710
-------------------------------------   ---- 
End-of-path arrival time (ps)           7165
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
btn_cond.M_ctr_q_2_LC_15_25_2/carryin          LogicCell40_SEQ_MODE_1000      0              6780   3064  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout         LogicCell40_SEQ_MODE_1000    126              6906   3064  RISE       2
I__308/I                                       InMux                          0              6906   5476  RISE       1
I__308/O                                       InMux                        259              7165   5476  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/in3              LogicCell40_SEQ_MODE_1000      0              7165   5476  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : uart_tx.M_state_q_0_LC_14_23_4/in3
Capture Clock    : uart_tx.M_state_q_0_LC_14_23_4/clk
Setup Constraint : 10000p
Path slack       : 5512p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/ltout     LogicCell40_SEQ_MODE_0000    379              5812   5511  FALL       1
I__186/I                                         CascadeMux                     0              5812   5511  FALL       1
I__186/O                                         CascadeMux                     0              5812   5511  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/in2    LogicCell40_SEQ_MODE_0000      0              5812   5511  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/lcout  LogicCell40_SEQ_MODE_0000    379              6190   5511  RISE       4
I__179/I                                         Odrv4                          0              6190   5511  RISE       1
I__179/O                                         Odrv4                        351              6541   5511  RISE       1
I__181/I                                         LocalMux                       0              6541   5511  RISE       1
I__181/O                                         LocalMux                     330              6871   5511  RISE       1
I__185/I                                         InMux                          0              6871   5511  RISE       1
I__185/O                                         InMux                        259              7130   5511  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/in3               LogicCell40_SEQ_MODE_1000      0              7130   5511  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_6_LC_13_24_7/in2
Capture Clock    : M_count_q_6_LC_13_24_7/clk
Setup Constraint : 10000p
Path slack       : 5539p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout     LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__326/I                                         LocalMux                       0              5833   4410  RISE       1
I__326/O                                         LocalMux                     330              6162   4410  RISE       1
I__330/I                                         InMux                          0              6162   4410  RISE       1
I__330/O                                         InMux                        259              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in3    LogicCell40_SEQ_MODE_0000      0              6422   4410  RISE       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/ltout  LogicCell40_SEQ_MODE_0000    274              6695   4978  FALL       1
I__133/I                                         CascadeMux                     0              6695   4978  FALL       1
I__133/O                                         CascadeMux                     0              6695   4978  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/in2              LogicCell40_SEQ_MODE_0000      0              6695   4978  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/ltout            LogicCell40_SEQ_MODE_0000    309              7004   5539  RISE       1
I__132/I                                         CascadeMux                     0              7004   5539  RISE       1
I__132/O                                         CascadeMux                     0              7004   5539  RISE       1
M_count_q_6_LC_13_24_7/in2                       LogicCell40_SEQ_MODE_1000      0              7004   5539  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_5_LC_14_22_0/in1
Capture Clock    : uart_tx.M_ctr_q_5_LC_14_22_0/clk
Setup Constraint : 10000p
Path slack       : 5581p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__453/I                                      LocalMux                       0              3455   5582  RISE       1
I__453/O                                      LocalMux                     330              3785   5582  RISE       1
I__457/I                                      InMux                          0              3785   5582  RISE       1
I__457/O                                      InMux                        259              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/in1    LogicCell40_SEQ_MODE_0000      0              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5582  RISE       2
I__226/I                                      LocalMux                       0              4444   5582  RISE       1
I__226/O                                      LocalMux                     330              4774   5582  RISE       1
I__228/I                                      InMux                          0              4774   5582  RISE       1
I__228/O                                      InMux                        259              5033   5582  RISE       1
I__230/I                                      CascadeMux                     0              5033   5582  RISE       1
I__230/O                                      CascadeMux                     0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5582  RISE       2
uart_tx.M_ctr_q_1_LC_15_22_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   5582  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   5582  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/carryin    LogicCell40_SEQ_MODE_0000      0              5391   5582  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/carryout   LogicCell40_SEQ_MODE_0000    126              5517   5582  RISE       2
uart_tx.M_ctr_q_3_LC_15_22_3/carryin          LogicCell40_SEQ_MODE_1000      0              5517   5582  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/carryout         LogicCell40_SEQ_MODE_1000    126              5643   5582  RISE       2
uart_tx.M_ctr_q_4_LC_15_22_4/carryin          LogicCell40_SEQ_MODE_1000      0              5643   5582  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/carryout         LogicCell40_SEQ_MODE_1000    126              5770   5582  RISE       2
I__192/I                                      InMux                          0              5770   5582  RISE       1
I__192/O                                      InMux                        259              6029   5582  RISE       1
uart_tx.M_ctr_q_RNO_0_5_LC_15_22_5/in3        LogicCell40_SEQ_MODE_0000      0              6029   5582  RISE       1
uart_tx.M_ctr_q_RNO_0_5_LC_15_22_5/lcout      LogicCell40_SEQ_MODE_0000    316              6345   5582  RISE       1
I__193/I                                      LocalMux                       0              6345   5582  RISE       1
I__193/O                                      LocalMux                     330              6674   5582  RISE       1
I__194/I                                      InMux                          0              6674   5582  RISE       1
I__194/O                                      InMux                        259              6934   5582  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/in1              LogicCell40_SEQ_MODE_1000      0              6934   5582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_2_LC_15_25_2/in3
Capture Clock    : btn_cond.M_ctr_q_2_LC_15_25_2/clk
Setup Constraint : 10000p
Path slack       : 5603p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7039
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
btn_cond.M_ctr_q_1_LC_15_25_1/carryin          LogicCell40_SEQ_MODE_1000      0              6653   3064  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout         LogicCell40_SEQ_MODE_1000    126              6780   3064  RISE       2
I__309/I                                       InMux                          0              6780   5603  RISE       1
I__309/O                                       InMux                        259              7039   5603  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/in3              LogicCell40_SEQ_MODE_1000      0              7039   5603  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_4_LC_14_24_4/in0
Capture Clock    : M_count_q_4_LC_14_24_4/clk
Setup Constraint : 10000p
Path slack       : 5665p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/ltout     LogicCell40_SEQ_MODE_0000    379              5812   5511  FALL       1
I__186/I                                         CascadeMux                     0              5812   5511  FALL       1
I__186/O                                         CascadeMux                     0              5812   5511  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/in2    LogicCell40_SEQ_MODE_0000      0              5812   5511  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/lcout  LogicCell40_SEQ_MODE_0000    379              6190   5511  RISE       4
I__180/I                                         LocalMux                       0              6190   5666  RISE       1
I__180/O                                         LocalMux                     330              6520   5666  RISE       1
I__184/I                                         InMux                          0              6520   5666  RISE       1
I__184/O                                         InMux                        259              6780   5666  RISE       1
M_count_q_4_LC_14_24_4/in0                       LogicCell40_SEQ_MODE_1000      0              6780   5666  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_savedData_q_7_LC_16_23_7/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_3/in0
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_3/clk
Setup Constraint : 10000p
Path slack       : 5722p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6723
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_7_LC_16_23_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_savedData_q_7_LC_16_23_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5722  RISE       1
I__599/I                                  Odrv4                          0              3455   5722  RISE       1
I__599/O                                  Odrv4                        351              3806   5722  RISE       1
I__600/I                                  LocalMux                       0              3806   5722  RISE       1
I__600/O                                  LocalMux                     330              4136   5722  RISE       1
I__601/I                                  InMux                          0              4136   5722  RISE       1
I__601/O                                  InMux                        259              4395   5722  RISE       1
uart_tx.M_txReg_q_RNO_2_LC_15_23_1/in1    LogicCell40_SEQ_MODE_0000      0              4395   5722  RISE       1
uart_tx.M_txReg_q_RNO_2_LC_15_23_1/lcout  LogicCell40_SEQ_MODE_0000    400              4795   5722  RISE       1
I__261/I                                  Odrv4                          0              4795   5722  RISE       1
I__261/O                                  Odrv4                        351              5145   5722  RISE       1
I__262/I                                  LocalMux                       0              5145   5722  RISE       1
I__262/O                                  LocalMux                     330              5475   5722  RISE       1
I__263/I                                  InMux                          0              5475   5722  RISE       1
I__263/O                                  InMux                        259              5735   5722  RISE       1
uart_tx.M_txReg_q_RNO_0_LC_15_23_4/in1    LogicCell40_SEQ_MODE_0000      0              5735   5722  RISE       1
uart_tx.M_txReg_q_RNO_0_LC_15_23_4/lcout  LogicCell40_SEQ_MODE_0000    400              6134   5722  RISE       1
I__470/I                                  LocalMux                       0              6134   5722  RISE       1
I__470/O                                  LocalMux                     330              6464   5722  RISE       1
I__471/I                                  InMux                          0              6464   5722  RISE       1
I__471/O                                  InMux                        259              6723   5722  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/in0          LogicCell40_SEQ_MODE_1001      0              6723   5722  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__608/I                                          ClkMux                         0              2607  RISE       1
I__608/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_1_LC_15_25_1/in3
Capture Clock    : btn_cond.M_ctr_q_1_LC_15_25_1/clk
Setup Constraint : 10000p
Path slack       : 5729p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           6913
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout         LogicCell40_SEQ_MODE_1000    231              6653   3064  RISE       2
I__310/I                                       InMux                          0              6653   5729  RISE       1
I__310/O                                       InMux                        259              6913   5729  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/in3              LogicCell40_SEQ_MODE_1000      0              6913   5729  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_0_LC_14_24_1/in1
Capture Clock    : M_count_q_0_LC_14_24_1/clk
Setup Constraint : 10000p
Path slack       : 5735p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/ltout     LogicCell40_SEQ_MODE_0000    379              5812   5511  FALL       1
I__186/I                                         CascadeMux                     0              5812   5511  FALL       1
I__186/O                                         CascadeMux                     0              5812   5511  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/in2    LogicCell40_SEQ_MODE_0000      0              5812   5511  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/lcout  LogicCell40_SEQ_MODE_0000    379              6190   5511  RISE       4
I__180/I                                         LocalMux                       0              6190   5666  RISE       1
I__180/O                                         LocalMux                     330              6520   5666  RISE       1
I__182/I                                         InMux                          0              6520   5736  RISE       1
I__182/O                                         InMux                        259              6780   5736  RISE       1
M_count_q_0_LC_14_24_1/in1                       LogicCell40_SEQ_MODE_1000      0              6780   5736  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_1_LC_14_24_5/in1
Capture Clock    : M_count_q_1_LC_14_24_5/clk
Setup Constraint : 10000p
Path slack       : 5735p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout             LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                         Odrv4                          0              3455   4410  RISE       1
I__518/O                                         Odrv4                        351              3806   4410  RISE       1
I__521/I                                         LocalMux                       0              3806   4410  RISE       1
I__521/O                                         LocalMux                     330              4136   4410  RISE       1
I__523/I                                         InMux                          0              4136   4410  RISE       1
I__523/O                                         InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0       LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout     LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                         LocalMux                       0              4844   4410  RISE       1
I__177/O                                         LocalMux                     330              5174   4410  RISE       1
I__178/I                                         InMux                          0              5174   4410  RISE       1
I__178/O                                         InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1       LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/ltout     LogicCell40_SEQ_MODE_0000    379              5812   5511  FALL       1
I__186/I                                         CascadeMux                     0              5812   5511  FALL       1
I__186/O                                         CascadeMux                     0              5812   5511  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/in2    LogicCell40_SEQ_MODE_0000      0              5812   5511  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/lcout  LogicCell40_SEQ_MODE_0000    379              6190   5511  RISE       4
I__180/I                                         LocalMux                       0              6190   5666  RISE       1
I__180/O                                         LocalMux                     330              6520   5666  RISE       1
I__183/I                                         InMux                          0              6520   5736  RISE       1
I__183/O                                         InMux                        259              6780   5736  RISE       1
M_count_q_1_LC_14_24_5/in1                       LogicCell40_SEQ_MODE_1000      0              6780   5736  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : M_count_q_7_LC_13_25_2/in2
Capture Clock    : M_count_q_7_LC_13_25_2/clk
Setup Constraint : 10000p
Path slack       : 5855p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                       Odrv4                          0              3455   4410  RISE       1
I__518/O                                       Odrv4                        351              3806   4410  RISE       1
I__521/I                                       LocalMux                       0              3806   4410  RISE       1
I__521/O                                       LocalMux                     330              4136   4410  RISE       1
I__523/I                                       InMux                          0              4136   4410  RISE       1
I__523/O                                       InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0     LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout   LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                       LocalMux                       0              4844   4410  RISE       1
I__177/O                                       LocalMux                     330              5174   4410  RISE       1
I__178/I                                       InMux                          0              5174   4410  RISE       1
I__178/O                                       InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1     LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout   LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__328/I                                       LocalMux                       0              5833   5119  RISE       1
I__328/O                                       LocalMux                     330              6162   5119  RISE       1
I__332/I                                       InMux                          0              6162   5119  RISE       1
I__332/O                                       InMux                        259              6422   5119  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/in3    LogicCell40_SEQ_MODE_0000      0              6422   5119  RISE       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/ltout  LogicCell40_SEQ_MODE_0000    267              6688   5855  RISE       1
I__126/I                                       CascadeMux                     0              6688   5855  RISE       1
I__126/O                                       CascadeMux                     0              6688   5855  RISE       1
M_count_q_7_LC_13_25_2/in2                     LogicCell40_SEQ_MODE_1000      0              6688   5855  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_2_LC_14_22_2/in1
Capture Clock    : uart_tx.M_ctr_q_2_LC_14_22_2/clk
Setup Constraint : 10000p
Path slack       : 5960p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__453/I                                      LocalMux                       0              3455   5582  RISE       1
I__453/O                                      LocalMux                     330              3785   5582  RISE       1
I__457/I                                      InMux                          0              3785   5582  RISE       1
I__457/O                                      InMux                        259              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/in1    LogicCell40_SEQ_MODE_0000      0              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5582  RISE       2
I__226/I                                      LocalMux                       0              4444   5582  RISE       1
I__226/O                                      LocalMux                     330              4774   5582  RISE       1
I__228/I                                      InMux                          0              4774   5582  RISE       1
I__228/O                                      InMux                        259              5033   5582  RISE       1
I__230/I                                      CascadeMux                     0              5033   5582  RISE       1
I__230/O                                      CascadeMux                     0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5582  RISE       2
uart_tx.M_ctr_q_1_LC_15_22_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   5582  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   5582  RISE       2
I__209/I                                      InMux                          0              5391   5960  RISE       1
I__209/O                                      InMux                        259              5650   5960  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/in3        LogicCell40_SEQ_MODE_0000      0              5650   5960  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/lcout      LogicCell40_SEQ_MODE_0000    316              5966   5960  RISE       1
I__210/I                                      LocalMux                       0              5966   5960  RISE       1
I__210/O                                      LocalMux                     330              6296   5960  RISE       1
I__211/I                                      InMux                          0              6296   5960  RISE       1
I__211/O                                      InMux                        259              6555   5960  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/in1              LogicCell40_SEQ_MODE_1000      0              6555   5960  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_6_LC_15_22_7/in2
Capture Clock    : uart_tx.M_ctr_q_6_LC_15_22_7/clk
Setup Constraint : 10000p
Path slack       : 6121p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__453/I                                      LocalMux                       0              3455   5582  RISE       1
I__453/O                                      LocalMux                     330              3785   5582  RISE       1
I__457/I                                      InMux                          0              3785   5582  RISE       1
I__457/O                                      InMux                        259              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/in1    LogicCell40_SEQ_MODE_0000      0              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5582  RISE       2
I__226/I                                      LocalMux                       0              4444   5582  RISE       1
I__226/O                                      LocalMux                     330              4774   5582  RISE       1
I__228/I                                      InMux                          0              4774   5582  RISE       1
I__228/O                                      InMux                        259              5033   5582  RISE       1
I__230/I                                      CascadeMux                     0              5033   5582  RISE       1
I__230/O                                      CascadeMux                     0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5582  RISE       2
uart_tx.M_ctr_q_1_LC_15_22_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   5582  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   5582  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/carryin    LogicCell40_SEQ_MODE_0000      0              5391   5582  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/carryout   LogicCell40_SEQ_MODE_0000    126              5517   5582  RISE       2
uart_tx.M_ctr_q_3_LC_15_22_3/carryin          LogicCell40_SEQ_MODE_1000      0              5517   5582  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/carryout         LogicCell40_SEQ_MODE_1000    126              5643   5582  RISE       2
uart_tx.M_ctr_q_4_LC_15_22_4/carryin          LogicCell40_SEQ_MODE_1000      0              5643   5582  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/carryout         LogicCell40_SEQ_MODE_1000    126              5770   5582  RISE       2
uart_tx.M_ctr_q_RNO_0_5_LC_15_22_5/carryin    LogicCell40_SEQ_MODE_0000      0              5770   6122  RISE       1
uart_tx.M_ctr_q_RNO_0_5_LC_15_22_5/carryout   LogicCell40_SEQ_MODE_0000    126              5896   6122  RISE       1
I__304/I                                      InMux                          0              5896   6122  RISE       1
I__304/O                                      InMux                        259              6155   6122  RISE       1
uart_tx.M_ctr_q_RNO_0_6_LC_15_22_6/in3        LogicCell40_SEQ_MODE_0000      0              6155   6122  RISE       1
uart_tx.M_ctr_q_RNO_0_6_LC_15_22_6/ltout      LogicCell40_SEQ_MODE_0000    267              6422   6122  RISE       1
I__298/I                                      CascadeMux                     0              6422   6122  RISE       1
I__298/O                                      CascadeMux                     0              6422   6122  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/in2              LogicCell40_SEQ_MODE_1000      0              6422   6122  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_0_LC_15_25_0/in2
Capture Clock    : btn_cond.M_ctr_q_0_LC_15_25_0/clk
Setup Constraint : 10000p
Path slack       : 6121p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__710/I                                       LocalMux                       0              5833   3064  RISE       1
I__710/O                                       LocalMux                     330              6162   3064  RISE       1
I__712/I                                       InMux                          0              6162   3064  RISE       1
I__712/O                                       InMux                        259              6422   3064  RISE       1
I__714/I                                       CascadeMux                     0              6422   3064  RISE       1
I__714/O                                       CascadeMux                     0              6422   3064  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              6422   6122  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : click_dtct.M_last_q_LC_14_25_7/in3
Capture Clock    : click_dtct.M_last_q_LC_14_25_7/clk
Setup Constraint : 10000p
Path slack       : 6220p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__518/I                                      Odrv4                          0              3455   4410  RISE       1
I__518/O                                      Odrv4                        351              3806   4410  RISE       1
I__521/I                                      LocalMux                       0              3806   4410  RISE       1
I__521/O                                      LocalMux                     330              4136   4410  RISE       1
I__523/I                                      InMux                          0              4136   4410  RISE       1
I__523/O                                      InMux                        259              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/in0    LogicCell40_SEQ_MODE_0000      0              4395   4410  RISE       1
btn_cond.M_ctr_q_RNIS377_10_LC_14_26_4/lcout  LogicCell40_SEQ_MODE_0000    449              4844   4410  RISE       1
I__177/I                                      LocalMux                       0              4844   4410  RISE       1
I__177/O                                      LocalMux                     330              5174   4410  RISE       1
I__178/I                                      InMux                          0              5174   4410  RISE       1
I__178/O                                      InMux                        259              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in1    LogicCell40_SEQ_MODE_0000      0              5433   4410  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout  LogicCell40_SEQ_MODE_0000    400              5833   4410  RISE       4
I__329/I                                      LocalMux                       0              5833   6220  RISE       1
I__329/O                                      LocalMux                     330              6162   6220  RISE       1
I__333/I                                      InMux                          0              6162   6220  RISE       1
I__333/O                                      InMux                        259              6422   6220  RISE       1
click_dtct.M_last_q_LC_14_25_7/in3            LogicCell40_SEQ_MODE_1000      0              6422   6220  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_0_LC_15_25_0/in3
Capture Clock    : btn_cond.M_ctr_q_0_LC_15_25_0/clk
Setup Constraint : 10000p
Path slack       : 6220p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__703/I                                       Odrv4                          0              3455   3064  RISE       1
I__703/O                                       Odrv4                        351              3806   3064  RISE       1
I__706/I                                       LocalMux                       0              3806   3064  RISE       1
I__706/O                                       LocalMux                     330              4136   3064  RISE       1
I__709/I                                       InMux                          0              4136   3064  RISE       1
I__709/O                                       InMux                        259              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/in0    LogicCell40_SEQ_MODE_0000      0              4395   3064  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_0_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000    449              4844   3064  RISE       1
I__681/I                                       LocalMux                       0              4844   3064  RISE       1
I__681/O                                       LocalMux                     330              5174   3064  RISE       1
I__682/I                                       InMux                          0              5174   3064  RISE       1
I__682/O                                       InMux                        259              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in1    LogicCell40_SEQ_MODE_0000      0              5433   3064  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    400              5833   3064  RISE       2
I__711/I                                       LocalMux                       0              5833   6220  RISE       1
I__711/O                                       LocalMux                     330              6162   6220  RISE       1
I__713/I                                       InMux                          0              6162   6220  RISE       1
I__713/O                                       InMux                        259              6422   6220  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in3              LogicCell40_SEQ_MODE_1000      0              6422   6220  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_14_22_0/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_15_23_0/in2
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_15_23_0/clk
Setup Constraint : 10000p
Path slack       : 6240p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_14_22_0/lcout              LogicCell40_SEQ_MODE_1000    540              3455   5974  RISE       2
I__195/I                                        LocalMux                       0              3455   5974  RISE       1
I__195/O                                        LocalMux                     330              3785   5974  RISE       1
I__197/I                                        InMux                          0              3785   5974  RISE       1
I__197/O                                        InMux                        259              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/in0       LogicCell40_SEQ_MODE_0000      0              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/ltout     LogicCell40_SEQ_MODE_0000    386              4430   5974  FALL       1
I__139/I                                        CascadeMux                     0              4430   5974  FALL       1
I__139/O                                        CascadeMux                     0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in2       LogicCell40_SEQ_MODE_0000      0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/lcout     LogicCell40_SEQ_MODE_0000    379              4809   5974  RISE       7
I__288/I                                        LocalMux                       0              4809   5974  RISE       1
I__288/O                                        LocalMux                     330              5138   5974  RISE       1
I__293/I                                        InMux                          0              5138   6241  RISE       1
I__293/O                                        InMux                        259              5398   6241  RISE       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_14_23_0/in3    LogicCell40_SEQ_MODE_0000      0              5398   6241  RISE       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_14_23_0/lcout  LogicCell40_SEQ_MODE_0000    316              5714   6241  RISE       1
I__281/I                                        LocalMux                       0              5714   6241  RISE       1
I__281/O                                        LocalMux                     330              6043   6241  RISE       1
I__282/I                                        InMux                          0              6043   6241  RISE       1
I__282/O                                        InMux                        259              6303   6241  RISE       1
I__283/I                                        CascadeMux                     0              6303   6241  RISE       1
I__283/O                                        CascadeMux                     0              6303   6241  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/in2             LogicCell40_SEQ_MODE_1000      0              6303   6241  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__615/I                                          ClkMux                         0              2607  RISE       1
I__615/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : M_count_q_1_LC_14_24_5/in0
Capture Clock    : M_count_q_1_LC_14_24_5/clk
Setup Constraint : 10000p
Path slack       : 6507p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5938
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__404/I                                        LocalMux                       0              4444   5715  RISE       1
I__404/O                                        LocalMux                     330              4774   5715  RISE       1
I__414/I                                        InMux                          0              4774   5715  RISE       1
I__414/O                                        InMux                        259              5033   5715  RISE       1
M_count_q_RNI2B741_0_LC_13_23_3/in3             LogicCell40_SEQ_MODE_0000      0              5033   5715  RISE       1
M_count_q_RNI2B741_0_LC_13_23_3/lcout           LogicCell40_SEQ_MODE_0000    316              5349   5715  RISE       2
I__166/I                                        LocalMux                       0              5349   6507  RISE       1
I__166/O                                        LocalMux                     330              5678   6507  RISE       1
I__168/I                                        InMux                          0              5678   6507  RISE       1
I__168/O                                        InMux                        259              5938   6507  RISE       1
M_count_q_1_LC_14_24_5/in0                      LogicCell40_SEQ_MODE_1000      0              5938   6507  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_19_LC_15_27_3/sr
Capture Clock    : btn_cond.M_ctr_q_19_LC_15_27_3/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__474/I                                                     SRMux                          0              5721   6528  RISE       1
I__474/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_18_LC_15_27_2/sr
Capture Clock    : btn_cond.M_ctr_q_18_LC_15_27_2/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__474/I                                                     SRMux                          0              5721   6528  RISE       1
I__474/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_17_LC_15_27_1/sr
Capture Clock    : btn_cond.M_ctr_q_17_LC_15_27_1/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__474/I                                                     SRMux                          0              5721   6528  RISE       1
I__474/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_16_LC_15_27_0/sr
Capture Clock    : btn_cond.M_ctr_q_16_LC_15_27_0/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__474/I                                                     SRMux                          0              5721   6528  RISE       1
I__474/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_15_LC_15_26_7/sr
Capture Clock    : btn_cond.M_ctr_q_15_LC_15_26_7/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__475/I                                                     SRMux                          0              5721   6528  RISE       1
I__475/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_14_LC_15_26_6/sr
Capture Clock    : btn_cond.M_ctr_q_14_LC_15_26_6/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__475/I                                                     SRMux                          0              5721   6528  RISE       1
I__475/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_13_LC_15_26_5/sr
Capture Clock    : btn_cond.M_ctr_q_13_LC_15_26_5/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__475/I                                                     SRMux                          0              5721   6528  RISE       1
I__475/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_12_LC_15_26_4/sr
Capture Clock    : btn_cond.M_ctr_q_12_LC_15_26_4/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__475/I                                                     SRMux                          0              5721   6528  RISE       1
I__475/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_11_LC_15_26_3/sr
Capture Clock    : btn_cond.M_ctr_q_11_LC_15_26_3/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__475/I                                                     SRMux                          0              5721   6528  RISE       1
I__475/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_10_LC_15_26_2/sr
Capture Clock    : btn_cond.M_ctr_q_10_LC_15_26_2/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__475/I                                                     SRMux                          0              5721   6528  RISE       1
I__475/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/sr                            LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_9_LC_15_26_1/sr
Capture Clock    : btn_cond.M_ctr_q_9_LC_15_26_1/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__475/I                                                     SRMux                          0              5721   6528  RISE       1
I__475/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_8_LC_15_26_0/sr
Capture Clock    : btn_cond.M_ctr_q_8_LC_15_26_0/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__475/I                                                     SRMux                          0              5721   6528  RISE       1
I__475/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_7_LC_15_25_7/sr
Capture Clock    : btn_cond.M_ctr_q_7_LC_15_25_7/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__476/I                                                     SRMux                          0              5721   6528  RISE       1
I__476/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_6_LC_15_25_6/sr
Capture Clock    : btn_cond.M_ctr_q_6_LC_15_25_6/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__476/I                                                     SRMux                          0              5721   6528  RISE       1
I__476/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_5_LC_15_25_5/sr
Capture Clock    : btn_cond.M_ctr_q_5_LC_15_25_5/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__476/I                                                     SRMux                          0              5721   6528  RISE       1
I__476/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_4_LC_15_25_4/sr
Capture Clock    : btn_cond.M_ctr_q_4_LC_15_25_4/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__476/I                                                     SRMux                          0              5721   6528  RISE       1
I__476/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_3_LC_15_25_3/sr
Capture Clock    : btn_cond.M_ctr_q_3_LC_15_25_3/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__476/I                                                     SRMux                          0              5721   6528  RISE       1
I__476/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_2_LC_15_25_2/sr
Capture Clock    : btn_cond.M_ctr_q_2_LC_15_25_2/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__476/I                                                     SRMux                          0              5721   6528  RISE       1
I__476/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_1_LC_15_25_1/sr
Capture Clock    : btn_cond.M_ctr_q_1_LC_15_25_1/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__476/I                                                     SRMux                          0              5721   6528  RISE       1
I__476/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_0_LC_15_25_0/sr
Capture Clock    : btn_cond.M_ctr_q_0_LC_15_25_0/clk
Setup Constraint : 10000p
Path slack       : 6529p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       1
I__604/I                                                     LocalMux                       0              3455   6528  RISE       1
I__604/O                                                     LocalMux                     330              3785   6528  RISE       1
I__605/I                                                     InMux                          0              3785   6528  RISE       1
I__605/O                                                     InMux                        259              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              4044   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    316              4360   6528  RISE       1
I__602/I                                                     LocalMux                       0              4360   6528  RISE       1
I__602/O                                                     LocalMux                     330              4690   6528  RISE       1
I__603/I                                                     IoInMux                        0              4690   6528  RISE       1
I__603/O                                                     IoInMux                      259              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4949   6528  RISE       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       617              5566   6528  RISE      20
I__472/I                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__472/O                                                     gio2CtrlBuf                    0              5566   6528  RISE       1
I__473/I                                                     GlobalMux                      0              5566   6528  RISE       1
I__473/O                                                     GlobalMux                    154              5721   6528  RISE       1
I__476/I                                                     SRMux                          0              5721   6528  RISE       1
I__476/O                                                     SRMux                        463              6183   6528  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/sr                             LogicCell40_SEQ_MODE_1000      0              6183   6528  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_4_LC_15_22_4/in3
Capture Clock    : uart_tx.M_ctr_q_4_LC_15_22_4/clk
Setup Constraint : 10000p
Path slack       : 6739p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__453/I                                      LocalMux                       0              3455   5582  RISE       1
I__453/O                                      LocalMux                     330              3785   5582  RISE       1
I__457/I                                      InMux                          0              3785   5582  RISE       1
I__457/O                                      InMux                        259              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/in1    LogicCell40_SEQ_MODE_0000      0              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5582  RISE       2
I__226/I                                      LocalMux                       0              4444   5582  RISE       1
I__226/O                                      LocalMux                     330              4774   5582  RISE       1
I__228/I                                      InMux                          0              4774   5582  RISE       1
I__228/O                                      InMux                        259              5033   5582  RISE       1
I__230/I                                      CascadeMux                     0              5033   5582  RISE       1
I__230/O                                      CascadeMux                     0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5582  RISE       2
uart_tx.M_ctr_q_1_LC_15_22_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   5582  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   5582  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/carryin    LogicCell40_SEQ_MODE_0000      0              5391   5582  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/carryout   LogicCell40_SEQ_MODE_0000    126              5517   5582  RISE       2
uart_tx.M_ctr_q_3_LC_15_22_3/carryin          LogicCell40_SEQ_MODE_1000      0              5517   5582  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/carryout         LogicCell40_SEQ_MODE_1000    126              5643   5582  RISE       2
I__199/I                                      InMux                          0              5643   6739  RISE       1
I__199/O                                      InMux                        259              5903   6739  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/in3              LogicCell40_SEQ_MODE_1000      0              5903   6739  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_3/sr
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_3/clk
Setup Constraint : 10000p
Path slack       : 6823p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__407/I                                        Odrv4                          0              4444   6823  RISE       1
I__407/O                                        Odrv4                        351              4795   6823  RISE       1
I__417/I                                        Span4Mux_h                     0              4795   6823  RISE       1
I__417/O                                        Span4Mux_h                   302              5096   6823  RISE       1
I__429/I                                        LocalMux                       0              5096   6823  RISE       1
I__429/O                                        LocalMux                     330              5426   6823  RISE       1
I__432/I                                        SRMux                          0              5426   6823  RISE       1
I__432/O                                        SRMux                        463              5889   6823  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/sr                 LogicCell40_SEQ_MODE_1001      0              5889   6823  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__608/I                                          ClkMux                         0              2607  RISE       1
I__608/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_3_LC_15_22_3/in3
Capture Clock    : uart_tx.M_ctr_q_3_LC_15_22_3/clk
Setup Constraint : 10000p
Path slack       : 6865p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__453/I                                      LocalMux                       0              3455   5582  RISE       1
I__453/O                                      LocalMux                     330              3785   5582  RISE       1
I__457/I                                      InMux                          0              3785   5582  RISE       1
I__457/O                                      InMux                        259              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/in1    LogicCell40_SEQ_MODE_0000      0              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5582  RISE       2
I__226/I                                      LocalMux                       0              4444   5582  RISE       1
I__226/O                                      LocalMux                     330              4774   5582  RISE       1
I__228/I                                      InMux                          0              4774   5582  RISE       1
I__228/O                                      InMux                        259              5033   5582  RISE       1
I__230/I                                      CascadeMux                     0              5033   5582  RISE       1
I__230/O                                      CascadeMux                     0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5582  RISE       2
uart_tx.M_ctr_q_1_LC_15_22_1/carryin          LogicCell40_SEQ_MODE_1000      0              5265   5582  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/carryout         LogicCell40_SEQ_MODE_1000    126              5391   5582  RISE       2
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/carryin    LogicCell40_SEQ_MODE_0000      0              5391   5582  RISE       1
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/carryout   LogicCell40_SEQ_MODE_0000    126              5517   5582  RISE       2
I__204/I                                      InMux                          0              5517   6865  RISE       1
I__204/O                                      InMux                        259              5777   6865  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/in3              LogicCell40_SEQ_MODE_1000      0              5777   6865  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_14_22_0/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_14_23_1/in2
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_14_23_1/clk
Setup Constraint : 10000p
Path slack       : 6879p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_14_22_0/lcout              LogicCell40_SEQ_MODE_1000    540              3455   5974  RISE       2
I__195/I                                        LocalMux                       0              3455   5974  RISE       1
I__195/O                                        LocalMux                     330              3785   5974  RISE       1
I__197/I                                        InMux                          0              3785   5974  RISE       1
I__197/O                                        InMux                        259              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/in0       LogicCell40_SEQ_MODE_0000      0              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/ltout     LogicCell40_SEQ_MODE_0000    386              4430   5974  FALL       1
I__139/I                                        CascadeMux                     0              4430   5974  FALL       1
I__139/O                                        CascadeMux                     0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in2       LogicCell40_SEQ_MODE_0000      0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/lcout     LogicCell40_SEQ_MODE_0000    379              4809   5974  RISE       7
I__288/I                                        LocalMux                       0              4809   5974  RISE       1
I__288/O                                        LocalMux                     330              5138   5974  RISE       1
I__293/I                                        InMux                          0              5138   6241  RISE       1
I__293/O                                        InMux                        259              5398   6241  RISE       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_14_23_0/in3    LogicCell40_SEQ_MODE_0000      0              5398   6241  RISE       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_14_23_0/ltout  LogicCell40_SEQ_MODE_0000    267              5664   6879  RISE       1
I__137/I                                        CascadeMux                     0              5664   6879  RISE       1
I__137/O                                        CascadeMux                     0              5664   6879  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/in2             LogicCell40_SEQ_MODE_1000      0              5664   6879  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_17_LC_15_27_1/lcout
Path End         : click_dtct.M_last_q_LC_14_25_7/in0
Capture Clock    : click_dtct.M_last_q_LC_14_25_7/clk
Setup Constraint : 10000p
Path slack       : 7012p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_17_LC_15_27_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3548  RISE       3
I__653/I                                      Odrv4                          0              3455   4964  RISE       1
I__653/O                                      Odrv4                        351              3806   4964  RISE       1
I__656/I                                      LocalMux                       0              3806   4964  RISE       1
I__656/O                                      LocalMux                     330              4136   4964  RISE       1
I__658/I                                      InMux                          0              4136   4964  RISE       1
I__658/O                                      InMux                        259              4395   4964  RISE       1
btn_cond.M_ctr_q_RNIA1N2_19_LC_14_26_1/in0    LogicCell40_SEQ_MODE_0000      0              4395   4964  RISE       1
btn_cond.M_ctr_q_RNIA1N2_19_LC_14_26_1/lcout  LogicCell40_SEQ_MODE_0000    449              4844   4964  RISE       5
I__337/I                                      LocalMux                       0              4844   5869  RISE       1
I__337/O                                      LocalMux                     330              5174   5869  RISE       1
I__342/I                                      InMux                          0              5174   7012  RISE       1
I__342/O                                      InMux                        259              5433   7012  RISE       1
click_dtct.M_last_q_LC_14_25_7/in0            LogicCell40_SEQ_MODE_1000      0              5433   7012  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_14_22_0/lcout
Path End         : uart_tx.M_state_q_1_LC_14_22_3/in0
Capture Clock    : uart_tx.M_state_q_1_LC_14_22_3/clk
Setup Constraint : 10000p
Path slack       : 7047p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_14_22_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   5974  RISE       2
I__195/I                                     LocalMux                       0              3455   5974  RISE       1
I__195/O                                     LocalMux                     330              3785   5974  RISE       1
I__197/I                                     InMux                          0              3785   5974  RISE       1
I__197/O                                     InMux                        259              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/ltout  LogicCell40_SEQ_MODE_0000    386              4430   5974  FALL       1
I__139/I                                     CascadeMux                     0              4430   5974  FALL       1
I__139/O                                     CascadeMux                     0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in2    LogicCell40_SEQ_MODE_0000      0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/lcout  LogicCell40_SEQ_MODE_0000    379              4809   5974  RISE       7
I__289/I                                     LocalMux                       0              4809   7047  RISE       1
I__289/O                                     LocalMux                     330              5138   7047  RISE       1
I__296/I                                     InMux                          0              5138   7047  RISE       1
I__296/O                                     InMux                        259              5398   7047  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/in0           LogicCell40_SEQ_MODE_1000      0              5398   7047  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_1_LC_15_22_1/in0
Capture Clock    : uart_tx.M_ctr_q_1_LC_15_22_1/clk
Setup Constraint : 10000p
Path slack       : 7061p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__412/I                                        Odrv4                          0              4444   7061  RISE       1
I__412/O                                        Odrv4                        351              4795   7061  RISE       1
I__427/I                                        LocalMux                       0              4795   7061  RISE       1
I__427/O                                        LocalMux                     330              5124   7061  RISE       1
I__430/I                                        InMux                          0              5124   7061  RISE       1
I__430/O                                        InMux                        259              5384   7061  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/in0                LogicCell40_SEQ_MODE_1000      0              5384   7061  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_3_LC_15_22_3/in0
Capture Clock    : uart_tx.M_ctr_q_3_LC_15_22_3/clk
Setup Constraint : 10000p
Path slack       : 7061p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__412/I                                        Odrv4                          0              4444   7061  RISE       1
I__412/O                                        Odrv4                        351              4795   7061  RISE       1
I__427/I                                        LocalMux                       0              4795   7061  RISE       1
I__427/O                                        LocalMux                     330              5124   7061  RISE       1
I__431/I                                        InMux                          0              5124   7061  RISE       1
I__431/O                                        InMux                        259              5384   7061  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/in0                LogicCell40_SEQ_MODE_1000      0              5384   7061  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_1_LC_15_22_1/in3
Capture Clock    : uart_tx.M_ctr_q_1_LC_15_22_1/clk
Setup Constraint : 10000p
Path slack       : 7118p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__453/I                                      LocalMux                       0              3455   5582  RISE       1
I__453/O                                      LocalMux                     330              3785   5582  RISE       1
I__457/I                                      InMux                          0              3785   5582  RISE       1
I__457/O                                      InMux                        259              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/in1    LogicCell40_SEQ_MODE_0000      0              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5582  RISE       2
I__226/I                                      LocalMux                       0              4444   5582  RISE       1
I__226/O                                      LocalMux                     330              4774   5582  RISE       1
I__228/I                                      InMux                          0              4774   5582  RISE       1
I__228/O                                      InMux                        259              5033   5582  RISE       1
I__230/I                                      CascadeMux                     0              5033   5582  RISE       1
I__230/O                                      CascadeMux                     0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/carryout         LogicCell40_SEQ_MODE_1000    231              5265   5582  RISE       2
I__216/I                                      InMux                          0              5265   7117  RISE       1
I__216/O                                      InMux                        259              5524   7117  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/in3              LogicCell40_SEQ_MODE_1000      0              5524   7117  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_13_24_7/lcout
Path End         : M_count_q_7_LC_13_25_2/in1
Capture Clock    : M_count_q_7_LC_13_25_2/clk
Setup Constraint : 10000p
Path slack       : 7215p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_13_24_7/lcout        LogicCell40_SEQ_MODE_1000    540              3455   7216  RISE       3
I__382/I                            Odrv4                          0              3455   7216  RISE       1
I__382/O                            Odrv4                        351              3806   7216  RISE       1
I__384/I                            LocalMux                       0              3806   7216  RISE       1
I__384/O                            LocalMux                     330              4136   7216  RISE       1
I__387/I                            InMux                          0              4136   7216  RISE       1
I__387/O                            InMux                        259              4395   7216  RISE       1
M_count_q_RNO_0_7_LC_14_25_2/in3    LogicCell40_SEQ_MODE_0000      0              4395   7216  RISE       1
M_count_q_RNO_0_7_LC_14_25_2/lcout  LogicCell40_SEQ_MODE_0000    316              4711   7216  RISE       1
I__190/I                            LocalMux                       0              4711   7216  RISE       1
I__190/O                            LocalMux                     330              5040   7216  RISE       1
I__191/I                            InMux                          0              5040   7216  RISE       1
I__191/O                            InMux                        259              5300   7216  RISE       1
M_count_q_7_LC_13_25_2/in1          LogicCell40_SEQ_MODE_1000      0              5300   7216  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_14_22_0/lcout
Path End         : uart_tx.M_ctr_q_6_LC_15_22_7/in3
Capture Clock    : uart_tx.M_ctr_q_6_LC_15_22_7/clk
Setup Constraint : 10000p
Path slack       : 7244p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_14_22_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   5974  RISE       2
I__195/I                                     LocalMux                       0              3455   5974  RISE       1
I__195/O                                     LocalMux                     330              3785   5974  RISE       1
I__197/I                                     InMux                          0              3785   5974  RISE       1
I__197/O                                     InMux                        259              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/ltout  LogicCell40_SEQ_MODE_0000    386              4430   5974  FALL       1
I__139/I                                     CascadeMux                     0              4430   5974  FALL       1
I__139/O                                     CascadeMux                     0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in2    LogicCell40_SEQ_MODE_0000      0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/lcout  LogicCell40_SEQ_MODE_0000    379              4809   5974  RISE       7
I__290/I                                     LocalMux                       0              4809   7244  RISE       1
I__290/O                                     LocalMux                     330              5138   7244  RISE       1
I__297/I                                     InMux                          0              5138   7244  RISE       1
I__297/O                                     InMux                        259              5398   7244  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/in3             LogicCell40_SEQ_MODE_1000      0              5398   7244  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : M_count_q_4_LC_14_24_4/in2
Capture Clock    : M_count_q_4_LC_14_24_4/clk
Setup Constraint : 10000p
Path slack       : 7243p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__405/I                                        LocalMux                       0              4444   5666  RISE       1
I__405/O                                        LocalMux                     330              4774   5666  RISE       1
I__415/I                                        InMux                          0              4774   5666  RISE       1
I__415/O                                        InMux                        259              5033   5666  RISE       1
M_count_q_RNIF6FD2_1_LC_14_24_3/in3             LogicCell40_SEQ_MODE_0000      0              5033   5666  RISE       1
M_count_q_RNIF6FD2_1_LC_14_24_3/ltout           LogicCell40_SEQ_MODE_0000    267              5300   7244  RISE       1
I__169/I                                        CascadeMux                     0              5300   7244  RISE       1
I__169/O                                        CascadeMux                     0              5300   7244  RISE       1
M_count_q_4_LC_14_24_4/in2                      LogicCell40_SEQ_MODE_1000      0              5300   7244  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_14_22_0/lcout
Path End         : uart_tx.M_ctr_q_2_LC_14_22_2/in3
Capture Clock    : uart_tx.M_ctr_q_2_LC_14_22_2/clk
Setup Constraint : 10000p
Path slack       : 7244p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_14_22_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   5974  RISE       2
I__195/I                                     LocalMux                       0              3455   5974  RISE       1
I__195/O                                     LocalMux                     330              3785   5974  RISE       1
I__197/I                                     InMux                          0              3785   5974  RISE       1
I__197/O                                     InMux                        259              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/ltout  LogicCell40_SEQ_MODE_0000    386              4430   5974  FALL       1
I__139/I                                     CascadeMux                     0              4430   5974  FALL       1
I__139/O                                     CascadeMux                     0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in2    LogicCell40_SEQ_MODE_0000      0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/lcout  LogicCell40_SEQ_MODE_0000    379              4809   5974  RISE       7
I__289/I                                     LocalMux                       0              4809   7047  RISE       1
I__289/O                                     LocalMux                     330              5138   7047  RISE       1
I__294/I                                     InMux                          0              5138   7244  RISE       1
I__294/O                                     InMux                        259              5398   7244  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/in3             LogicCell40_SEQ_MODE_1000      0              5398   7244  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_14_22_0/lcout
Path End         : uart_tx.M_ctr_q_5_LC_14_22_0/in3
Capture Clock    : uart_tx.M_ctr_q_5_LC_14_22_0/clk
Setup Constraint : 10000p
Path slack       : 7244p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_14_22_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   5974  RISE       2
I__195/I                                     LocalMux                       0              3455   5974  RISE       1
I__195/O                                     LocalMux                     330              3785   5974  RISE       1
I__197/I                                     InMux                          0              3785   5974  RISE       1
I__197/O                                     InMux                        259              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/ltout  LogicCell40_SEQ_MODE_0000    386              4430   5974  FALL       1
I__139/I                                     CascadeMux                     0              4430   5974  FALL       1
I__139/O                                     CascadeMux                     0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in2    LogicCell40_SEQ_MODE_0000      0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/lcout  LogicCell40_SEQ_MODE_0000    379              4809   5974  RISE       7
I__289/I                                     LocalMux                       0              4809   7047  RISE       1
I__289/O                                     LocalMux                     330              5138   7047  RISE       1
I__295/I                                     InMux                          0              5138   7244  RISE       1
I__295/O                                     InMux                        259              5398   7244  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/in3             LogicCell40_SEQ_MODE_1000      0              5398   7244  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_6_LC_15_22_7/in0
Capture Clock    : uart_tx.M_ctr_q_6_LC_15_22_7/clk
Setup Constraint : 10000p
Path slack       : 7363p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5666  RISE       8
I__440/I                                        LocalMux                       0              3455   5666  RISE       1
I__440/O                                        LocalMux                     330              3785   5666  RISE       1
I__444/I                                        InMux                          0              3785   7363  RISE       1
I__444/O                                        InMux                        259              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7363  RISE       2
I__300/I                                        LocalMux                       0              4493   7363  RISE       1
I__300/O                                        LocalMux                     330              4823   7363  RISE       1
I__302/I                                        InMux                          0              4823   7363  RISE       1
I__302/O                                        InMux                        259              5082   7363  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/in0                LogicCell40_SEQ_MODE_1000      0              5082   7363  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_state_q_0_LC_14_23_4/in0
Capture Clock    : uart_tx.M_state_q_0_LC_14_23_4/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__408/I                                        LocalMux                       0              4444   7181  RISE       1
I__408/O                                        LocalMux                     330              4774   7181  RISE       1
I__419/I                                        InMux                          0              4774   7412  RISE       1
I__419/O                                        InMux                        259              5033   7412  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/in0              LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_2_LC_14_22_2/in0
Capture Clock    : uart_tx.M_ctr_q_2_LC_14_22_2/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__409/I                                        LocalMux                       0              4444   7412  RISE       1
I__409/O                                        LocalMux                     330              4774   7412  RISE       1
I__421/I                                        InMux                          0              4774   7412  RISE       1
I__421/O                                        InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_0_LC_15_22_0/in0
Capture Clock    : uart_tx.M_ctr_q_0_LC_15_22_0/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__410/I                                        LocalMux                       0              4444   7412  RISE       1
I__410/O                                        LocalMux                     330              4774   7412  RISE       1
I__423/I                                        InMux                          0              4774   7412  RISE       1
I__423/O                                        InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : M_count_q_0_LC_14_24_1/in0
Capture Clock    : M_count_q_0_LC_14_24_1/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__411/I                                        LocalMux                       0              4444   7412  RISE       1
I__411/O                                        LocalMux                     330              4774   7412  RISE       1
I__426/I                                        InMux                          0              4774   7412  RISE       1
I__426/O                                        InMux                        259              5033   7412  RISE       1
M_count_q_0_LC_14_24_1/in0                      LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_5_LC_14_22_0/in0
Capture Clock    : uart_tx.M_ctr_q_5_LC_14_22_0/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__409/I                                        LocalMux                       0              4444   7412  RISE       1
I__409/O                                        LocalMux                     330              4774   7412  RISE       1
I__422/I                                        InMux                          0              4774   7412  RISE       1
I__422/O                                        InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_4_LC_15_22_4/in0
Capture Clock    : uart_tx.M_ctr_q_4_LC_15_22_4/clk
Setup Constraint : 10000p
Path slack       : 7412p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__410/I                                        LocalMux                       0              4444   7412  RISE       1
I__410/O                                        LocalMux                     330              4774   7412  RISE       1
I__424/I                                        InMux                          0              4774   7412  RISE       1
I__424/O                                        InMux                        259              5033   7412  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/in0                LogicCell40_SEQ_MODE_1000      0              5033   7412  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_1_LC_15_25_1/lcout
Path End         : click_dtct.M_last_q_LC_14_25_7/in2
Capture Clock    : click_dtct.M_last_q_LC_14_25_7/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_1_LC_15_25_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   3548  RISE       3
I__684/I                                     LocalMux                       0              3455   5617  RISE       1
I__684/O                                     LocalMux                     330              3785   5617  RISE       1
I__687/I                                     InMux                          0              3785   5617  RISE       1
I__687/O                                     InMux                        259              4044   5617  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_LC_14_25_3/in0    LogicCell40_SEQ_MODE_0000      0              4044   5617  RISE       1
btn_cond.M_ctr_q_RNIE6NB_0_LC_14_25_3/lcout  LogicCell40_SEQ_MODE_0000    449              4493   5617  RISE       5
I__348/I                                     LocalMux                       0              4493   6304  RISE       1
I__348/O                                     LocalMux                     330              4823   6304  RISE       1
I__353/I                                     InMux                          0              4823   7461  RISE       1
I__353/O                                     InMux                        259              5082   7461  RISE       1
I__354/I                                     CascadeMux                     0              5082   7461  RISE       1
I__354/O                                     CascadeMux                     0              5082   7461  RISE       1
click_dtct.M_last_q_LC_14_25_7/in2           LogicCell40_SEQ_MODE_1000      0              5082   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_6_LC_13_24_7/sr
Capture Clock    : M_count_q_6_LC_13_24_7/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE      10
I__141/I                                 Odrv4                          0              3455   7461  RISE       1
I__141/O                                 Odrv4                        351              3806   7461  RISE       1
I__145/I                                 Span4Mux_h                     0              3806   7461  RISE       1
I__145/O                                 Span4Mux_h                   302              4107   7461  RISE       1
I__149/I                                 Span4Mux_v                     0              4107   7461  RISE       1
I__149/O                                 Span4Mux_v                   351              4458   7461  RISE       1
I__152/I                                 LocalMux                       0              4458   7461  RISE       1
I__152/O                                 LocalMux                     330              4788   7461  RISE       1
I__155/I                                 SRMux                          0              4788   7461  RISE       1
I__155/O                                 SRMux                        463              5251   7461  RISE       1
M_count_q_6_LC_13_24_7/sr                LogicCell40_SEQ_MODE_1000      0              5251   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_3_LC_13_24_4/sr
Capture Clock    : M_count_q_3_LC_13_24_4/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE      10
I__141/I                                 Odrv4                          0              3455   7461  RISE       1
I__141/O                                 Odrv4                        351              3806   7461  RISE       1
I__145/I                                 Span4Mux_h                     0              3806   7461  RISE       1
I__145/O                                 Span4Mux_h                   302              4107   7461  RISE       1
I__149/I                                 Span4Mux_v                     0              4107   7461  RISE       1
I__149/O                                 Span4Mux_v                   351              4458   7461  RISE       1
I__152/I                                 LocalMux                       0              4458   7461  RISE       1
I__152/O                                 LocalMux                     330              4788   7461  RISE       1
I__155/I                                 SRMux                          0              4788   7461  RISE       1
I__155/O                                 SRMux                        463              5251   7461  RISE       1
M_count_q_3_LC_13_24_4/sr                LogicCell40_SEQ_MODE_1000      0              5251   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_5_LC_13_24_3/sr
Capture Clock    : M_count_q_5_LC_13_24_3/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE      10
I__141/I                                 Odrv4                          0              3455   7461  RISE       1
I__141/O                                 Odrv4                        351              3806   7461  RISE       1
I__145/I                                 Span4Mux_h                     0              3806   7461  RISE       1
I__145/O                                 Span4Mux_h                   302              4107   7461  RISE       1
I__149/I                                 Span4Mux_v                     0              4107   7461  RISE       1
I__149/O                                 Span4Mux_v                   351              4458   7461  RISE       1
I__152/I                                 LocalMux                       0              4458   7461  RISE       1
I__152/O                                 LocalMux                     330              4788   7461  RISE       1
I__155/I                                 SRMux                          0              4788   7461  RISE       1
I__155/O                                 SRMux                        463              5251   7461  RISE       1
M_count_q_5_LC_13_24_3/sr                LogicCell40_SEQ_MODE_1000      0              5251   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_2_LC_13_24_1/sr
Capture Clock    : M_count_q_2_LC_13_24_1/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE      10
I__141/I                                 Odrv4                          0              3455   7461  RISE       1
I__141/O                                 Odrv4                        351              3806   7461  RISE       1
I__145/I                                 Span4Mux_h                     0              3806   7461  RISE       1
I__145/O                                 Span4Mux_h                   302              4107   7461  RISE       1
I__149/I                                 Span4Mux_v                     0              4107   7461  RISE       1
I__149/O                                 Span4Mux_v                   351              4458   7461  RISE       1
I__152/I                                 LocalMux                       0              4458   7461  RISE       1
I__152/O                                 LocalMux                     330              4788   7461  RISE       1
I__155/I                                 SRMux                          0              4788   7461  RISE       1
I__155/O                                 SRMux                        463              5251   7461  RISE       1
M_count_q_2_LC_13_24_1/sr                LogicCell40_SEQ_MODE_1000      0              5251   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_5_LC_14_22_0/in2
Capture Clock    : uart_tx.M_ctr_q_5_LC_14_22_0/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5666  RISE       8
I__440/I                                        LocalMux                       0              3455   5666  RISE       1
I__440/O                                        LocalMux                     330              3785   5666  RISE       1
I__444/I                                        InMux                          0              3785   7363  RISE       1
I__444/O                                        InMux                        259              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7363  RISE       2
I__299/I                                        LocalMux                       0              4493   7461  RISE       1
I__299/O                                        LocalMux                     330              4823   7461  RISE       1
I__301/I                                        InMux                          0              4823   7461  RISE       1
I__301/O                                        InMux                        259              5082   7461  RISE       1
I__303/I                                        CascadeMux                     0              5082   7461  RISE       1
I__303/O                                        CascadeMux                     0              5082   7461  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/in2                LogicCell40_SEQ_MODE_1000      0              5082   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_6_LC_15_22_7/in1
Capture Clock    : uart_tx.M_ctr_q_6_LC_15_22_7/clk
Setup Constraint : 10000p
Path slack       : 7482p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__410/I                                        LocalMux                       0              4444   7412  RISE       1
I__410/O                                        LocalMux                     330              4774   7412  RISE       1
I__425/I                                        InMux                          0              4774   7482  RISE       1
I__425/O                                        InMux                        259              5033   7482  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/in1                LogicCell40_SEQ_MODE_1000      0              5033   7482  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_0_LC_15_22_0/in2
Capture Clock    : uart_tx.M_ctr_q_0_LC_15_22_0/clk
Setup Constraint : 10000p
Path slack       : 7510p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__453/I                                      LocalMux                       0              3455   5582  RISE       1
I__453/O                                      LocalMux                     330              3785   5582  RISE       1
I__457/I                                      InMux                          0              3785   5582  RISE       1
I__457/O                                      InMux                        259              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/in1    LogicCell40_SEQ_MODE_0000      0              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5582  RISE       2
I__226/I                                      LocalMux                       0              4444   5582  RISE       1
I__226/O                                      LocalMux                     330              4774   5582  RISE       1
I__228/I                                      InMux                          0              4774   5582  RISE       1
I__228/O                                      InMux                        259              5033   5582  RISE       1
I__230/I                                      CascadeMux                     0              5033   5582  RISE       1
I__230/O                                      CascadeMux                     0              5033   5582  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/in2              LogicCell40_SEQ_MODE_1000      0              5033   7510  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_0_LC_15_22_0/in3
Capture Clock    : uart_tx.M_ctr_q_0_LC_15_22_0/clk
Setup Constraint : 10000p
Path slack       : 7609p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__453/I                                      LocalMux                       0              3455   5582  RISE       1
I__453/O                                      LocalMux                     330              3785   5582  RISE       1
I__457/I                                      InMux                          0              3785   5582  RISE       1
I__457/O                                      InMux                        259              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/in1    LogicCell40_SEQ_MODE_0000      0              4044   5582  RISE       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5582  RISE       2
I__227/I                                      LocalMux                       0              4444   7608  RISE       1
I__227/O                                      LocalMux                     330              4774   7608  RISE       1
I__229/I                                      InMux                          0              4774   7608  RISE       1
I__229/O                                      InMux                        259              5033   7608  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/in3              LogicCell40_SEQ_MODE_1000      0              5033   7608  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_15_23_0/in3
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_15_23_0/clk
Setup Constraint : 10000p
Path slack       : 7609p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__413/I                                        LocalMux                       0              4444   7608  RISE       1
I__413/O                                        LocalMux                     330              4774   7608  RISE       1
I__428/I                                        InMux                          0              4774   7608  RISE       1
I__428/O                                        InMux                        259              5033   7608  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/in3             LogicCell40_SEQ_MODE_1000      0              5033   7608  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__615/I                                          ClkMux                         0              2607  RISE       1
I__615/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_14_23_1/in3
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_14_23_1/clk
Setup Constraint : 10000p
Path slack       : 7609p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__454/I                                        LocalMux                       0              3455   5666  RISE       1
I__454/O                                        LocalMux                     330              3785   5666  RISE       1
I__459/I                                        InMux                          0              3785   5666  RISE       1
I__459/O                                        InMux                        259              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in1    LogicCell40_SEQ_MODE_0000      0              4044   5666  RISE       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    400              4444   5666  RISE      16
I__408/I                                        LocalMux                       0              4444   7181  RISE       1
I__408/O                                        LocalMux                     330              4774   7181  RISE       1
I__420/I                                        InMux                          0              4774   7608  RISE       1
I__420/O                                        InMux                        259              5033   7608  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/in3             LogicCell40_SEQ_MODE_1000      0              5033   7608  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_1_LC_14_24_5/sr
Capture Clock    : M_count_q_1_LC_14_24_5/clk
Setup Constraint : 10000p
Path slack       : 7763p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE      10
I__142/I                                 Odrv4                          0              3455   7763  RISE       1
I__142/O                                 Odrv4                        351              3806   7763  RISE       1
I__147/I                                 Span4Mux_v                     0              3806   7763  RISE       1
I__147/O                                 Span4Mux_v                   351              4157   7763  RISE       1
I__151/I                                 LocalMux                       0              4157   7763  RISE       1
I__151/O                                 LocalMux                     330              4486   7763  RISE       1
I__154/I                                 SRMux                          0              4486   7763  RISE       1
I__154/O                                 SRMux                        463              4949   7763  RISE       1
M_count_q_1_LC_14_24_5/sr                LogicCell40_SEQ_MODE_1000      0              4949   7763  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_4_LC_14_24_4/sr
Capture Clock    : M_count_q_4_LC_14_24_4/clk
Setup Constraint : 10000p
Path slack       : 7763p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE      10
I__142/I                                 Odrv4                          0              3455   7763  RISE       1
I__142/O                                 Odrv4                        351              3806   7763  RISE       1
I__147/I                                 Span4Mux_v                     0              3806   7763  RISE       1
I__147/O                                 Span4Mux_v                   351              4157   7763  RISE       1
I__151/I                                 LocalMux                       0              4157   7763  RISE       1
I__151/O                                 LocalMux                     330              4486   7763  RISE       1
I__154/I                                 SRMux                          0              4486   7763  RISE       1
I__154/O                                 SRMux                        463              4949   7763  RISE       1
M_count_q_4_LC_14_24_4/sr                LogicCell40_SEQ_MODE_1000      0              4949   7763  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_0_LC_14_24_1/sr
Capture Clock    : M_count_q_0_LC_14_24_1/clk
Setup Constraint : 10000p
Path slack       : 7763p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE      10
I__142/I                                 Odrv4                          0              3455   7763  RISE       1
I__142/O                                 Odrv4                        351              3806   7763  RISE       1
I__147/I                                 Span4Mux_v                     0              3806   7763  RISE       1
I__147/O                                 Span4Mux_v                   351              4157   7763  RISE       1
I__151/I                                 LocalMux                       0              4157   7763  RISE       1
I__151/O                                 LocalMux                     330              4486   7763  RISE       1
I__154/I                                 SRMux                          0              4486   7763  RISE       1
I__154/O                                 SRMux                        463              4949   7763  RISE       1
M_count_q_0_LC_14_24_1/sr                LogicCell40_SEQ_MODE_1000      0              4949   7763  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_7_LC_13_25_2/sr
Capture Clock    : M_count_q_7_LC_13_25_2/clk
Setup Constraint : 10000p
Path slack       : 7763p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE      10
I__141/I                                 Odrv4                          0              3455   7461  RISE       1
I__141/O                                 Odrv4                        351              3806   7461  RISE       1
I__146/I                                 Span4Mux_v                     0              3806   7763  RISE       1
I__146/O                                 Span4Mux_v                   351              4157   7763  RISE       1
I__150/I                                 LocalMux                       0              4157   7763  RISE       1
I__150/O                                 LocalMux                     330              4486   7763  RISE       1
I__153/I                                 SRMux                          0              4486   7763  RISE       1
I__153/O                                 SRMux                        463              4949   7763  RISE       1
M_count_q_7_LC_13_25_2/sr                LogicCell40_SEQ_MODE_1000      0              4949   7763  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_14_22_0/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_14_22_7/in2
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_14_22_7/clk
Setup Constraint : 10000p
Path slack       : 7804p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_14_22_0/lcout           LogicCell40_SEQ_MODE_1000    540              3455   5974  RISE       2
I__195/I                                     LocalMux                       0              3455   5974  RISE       1
I__195/O                                     LocalMux                     330              3785   5974  RISE       1
I__197/I                                     InMux                          0              3785   5974  RISE       1
I__197/O                                     InMux                        259              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/in0    LogicCell40_SEQ_MODE_0000      0              4044   5974  RISE       1
uart_tx.M_ctr_q_RNIGGUF1_0_LC_14_22_5/ltout  LogicCell40_SEQ_MODE_0000    386              4430   5974  FALL       1
I__139/I                                     CascadeMux                     0              4430   5974  FALL       1
I__139/O                                     CascadeMux                     0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in2    LogicCell40_SEQ_MODE_0000      0              4430   5974  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/ltout  LogicCell40_SEQ_MODE_0000    309              4739   7805  RISE       1
I__138/I                                     CascadeMux                     0              4739   7805  RISE       1
I__138/O                                     CascadeMux                     0              4739   7805  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/in2          LogicCell40_SEQ_MODE_1000      0              4739   7805  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_3/in1
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_3/clk
Setup Constraint : 10000p
Path slack       : 7818p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__455/I                              Odrv4                          0              3455   7819  RISE       1
I__455/O                              Odrv4                        351              3806   7819  RISE       1
I__463/I                              Span4Mux_h                     0              3806   7819  RISE       1
I__463/O                              Span4Mux_h                   302              4107   7819  RISE       1
I__468/I                              LocalMux                       0              4107   7819  RISE       1
I__468/O                              LocalMux                     330              4437   7819  RISE       1
I__469/I                              InMux                          0              4437   7819  RISE       1
I__469/O                              InMux                        259              4697   7819  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/in1      LogicCell40_SEQ_MODE_1001      0              4697   7819  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__608/I                                          ClkMux                         0              2607  RISE       1
I__608/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_14_24_1/lcout
Path End         : uart_tx.M_savedData_q_0_LC_16_23_0/in3
Capture Clock    : uart_tx.M_savedData_q_0_LC_16_23_0/clk
Setup Constraint : 10000p
Path slack       : 7896p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_14_24_1/lcout            LogicCell40_SEQ_MODE_1000    540              3455   6318  RISE       4
I__396/I                                Odrv4                          0              3455   7896  RISE       1
I__396/O                                Odrv4                        351              3806   7896  RISE       1
I__400/I                                Span4Mux_v                     0              3806   7896  RISE       1
I__400/O                                Span4Mux_v                   351              4157   7896  RISE       1
I__402/I                                LocalMux                       0              4157   7896  RISE       1
I__402/O                                LocalMux                     330              4486   7896  RISE       1
I__403/I                                InMux                          0              4486   7896  RISE       1
I__403/O                                InMux                        259              4746   7896  RISE       1
uart_tx.M_savedData_q_0_LC_16_23_0/in3  LogicCell40_SEQ_MODE_1000      0              4746   7896  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_16_23_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_7_LC_13_25_2/lcout
Path End         : uart_tx.M_savedData_q_7_LC_16_23_7/in3
Capture Clock    : uart_tx.M_savedData_q_7_LC_16_23_7/clk
Setup Constraint : 10000p
Path slack       : 7896p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_7_LC_13_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   7896  RISE       2
I__365/I                                Odrv4                          0              3455   7896  RISE       1
I__365/O                                Odrv4                        351              3806   7896  RISE       1
I__367/I                                Span4Mux_v                     0              3806   7896  RISE       1
I__367/O                                Span4Mux_v                   351              4157   7896  RISE       1
I__368/I                                LocalMux                       0              4157   7896  RISE       1
I__368/O                                LocalMux                     330              4486   7896  RISE       1
I__369/I                                InMux                          0              4486   7896  RISE       1
I__369/O                                InMux                        259              4746   7896  RISE       1
uart_tx.M_savedData_q_7_LC_16_23_7/in3  LogicCell40_SEQ_MODE_1000      0              4746   7896  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_7_LC_16_23_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_13_24_7/lcout
Path End         : uart_tx.M_savedData_q_6_LC_16_23_1/in3
Capture Clock    : uart_tx.M_savedData_q_6_LC_16_23_1/clk
Setup Constraint : 10000p
Path slack       : 7896p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_13_24_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   7216  RISE       3
I__383/I                                Odrv4                          0              3455   7896  RISE       1
I__383/O                                Odrv4                        351              3806   7896  RISE       1
I__386/I                                Span4Mux_v                     0              3806   7896  RISE       1
I__386/O                                Span4Mux_v                   351              4157   7896  RISE       1
I__389/I                                LocalMux                       0              4157   7896  RISE       1
I__389/O                                LocalMux                     330              4486   7896  RISE       1
I__390/I                                InMux                          0              4486   7896  RISE       1
I__390/O                                InMux                        259              4746   7896  RISE       1
uart_tx.M_savedData_q_6_LC_16_23_1/in3  LogicCell40_SEQ_MODE_1000      0              4746   7896  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_16_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_4_LC_14_24_4/lcout
Path End         : uart_tx.M_savedData_q_4_LC_16_23_4/in3
Capture Clock    : uart_tx.M_savedData_q_4_LC_16_23_4/clk
Setup Constraint : 10000p
Path slack       : 7945p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_4_LC_14_24_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   7608  RISE       3
I__374/I                                Odrv4                          0              3455   7945  RISE       1
I__374/O                                Odrv4                        351              3806   7945  RISE       1
I__377/I                                Span4Mux_h                     0              3806   7945  RISE       1
I__377/O                                Span4Mux_h                   302              4107   7945  RISE       1
I__378/I                                LocalMux                       0              4107   7945  RISE       1
I__378/O                                LocalMux                     330              4437   7945  RISE       1
I__379/I                                InMux                          0              4437   7945  RISE       1
I__379/O                                InMux                        259              4697   7945  RISE       1
uart_tx.M_savedData_q_4_LC_16_23_4/in3  LogicCell40_SEQ_MODE_1000      0              4697   7945  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_16_23_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_13_24_3/lcout
Path End         : uart_tx.M_savedData_q_5_LC_16_24_7/in3
Capture Clock    : uart_tx.M_savedData_q_5_LC_16_24_7/clk
Setup Constraint : 10000p
Path slack       : 7945p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_13_24_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       4
I__558/I                                Odrv4                          0              3455   7945  RISE       1
I__558/O                                Odrv4                        351              3806   7945  RISE       1
I__561/I                                Span4Mux_h                     0              3806   7945  RISE       1
I__561/O                                Span4Mux_h                   302              4107   7945  RISE       1
I__564/I                                LocalMux                       0              4107   7945  RISE       1
I__564/O                                LocalMux                     330              4437   7945  RISE       1
I__565/I                                InMux                          0              4437   7945  RISE       1
I__565/O                                InMux                        259              4697   7945  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_7/in3  LogicCell40_SEQ_MODE_1000      0              4697   7945  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_13_24_3/lcout
Path End         : M_count_q_5_LC_13_24_3/in0
Capture Clock    : M_count_q_5_LC_13_24_3/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_13_24_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       4
I__558/I                      Odrv4                          0              3455   7945  RISE       1
I__558/O                      Odrv4                        351              3806   7945  RISE       1
I__560/I                      LocalMux                       0              3806   8050  RISE       1
I__560/O                      LocalMux                     330              4136   8050  RISE       1
I__562/I                      InMux                          0              4136   8050  RISE       1
I__562/O                      InMux                        259              4395   8050  RISE       1
M_count_q_5_LC_13_24_3/in0    LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_13_24_3/lcout
Path End         : M_count_q_6_LC_13_24_7/in0
Capture Clock    : M_count_q_6_LC_13_24_7/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_13_24_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7433  RISE       4
I__558/I                      Odrv4                          0              3455   7945  RISE       1
I__558/O                      Odrv4                        351              3806   7945  RISE       1
I__560/I                      LocalMux                       0              3806   8050  RISE       1
I__560/O                      LocalMux                     330              4136   8050  RISE       1
I__563/I                      InMux                          0              4136   8050  RISE       1
I__563/O                      InMux                        259              4395   8050  RISE       1
M_count_q_6_LC_13_24_7/in0    LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_0_LC_14_22_7/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_14_22_7/in1
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_14_22_7/clk
Setup Constraint : 10000p
Path slack       : 8120p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_0_LC_14_22_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6886  RISE       5
I__267/I                               Odrv4                          0              3455   8120  RISE       1
I__267/O                               Odrv4                        351              3806   8120  RISE       1
I__272/I                               LocalMux                       0              3806   8120  RISE       1
I__272/O                               LocalMux                     330              4136   8120  RISE       1
I__273/I                               InMux                          0              4136   8120  RISE       1
I__273/O                               InMux                        259              4395   8120  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/in1    LogicCell40_SEQ_MODE_1000      0              4395   8120  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : uart_tx.M_state_q_0_LC_14_23_4/in1
Capture Clock    : uart_tx.M_state_q_0_LC_14_23_4/clk
Setup Constraint : 10000p
Path slack       : 8120p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE      10
I__141/I                                 Odrv4                          0              3455   7461  RISE       1
I__141/O                                 Odrv4                        351              3806   7461  RISE       1
I__144/I                                 LocalMux                       0              3806   8120  RISE       1
I__144/O                                 LocalMux                     330              4136   8120  RISE       1
I__148/I                                 InMux                          0              4136   8120  RISE       1
I__148/O                                 InMux                        259              4395   8120  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/in1       LogicCell40_SEQ_MODE_1000      0              4395   8120  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_13_24_7/lcout
Path End         : M_count_q_6_LC_13_24_7/in1
Capture Clock    : M_count_q_6_LC_13_24_7/clk
Setup Constraint : 10000p
Path slack       : 8120p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_13_24_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7216  RISE       3
I__383/I                      Odrv4                          0              3455   7896  RISE       1
I__383/O                      Odrv4                        351              3806   7896  RISE       1
I__385/I                      LocalMux                       0              3806   8120  RISE       1
I__385/O                      LocalMux                     330              4136   8120  RISE       1
I__388/I                      InMux                          0              4136   8120  RISE       1
I__388/O                      InMux                        259              4395   8120  RISE       1
M_count_q_6_LC_13_24_7/in1    LogicCell40_SEQ_MODE_1000      0              4395   8120  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_2_LC_14_22_2/in2
Capture Clock    : uart_tx.M_ctr_q_2_LC_14_22_2/clk
Setup Constraint : 10000p
Path slack       : 8134p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   5666  RISE       8
I__440/I                                        LocalMux                       0              3455   5666  RISE       1
I__440/O                                        LocalMux                     330              3785   5666  RISE       1
I__444/I                                        InMux                          0              3785   7363  RISE       1
I__444/O                                        InMux                        259              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/in0    LogicCell40_SEQ_MODE_0000      0              4044   7363  RISE       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/ltout  LogicCell40_SEQ_MODE_0000    365              4409   8134  RISE       1
I__121/I                                        CascadeMux                     0              4409   8134  RISE       1
I__121/O                                        CascadeMux                     0              4409   8134  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/in2                LogicCell40_SEQ_MODE_1000      0              4409   8134  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_14_24_5/lcout
Path End         : uart_tx.M_savedData_q_1_LC_16_24_3/in3
Capture Clock    : uart_tx.M_savedData_q_1_LC_16_24_3/clk
Setup Constraint : 10000p
Path slack       : 8247p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_14_24_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   6570  RISE       4
I__571/I                                Odrv4                          0              3455   8247  RISE       1
I__571/O                                Odrv4                        351              3806   8247  RISE       1
I__575/I                                LocalMux                       0              3806   8247  RISE       1
I__575/O                                LocalMux                     330              4136   8247  RISE       1
I__578/I                                InMux                          0              4136   8247  RISE       1
I__578/O                                InMux                        259              4395   8247  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_3/in3  LogicCell40_SEQ_MODE_1000      0              4395   8247  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_3_LC_13_24_4/lcout
Path End         : uart_tx.M_savedData_q_3_LC_16_24_1/in3
Capture Clock    : uart_tx.M_savedData_q_3_LC_16_24_1/clk
Setup Constraint : 10000p
Path slack       : 8247p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_3_LC_13_24_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   6213  RISE       3
I__583/I                                Odrv4                          0              3455   8247  RISE       1
I__583/O                                Odrv4                        351              3806   8247  RISE       1
I__586/I                                LocalMux                       0              3806   8247  RISE       1
I__586/O                                LocalMux                     330              4136   8247  RISE       1
I__587/I                                InMux                          0              4136   8247  RISE       1
I__587/O                                InMux                        259              4395   8247  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_1/in3  LogicCell40_SEQ_MODE_1000      0              4395   8247  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_13_24_1/lcout
Path End         : uart_tx.M_savedData_q_2_LC_16_24_0/in3
Capture Clock    : uart_tx.M_savedData_q_2_LC_16_24_0/clk
Setup Constraint : 10000p
Path slack       : 8247p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_13_24_1/lcout            LogicCell40_SEQ_MODE_1000    540              3455   6521  RISE       4
I__592/I                                Odrv4                          0              3455   8247  RISE       1
I__592/O                                Odrv4                        351              3806   8247  RISE       1
I__596/I                                LocalMux                       0              3806   8247  RISE       1
I__596/O                                LocalMux                     330              4136   8247  RISE       1
I__598/I                                InMux                          0              4136   8247  RISE       1
I__598/O                                InMux                        259              4395   8247  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_0/in3  LogicCell40_SEQ_MODE_1000      0              4395   8247  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_3/in3
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_3/clk
Setup Constraint : 10000p
Path slack       : 8247p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5666  RISE       8
I__442/I                              Odrv4                          0              3455   8247  RISE       1
I__442/O                              Odrv4                        351              3806   8247  RISE       1
I__450/I                              LocalMux                       0              3806   8247  RISE       1
I__450/O                              LocalMux                     330              4136   8247  RISE       1
I__452/I                              InMux                          0              4136   8247  RISE       1
I__452/O                              InMux                        259              4395   8247  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/in3      LogicCell40_SEQ_MODE_1001      0              4395   8247  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__608/I                                          ClkMux                         0              2607  RISE       1
I__608/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_2_LC_15_23_0/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_15_23_0/in0
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_15_23_0/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__615/I                                          ClkMux                         0              2607  RISE       1
I__615/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_2_LC_15_23_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6157  RISE       6
I__250/I                               LocalMux                       0              3455   6157  RISE       1
I__250/O                               LocalMux                     330              3785   6157  RISE       1
I__256/I                               InMux                          0              3785   8401  RISE       1
I__256/O                               InMux                        259              4044   8401  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__615/I                                          ClkMux                         0              2607  RISE       1
I__615/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_14_23_1/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_14_23_1/in0
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_14_23_1/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_14_23_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6879  RISE       4
I__275/I                               LocalMux                       0              3455   6879  RISE       1
I__275/O                               LocalMux                     330              3785   6879  RISE       1
I__278/I                               InMux                          0              3785   8401  RISE       1
I__278/O                               InMux                        259              4044   8401  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_7_LC_13_25_2/lcout
Path End         : M_count_q_7_LC_13_25_2/in0
Capture Clock    : M_count_q_7_LC_13_25_2/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_7_LC_13_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7896  RISE       2
I__364/I                      LocalMux                       0              3455   8401  RISE       1
I__364/O                      LocalMux                     330              3785   8401  RISE       1
I__366/I                      InMux                          0              3785   8401  RISE       1
I__366/O                      InMux                        259              4044   8401  RISE       1
M_count_q_7_LC_13_25_2/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_14_22_7/in0
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_14_22_7/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5666  RISE       8
I__440/I                              LocalMux                       0              3455   5666  RISE       1
I__440/O                              LocalMux                     330              3785   5666  RISE       1
I__445/I                              InMux                          0              3785   8401  RISE       1
I__445/O                              InMux                        259              4044   8401  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/in0   LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_19_LC_15_27_3/lcout
Path End         : btn_cond.M_ctr_q_19_LC_15_27_3/in1
Capture Clock    : btn_cond.M_ctr_q_19_LC_15_27_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_19_LC_15_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3569  RISE       3
I__647/I                              LocalMux                       0              3455   8471  RISE       1
I__647/O                              LocalMux                     330              3785   8471  RISE       1
I__650/I                              InMux                          0              3785   8471  RISE       1
I__650/O                              InMux                        259              4044   8471  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_18_LC_15_27_2/lcout
Path End         : btn_cond.M_ctr_q_18_LC_15_27_2/in1
Capture Clock    : btn_cond.M_ctr_q_18_LC_15_27_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_18_LC_15_27_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3499  RISE       3
I__661/I                              LocalMux                       0              3455   8078  RISE       1
I__661/O                              LocalMux                     330              3785   8078  RISE       1
I__664/I                              InMux                          0              3785   8078  RISE       1
I__664/O                              InMux                        259              4044   8078  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_16_LC_15_27_0/lcout
Path End         : btn_cond.M_ctr_q_16_LC_15_27_0/in1
Capture Clock    : btn_cond.M_ctr_q_16_LC_15_27_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_16_LC_15_27_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3632  RISE       3
I__639/I                              LocalMux                       0              3455   7826  RISE       1
I__639/O                              LocalMux                     330              3785   7826  RISE       1
I__642/I                              InMux                          0              3785   7826  RISE       1
I__642/O                              InMux                        259              4044   7826  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_15_LC_15_26_7/lcout
Path End         : btn_cond.M_ctr_q_15_LC_15_26_7/in1
Capture Clock    : btn_cond.M_ctr_q_15_LC_15_26_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_15_LC_15_26_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4088  RISE       3
I__492/I                              LocalMux                       0              3455   7503  RISE       1
I__492/O                              LocalMux                     330              3785   7503  RISE       1
I__495/I                              InMux                          0              3785   7503  RISE       1
I__495/O                              InMux                        259              4044   7503  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_14_LC_15_26_6/lcout
Path End         : btn_cond.M_ctr_q_14_LC_15_26_6/in1
Capture Clock    : btn_cond.M_ctr_q_14_LC_15_26_6/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_14_LC_15_26_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4095  RISE       3
I__486/I                              LocalMux                       0              3455   7377  RISE       1
I__486/O                              LocalMux                     330              3785   7377  RISE       1
I__489/I                              InMux                          0              3785   7377  RISE       1
I__489/O                              InMux                        259              4044   7377  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_15_26_5/lcout
Path End         : btn_cond.M_ctr_q_13_LC_15_26_5/in1
Capture Clock    : btn_cond.M_ctr_q_13_LC_15_26_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_15_26_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3295  RISE       3
I__669/I                              LocalMux                       0              3455   7251  RISE       1
I__669/O                              LocalMux                     330              3785   7251  RISE       1
I__672/I                              InMux                          0              3785   7251  RISE       1
I__672/O                              InMux                        259              4044   7251  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_12_LC_15_26_4/lcout
Path End         : btn_cond.M_ctr_q_12_LC_15_26_4/in1
Capture Clock    : btn_cond.M_ctr_q_12_LC_15_26_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_12_LC_15_26_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3211  RISE       3
I__677/I                              LocalMux                       0              3455   7124  RISE       1
I__677/O                              LocalMux                     330              3785   7124  RISE       1
I__680/I                              InMux                          0              3785   7124  RISE       1
I__680/O                              InMux                        259              4044   7124  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_10_LC_15_26_2/lcout
Path End         : btn_cond.M_ctr_q_10_LC_15_26_2/in1
Capture Clock    : btn_cond.M_ctr_q_10_LC_15_26_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_10_LC_15_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3786  RISE       3
I__505/I                              LocalMux                       0              3455   6872  RISE       1
I__505/O                              LocalMux                     330              3785   6872  RISE       1
I__508/I                              InMux                          0              3785   6872  RISE       1
I__508/O                              InMux                        259              4044   6872  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_9_LC_15_26_1/lcout
Path End         : btn_cond.M_ctr_q_9_LC_15_26_1/in1
Capture Clock    : btn_cond.M_ctr_q_9_LC_15_26_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_9_LC_15_26_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3856  RISE       3
I__499/I                             LocalMux                       0              3455   6746  RISE       1
I__499/O                             LocalMux                     330              3785   6746  RISE       1
I__502/I                             InMux                          0              3785   6746  RISE       1
I__502/O                             InMux                        259              4044   6746  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_8_LC_15_26_0/lcout
Path End         : btn_cond.M_ctr_q_8_LC_15_26_0/in1
Capture Clock    : btn_cond.M_ctr_q_8_LC_15_26_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_8_LC_15_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3751  RISE       3
I__512/I                             LocalMux                       0              3455   6620  RISE       1
I__512/O                             LocalMux                     330              3785   6620  RISE       1
I__515/I                             InMux                          0              3785   6620  RISE       1
I__515/O                             InMux                        259              4044   6620  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_7_LC_15_25_7/lcout
Path End         : btn_cond.M_ctr_q_7_LC_15_25_7/in1
Capture Clock    : btn_cond.M_ctr_q_7_LC_15_25_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_7_LC_15_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3499  RISE       3
I__526/I                             LocalMux                       0              3455   6297  RISE       1
I__526/O                             LocalMux                     330              3785   6297  RISE       1
I__529/I                             InMux                          0              3785   6297  RISE       1
I__529/O                             InMux                        259              4044   6297  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_6_LC_15_25_6/lcout
Path End         : btn_cond.M_ctr_q_6_LC_15_25_6/in1
Capture Clock    : btn_cond.M_ctr_q_6_LC_15_25_6/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_6_LC_15_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3365  RISE       3
I__547/I                             LocalMux                       0              3455   6171  RISE       1
I__547/O                             LocalMux                     330              3785   6171  RISE       1
I__550/I                             InMux                          0              3785   6171  RISE       1
I__550/O                             InMux                        259              4044   6171  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_5_LC_15_25_5/lcout
Path End         : btn_cond.M_ctr_q_5_LC_15_25_5/in1
Capture Clock    : btn_cond.M_ctr_q_5_LC_15_25_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_5_LC_15_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3414  RISE       3
I__541/I                             LocalMux                       0              3455   6044  RISE       1
I__541/O                             LocalMux                     330              3785   6044  RISE       1
I__544/I                             InMux                          0              3785   6044  RISE       1
I__544/O                             InMux                        259              4044   6044  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_4_LC_15_25_4/lcout
Path End         : btn_cond.M_ctr_q_4_LC_15_25_4/in1
Capture Clock    : btn_cond.M_ctr_q_4_LC_15_25_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_4_LC_15_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3435  RISE       3
I__534/I                             LocalMux                       0              3455   5918  RISE       1
I__534/O                             LocalMux                     330              3785   5918  RISE       1
I__537/I                             InMux                          0              3785   5918  RISE       1
I__537/O                             InMux                        259              4044   5918  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_3_LC_15_25_3/lcout
Path End         : btn_cond.M_ctr_q_3_LC_15_25_3/in1
Capture Clock    : btn_cond.M_ctr_q_3_LC_15_25_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_3_LC_15_25_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3484  RISE       3
I__691/I                             LocalMux                       0              3455   5792  RISE       1
I__691/O                             LocalMux                     330              3785   5792  RISE       1
I__694/I                             InMux                          0              3785   5792  RISE       1
I__694/O                             InMux                        259              4044   5792  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_0_LC_15_25_0/lcout
Path End         : btn_cond.M_ctr_q_0_LC_15_25_0/in1
Capture Clock    : btn_cond.M_ctr_q_0_LC_15_25_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_0_LC_15_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3463  RISE       3
I__699/I                             LocalMux                       0              3455   5413  RISE       1
I__699/O                             LocalMux                     330              3785   5413  RISE       1
I__702/I                             InMux                          0              3785   5413  RISE       1
I__702/O                             InMux                        259              4044   5413  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_4_LC_15_22_4/lcout
Path End         : uart_tx.M_ctr_q_4_LC_15_22_4/in1
Capture Clock    : uart_tx.M_ctr_q_4_LC_15_22_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_4_LC_15_22_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6339  RISE       2
I__201/I                            LocalMux                       0              3455   7047  RISE       1
I__201/O                            LocalMux                     330              3785   7047  RISE       1
I__203/I                            InMux                          0              3785   7047  RISE       1
I__203/O                            InMux                        259              4044   7047  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_15_22_3/lcout
Path End         : uart_tx.M_ctr_q_3_LC_15_22_3/in1
Capture Clock    : uart_tx.M_ctr_q_3_LC_15_22_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_15_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6423  RISE       2
I__206/I                            LocalMux                       0              3455   6921  RISE       1
I__206/O                            LocalMux                     330              3785   6921  RISE       1
I__208/I                            InMux                          0              3785   6921  RISE       1
I__208/O                            InMux                        259              4044   6921  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_1_LC_15_22_1/lcout
Path End         : uart_tx.M_ctr_q_1_LC_15_22_1/in1
Capture Clock    : uart_tx.M_ctr_q_1_LC_15_22_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_1_LC_15_22_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6016  RISE       2
I__218/I                            LocalMux                       0              3455   6669  RISE       1
I__218/O                            LocalMux                     330              3785   6669  RISE       1
I__220/I                            InMux                          0              3785   6669  RISE       1
I__220/O                            InMux                        259              4044   6669  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_15_22_0/lcout
Path End         : uart_tx.M_ctr_q_0_LC_15_22_0/in1
Capture Clock    : uart_tx.M_ctr_q_0_LC_15_22_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_15_22_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6086  RISE       2
I__223/I                            LocalMux                       0              3455   6542  RISE       1
I__223/O                            LocalMux                     330              3785   6542  RISE       1
I__225/I                            InMux                          0              3785   6542  RISE       1
I__225/O                            InMux                        259              4044   6542  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : uart_tx.M_state_q_1_LC_14_22_3/in1
Capture Clock    : uart_tx.M_state_q_1_LC_14_22_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7461  RISE      10
I__140/I                                 LocalMux                       0              3455   8471  RISE       1
I__140/O                                 LocalMux                     330              3785   8471  RISE       1
I__143/I                                 InMux                          0              3785   8471  RISE       1
I__143/O                                 InMux                        259              4044   8471  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/in1       LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_14_23_1/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_15_23_0/in1
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_15_23_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_14_23_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6879  RISE       4
I__276/I                               LocalMux                       0              3455   7047  RISE       1
I__276/O                               LocalMux                     330              3785   7047  RISE       1
I__280/I                               InMux                          0              3785   8471  RISE       1
I__280/O                               InMux                        259              4044   8471  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__615/I                                          ClkMux                         0              2607  RISE       1
I__615/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : btn_cond.M_ctr_q_11_LC_15_26_3/in1
Capture Clock    : btn_cond.M_ctr_q_11_LC_15_26_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3744  RISE       3
I__519/I                              LocalMux                       0              3455   6998  RISE       1
I__519/O                              LocalMux                     330              3785   6998  RISE       1
I__522/I                              InMux                          0              3785   6998  RISE       1
I__522/O                              InMux                        259              4044   6998  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_3_LC_13_24_4/lcout
Path End         : M_count_q_3_LC_13_24_4/in1
Capture Clock    : M_count_q_3_LC_13_24_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_3_LC_13_24_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6213  RISE       3
I__582/I                      LocalMux                       0              3455   8471  RISE       1
I__582/O                      LocalMux                     330              3785   8471  RISE       1
I__585/I                      InMux                          0              3785   8471  RISE       1
I__585/O                      InMux                        259              4044   8471  RISE       1
M_count_q_3_LC_13_24_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_13_24_1/lcout
Path End         : M_count_q_2_LC_13_24_1/in1
Capture Clock    : M_count_q_2_LC_13_24_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_13_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6521  RISE       4
I__591/I                      LocalMux                       0              3455   8471  RISE       1
I__591/O                      LocalMux                     330              3785   8471  RISE       1
I__594/I                      InMux                          0              3785   8471  RISE       1
I__594/O                      InMux                        259              4044   8471  RISE       1
M_count_q_2_LC_13_24_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_17_LC_15_27_1/lcout
Path End         : btn_cond.M_ctr_q_17_LC_15_27_1/in1
Capture Clock    : btn_cond.M_ctr_q_17_LC_15_27_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_17_LC_15_27_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3548  RISE       3
I__654/I                              LocalMux                       0              3455   7952  RISE       1
I__654/O                              LocalMux                     330              3785   7952  RISE       1
I__657/I                              InMux                          0              3785   7952  RISE       1
I__657/O                              InMux                        259              4044   7952  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_1_LC_15_25_1/lcout
Path End         : btn_cond.M_ctr_q_1_LC_15_25_1/in1
Capture Clock    : btn_cond.M_ctr_q_1_LC_15_25_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_1_LC_15_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3548  RISE       3
I__685/I                             LocalMux                       0              3455   5539  RISE       1
I__685/O                             LocalMux                     330              3785   5539  RISE       1
I__688/I                             InMux                          0              3785   5539  RISE       1
I__688/O                             InMux                        259              4044   5539  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_2_LC_15_25_2/in1
Capture Clock    : btn_cond.M_ctr_q_2_LC_15_25_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3064  RISE       3
I__705/I                             LocalMux                       0              3455   5666  RISE       1
I__705/O                             LocalMux                     330              3785   5666  RISE       1
I__708/I                             InMux                          0              3785   5666  RISE       1
I__708/O                             InMux                        259              4044   5666  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_14_24_1/lcout
Path End         : M_count_q_0_LC_14_24_1/in2
Capture Clock    : M_count_q_0_LC_14_24_1/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_14_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6318  RISE       4
I__394/I                      LocalMux                       0              3455   6318  RISE       1
I__394/O                      LocalMux                     330              3785   6318  RISE       1
I__398/I                      InMux                          0              3785   8499  RISE       1
I__398/O                      InMux                        259              4044   8499  RISE       1
I__401/I                      CascadeMux                     0              4044   8499  RISE       1
I__401/O                      CascadeMux                     0              4044   8499  RISE       1
M_count_q_0_LC_14_24_1/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_state_q_1_LC_14_22_3/in2
Capture Clock    : uart_tx.M_state_q_1_LC_14_22_3/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5666  RISE       8
I__440/I                              LocalMux                       0              3455   5666  RISE       1
I__440/O                              LocalMux                     330              3785   5666  RISE       1
I__446/I                              InMux                          0              3785   8499  RISE       1
I__446/O                              InMux                        259              4044   8499  RISE       1
I__451/I                              CascadeMux                     0              4044   8499  RISE       1
I__451/O                              CascadeMux                     0              4044   8499  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_14_24_5/lcout
Path End         : M_count_q_1_LC_14_24_5/in2
Capture Clock    : M_count_q_1_LC_14_24_5/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_14_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6570  RISE       4
I__570/I                      LocalMux                       0              3455   8499  RISE       1
I__570/O                      LocalMux                     330              3785   8499  RISE       1
I__574/I                      InMux                          0              3785   8499  RISE       1
I__574/O                      InMux                        259              4044   8499  RISE       1
I__577/I                      CascadeMux                     0              4044   8499  RISE       1
I__577/O                      CascadeMux                     0              4044   8499  RISE       1
M_count_q_1_LC_14_24_5/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_13_24_1/lcout
Path End         : M_count_q_3_LC_13_24_4/in2
Capture Clock    : M_count_q_3_LC_13_24_4/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_13_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6521  RISE       4
I__591/I                      LocalMux                       0              3455   8471  RISE       1
I__591/O                      LocalMux                     330              3785   8471  RISE       1
I__595/I                      InMux                          0              3785   8499  RISE       1
I__595/O                      InMux                        259              4044   8499  RISE       1
I__597/I                      CascadeMux                     0              4044   8499  RISE       1
I__597/O                      CascadeMux                     0              4044   8499  RISE       1
M_count_q_3_LC_13_24_4/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_0_LC_16_31_5/lcout
Path End         : btn_cond.sync.M_pipe_q_1_LC_16_31_4/in3
Capture Clock    : btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_0_LC_16_31_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_0_LC_16_31_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__625/I                                   LocalMux                       0              3455   8597  RISE       1
I__625/O                                   LocalMux                     330              3785   8597  RISE       1
I__626/I                                   InMux                          0              3785   8597  RISE       1
I__626/O                                   InMux                        259              4044   8597  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_15_21_5/lcout
Path End         : reset_cond.M_stage_q_2_LC_15_21_4/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_15_21_4/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_15_21_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_15_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__231/I                                 LocalMux                       0              3455   8597  RISE       1
I__231/O                                 LocalMux                     330              3785   8597  RISE       1
I__232/I                                 InMux                          0              3785   8597  RISE       1
I__232/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_2_LC_15_21_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_15_21_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_15_21_4/lcout
Path End         : reset_cond.M_stage_q_3_LC_14_21_0/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_14_21_0/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_15_21_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_15_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__246/I                                 LocalMux                       0              3455   8597  RISE       1
I__246/O                                 LocalMux                     330              3785   8597  RISE       1
I__247/I                                 InMux                          0              3785   8597  RISE       1
I__247/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_15_21_3/lcout
Path End         : reset_cond.M_stage_q_1_LC_15_21_5/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_15_21_5/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_15_21_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_15_21_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__233/I                                 LocalMux                       0              3455   8597  RISE       1
I__233/O                                 LocalMux                     330              3785   8597  RISE       1
I__234/I                                 InMux                          0              3785   8597  RISE       1
I__234/O                                 InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_1_LC_15_21_5/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_15_21_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_4_LC_14_24_4/lcout
Path End         : M_count_q_4_LC_14_24_4/in3
Capture Clock    : M_count_q_4_LC_14_24_4/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_4_LC_14_24_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7608  RISE       3
I__373/I                      LocalMux                       0              3455   8597  RISE       1
I__373/O                      LocalMux                     330              3785   8597  RISE       1
I__376/I                      InMux                          0              3785   8597  RISE       1
I__376/O                      InMux                        259              4044   8597  RISE       1
M_count_q_4_LC_14_24_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_14_22_7/in3
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_14_22_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__456/I                              LocalMux                       0              3455   8597  RISE       1
I__456/O                              LocalMux                     330              3785   8597  RISE       1
I__464/I                              InMux                          0              3785   8597  RISE       1
I__464/O                              InMux                        259              4044   8597  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/in3   LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_state_q_1_LC_14_22_3/in3
Capture Clock    : uart_tx.M_state_q_1_LC_14_22_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5582  RISE       9
I__456/I                              LocalMux                       0              3455   8597  RISE       1
I__456/O                              LocalMux                     330              3785   8597  RISE       1
I__465/I                              InMux                          0              3785   8597  RISE       1
I__465/O                              InMux                        259              4044   8597  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_15_21_3/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_15_21_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__235/I                               Odrv12                         0              1053   +INF  FALL       1
I__235/O                               Odrv12                       540              1593   +INF  FALL       1
I__236/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__236/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__237/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__237/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__239/I                               LocalMux                       0              2673   +INF  FALL       1
I__239/O                               LocalMux                     309              2982   +INF  FALL       1
I__241/I                               InMux                          0              2982   +INF  FALL       1
I__241/O                               InMux                        217              3199   +INF  FALL       1
reset_cond.M_stage_q_0_LC_15_21_3/in3  LogicCell40_SEQ_MODE_1000      0              3199   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_15_21_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_15_21_5/in1
Capture Clock    : reset_cond.M_stage_q_1_LC_15_21_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3149
---------------------------------------   ---- 
End-of-path arrival time (ps)             3149
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__235/I                               Odrv12                         0              1003   +INF  FALL       1
I__235/O                               Odrv12                       540              1543   +INF  FALL       1
I__236/I                               Span12Mux_v                    0              1543   +INF  FALL       1
I__236/O                               Span12Mux_v                  540              2083   +INF  FALL       1
I__237/I                               Span12Mux_h                    0              2083   +INF  FALL       1
I__237/O                               Span12Mux_h                  540              2623   +INF  FALL       1
I__239/I                               LocalMux                       0              2623   +INF  FALL       1
I__239/O                               LocalMux                     309              2932   +INF  FALL       1
I__242/I                               InMux                          0              2932   +INF  FALL       1
I__242/O                               InMux                        217              3149   +INF  FALL       1
reset_cond.M_stage_q_1_LC_15_21_5/in1  LogicCell40_SEQ_MODE_1000      0              3149   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_15_21_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trigger
Path End         : btn_cond.sync.M_pipe_q_0_LC_16_31_5/in0
Capture Clock    : btn_cond.sync.M_pipe_q_0_LC_16_31_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4560
---------------------------------------   ---- 
End-of-path arrival time (ps)             4560
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trigger                                  cu_top_0                       0                 0   +INF  RISE       1
trigger_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
trigger_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
trigger_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
trigger_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__627/I                                 Odrv12                         0              1053   +INF  FALL       1
I__627/O                                 Odrv12                       540              1593   +INF  FALL       1
I__628/I                                 Span12Mux_v                    0              1593   +INF  FALL       1
I__628/O                                 Span12Mux_v                  540              2133   +INF  FALL       1
I__629/I                                 Span12Mux_v                    0              2133   +INF  FALL       1
I__629/O                                 Span12Mux_v                  540              2673   +INF  FALL       1
I__630/I                                 Span12Mux_h                    0              2673   +INF  FALL       1
I__630/O                                 Span12Mux_h                  540              3213   +INF  FALL       1
I__631/I                                 Sp12to4                        0              3213   +INF  FALL       1
I__631/O                                 Sp12to4                      449              3662   +INF  FALL       1
I__632/I                                 Span4Mux_v                     0              3662   +INF  FALL       1
I__632/O                                 Span4Mux_v                   372              4034   +INF  FALL       1
I__633/I                                 LocalMux                       0              4034   +INF  FALL       1
I__633/O                                 LocalMux                     309              4342   +INF  FALL       1
I__634/I                                 InMux                          0              4342   +INF  FALL       1
I__634/O                                 InMux                        217              4560   +INF  FALL       1
btn_cond.sync.M_pipe_q_0_LC_16_31_5/in0  LogicCell40_SEQ_MODE_1000      0              4560   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_0_LC_16_31_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_txReg_q_LC_16_22_3/lcout
Path End         : usb_tx
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__608/I                                          ClkMux                         0              2607  RISE       1
I__608/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_txReg_q_LC_16_22_3/lcout  LogicCell40_SEQ_MODE_1001    540              3455   +INF  RISE       1
I__433/I                            Odrv12                         0              3455   +INF  RISE       1
I__433/O                            Odrv12                       491              3946   +INF  RISE       1
I__434/I                            Span12Mux_v                    0              3946   +INF  RISE       1
I__434/O                            Span12Mux_v                  491              4437   +INF  RISE       1
I__435/I                            Span12Mux_h                    0              4437   +INF  RISE       1
I__435/O                            Span12Mux_h                  491              4928   +INF  RISE       1
I__436/I                            Sp12to4                        0              4928   +INF  RISE       1
I__436/O                            Sp12to4                      428              5356   +INF  RISE       1
I__437/I                            Span4Mux_s0_v                  0              5356   +INF  RISE       1
I__437/O                            Span4Mux_s0_v                203              5559   +INF  RISE       1
I__438/I                            LocalMux                       0              5559   +INF  RISE       1
I__438/O                            LocalMux                     330              5889   +INF  RISE       1
I__439/I                            IoInMux                        0              5889   +INF  RISE       1
I__439/O                            IoInMux                      259              6148   +INF  RISE       1
usb_tx_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              6148   +INF  RISE       1
usb_tx_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              8386   +INF  FALL       1
usb_tx_obuf_iopad/DIN               IO_PAD                         0              8386   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2353             10739   +INF  FALL       1
usb_tx                              cu_top_0                       0             10739   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_14_21_0/in1
Capture Clock    : reset_cond.M_stage_q_3_LC_14_21_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3423
---------------------------------------   ---- 
End-of-path arrival time (ps)             3423
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__235/I                               Odrv12                         0              1053   +INF  FALL       1
I__235/O                               Odrv12                       540              1593   +INF  FALL       1
I__236/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__236/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__238/I                               Sp12to4                        0              2133   +INF  FALL       1
I__238/O                               Sp12to4                      449              2582   +INF  FALL       1
I__240/I                               Span4Mux_h                     0              2582   +INF  FALL       1
I__240/O                               Span4Mux_h                   316              2897   +INF  FALL       1
I__244/I                               LocalMux                       0              2897   +INF  FALL       1
I__244/O                               LocalMux                     309              3206   +INF  FALL       1
I__245/I                               InMux                          0              3206   +INF  FALL       1
I__245/O                               InMux                        217              3423   +INF  FALL       1
reset_cond.M_stage_q_3_LC_14_21_0/in1  LogicCell40_SEQ_MODE_1000      0              3423   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_15_21_4/in0
Capture Clock    : reset_cond.M_stage_q_2_LC_15_21_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__235/I                               Odrv12                         0              1053   +INF  FALL       1
I__235/O                               Odrv12                       540              1593   +INF  FALL       1
I__236/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__236/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__237/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__237/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__239/I                               LocalMux                       0              2673   +INF  FALL       1
I__239/O                               LocalMux                     309              2982   +INF  FALL       1
I__243/I                               InMux                          0              2982   +INF  FALL       1
I__243/O                               InMux                        217              3199   +INF  FALL       1
reset_cond.M_stage_q_2_LC_15_21_4/in0  LogicCell40_SEQ_MODE_1000      0              3199   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_15_21_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_0_LC_16_31_5/lcout
Path End         : btn_cond.sync.M_pipe_q_1_LC_16_31_4/in3
Capture Clock    : btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_0_LC_16_31_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_0_LC_16_31_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__625/I                                   LocalMux                       0              3455   1066  FALL       1
I__625/O                                   LocalMux                     309              3764   1066  FALL       1
I__626/I                                   InMux                          0              3764   1066  FALL       1
I__626/O                                   InMux                        217              3981   1066  FALL       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_19_LC_15_27_3/lcout
Path End         : btn_cond.M_ctr_q_19_LC_15_27_3/in1
Capture Clock    : btn_cond.M_ctr_q_19_LC_15_27_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_19_LC_15_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__647/I                              LocalMux                       0              3455   1066  FALL       1
I__647/O                              LocalMux                     309              3764   1066  FALL       1
I__650/I                              InMux                          0              3764   1066  FALL       1
I__650/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_19_LC_15_27_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_18_LC_15_27_2/lcout
Path End         : btn_cond.M_ctr_q_18_LC_15_27_2/in1
Capture Clock    : btn_cond.M_ctr_q_18_LC_15_27_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_18_LC_15_27_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__661/I                              LocalMux                       0              3455   1066  FALL       1
I__661/O                              LocalMux                     309              3764   1066  FALL       1
I__664/I                              InMux                          0              3764   1066  FALL       1
I__664/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_18_LC_15_27_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_17_LC_15_27_1/lcout
Path End         : btn_cond.M_ctr_q_17_LC_15_27_1/in1
Capture Clock    : btn_cond.M_ctr_q_17_LC_15_27_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_17_LC_15_27_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__654/I                              LocalMux                       0              3455   1066  FALL       1
I__654/O                              LocalMux                     309              3764   1066  FALL       1
I__657/I                              InMux                          0              3764   1066  FALL       1
I__657/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_17_LC_15_27_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_16_LC_15_27_0/lcout
Path End         : btn_cond.M_ctr_q_16_LC_15_27_0/in1
Capture Clock    : btn_cond.M_ctr_q_16_LC_15_27_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_16_LC_15_27_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__639/I                              LocalMux                       0              3455   1066  FALL       1
I__639/O                              LocalMux                     309              3764   1066  FALL       1
I__642/I                              InMux                          0              3764   1066  FALL       1
I__642/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_16_LC_15_27_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_15_LC_15_26_7/lcout
Path End         : btn_cond.M_ctr_q_15_LC_15_26_7/in1
Capture Clock    : btn_cond.M_ctr_q_15_LC_15_26_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_15_LC_15_26_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__492/I                              LocalMux                       0              3455   1066  FALL       1
I__492/O                              LocalMux                     309              3764   1066  FALL       1
I__495/I                              InMux                          0              3764   1066  FALL       1
I__495/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_15_LC_15_26_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_14_LC_15_26_6/lcout
Path End         : btn_cond.M_ctr_q_14_LC_15_26_6/in1
Capture Clock    : btn_cond.M_ctr_q_14_LC_15_26_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_14_LC_15_26_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__486/I                              LocalMux                       0              3455   1066  FALL       1
I__486/O                              LocalMux                     309              3764   1066  FALL       1
I__489/I                              InMux                          0              3764   1066  FALL       1
I__489/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_14_LC_15_26_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_15_26_5/lcout
Path End         : btn_cond.M_ctr_q_13_LC_15_26_5/in1
Capture Clock    : btn_cond.M_ctr_q_13_LC_15_26_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_15_26_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__669/I                              LocalMux                       0              3455   1066  FALL       1
I__669/O                              LocalMux                     309              3764   1066  FALL       1
I__672/I                              InMux                          0              3764   1066  FALL       1
I__672/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_13_LC_15_26_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_12_LC_15_26_4/lcout
Path End         : btn_cond.M_ctr_q_12_LC_15_26_4/in1
Capture Clock    : btn_cond.M_ctr_q_12_LC_15_26_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_12_LC_15_26_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__677/I                              LocalMux                       0              3455   1066  FALL       1
I__677/O                              LocalMux                     309              3764   1066  FALL       1
I__680/I                              InMux                          0              3764   1066  FALL       1
I__680/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_12_LC_15_26_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : btn_cond.M_ctr_q_11_LC_15_26_3/in1
Capture Clock    : btn_cond.M_ctr_q_11_LC_15_26_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__519/I                              LocalMux                       0              3455   1066  FALL       1
I__519/O                              LocalMux                     309              3764   1066  FALL       1
I__522/I                              InMux                          0              3764   1066  FALL       1
I__522/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_11_LC_15_26_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_10_LC_15_26_2/lcout
Path End         : btn_cond.M_ctr_q_10_LC_15_26_2/in1
Capture Clock    : btn_cond.M_ctr_q_10_LC_15_26_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_10_LC_15_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__505/I                              LocalMux                       0              3455   1066  FALL       1
I__505/O                              LocalMux                     309              3764   1066  FALL       1
I__508/I                              InMux                          0              3764   1066  FALL       1
I__508/O                              InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_10_LC_15_26_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_9_LC_15_26_1/lcout
Path End         : btn_cond.M_ctr_q_9_LC_15_26_1/in1
Capture Clock    : btn_cond.M_ctr_q_9_LC_15_26_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_9_LC_15_26_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__499/I                             LocalMux                       0              3455   1066  FALL       1
I__499/O                             LocalMux                     309              3764   1066  FALL       1
I__502/I                             InMux                          0              3764   1066  FALL       1
I__502/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_9_LC_15_26_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_8_LC_15_26_0/lcout
Path End         : btn_cond.M_ctr_q_8_LC_15_26_0/in1
Capture Clock    : btn_cond.M_ctr_q_8_LC_15_26_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_8_LC_15_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__512/I                             LocalMux                       0              3455   1066  FALL       1
I__512/O                             LocalMux                     309              3764   1066  FALL       1
I__515/I                             InMux                          0              3764   1066  FALL       1
I__515/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_8_LC_15_26_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_7_LC_15_25_7/lcout
Path End         : btn_cond.M_ctr_q_7_LC_15_25_7/in1
Capture Clock    : btn_cond.M_ctr_q_7_LC_15_25_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_7_LC_15_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__526/I                             LocalMux                       0              3455   1066  FALL       1
I__526/O                             LocalMux                     309              3764   1066  FALL       1
I__529/I                             InMux                          0              3764   1066  FALL       1
I__529/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_7_LC_15_25_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_6_LC_15_25_6/lcout
Path End         : btn_cond.M_ctr_q_6_LC_15_25_6/in1
Capture Clock    : btn_cond.M_ctr_q_6_LC_15_25_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_6_LC_15_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__547/I                             LocalMux                       0              3455   1066  FALL       1
I__547/O                             LocalMux                     309              3764   1066  FALL       1
I__550/I                             InMux                          0              3764   1066  FALL       1
I__550/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_6_LC_15_25_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_5_LC_15_25_5/lcout
Path End         : btn_cond.M_ctr_q_5_LC_15_25_5/in1
Capture Clock    : btn_cond.M_ctr_q_5_LC_15_25_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_5_LC_15_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__541/I                             LocalMux                       0              3455   1066  FALL       1
I__541/O                             LocalMux                     309              3764   1066  FALL       1
I__544/I                             InMux                          0              3764   1066  FALL       1
I__544/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_5_LC_15_25_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_4_LC_15_25_4/lcout
Path End         : btn_cond.M_ctr_q_4_LC_15_25_4/in1
Capture Clock    : btn_cond.M_ctr_q_4_LC_15_25_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_4_LC_15_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__534/I                             LocalMux                       0              3455   1066  FALL       1
I__534/O                             LocalMux                     309              3764   1066  FALL       1
I__537/I                             InMux                          0              3764   1066  FALL       1
I__537/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_4_LC_15_25_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_3_LC_15_25_3/lcout
Path End         : btn_cond.M_ctr_q_3_LC_15_25_3/in1
Capture Clock    : btn_cond.M_ctr_q_3_LC_15_25_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_3_LC_15_25_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__691/I                             LocalMux                       0              3455   1066  FALL       1
I__691/O                             LocalMux                     309              3764   1066  FALL       1
I__694/I                             InMux                          0              3764   1066  FALL       1
I__694/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_3_LC_15_25_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_2_LC_15_25_2/in1
Capture Clock    : btn_cond.M_ctr_q_2_LC_15_25_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__705/I                             LocalMux                       0              3455   1066  FALL       1
I__705/O                             LocalMux                     309              3764   1066  FALL       1
I__708/I                             InMux                          0              3764   1066  FALL       1
I__708/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_2_LC_15_25_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_1_LC_15_25_1/lcout
Path End         : btn_cond.M_ctr_q_1_LC_15_25_1/in1
Capture Clock    : btn_cond.M_ctr_q_1_LC_15_25_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_1_LC_15_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__685/I                             LocalMux                       0              3455   1066  FALL       1
I__685/O                             LocalMux                     309              3764   1066  FALL       1
I__688/I                             InMux                          0              3764   1066  FALL       1
I__688/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_1_LC_15_25_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_0_LC_15_25_0/lcout
Path End         : btn_cond.M_ctr_q_0_LC_15_25_0/in1
Capture Clock    : btn_cond.M_ctr_q_0_LC_15_25_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_0_LC_15_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__699/I                             LocalMux                       0              3455   1066  FALL       1
I__699/O                             LocalMux                     309              3764   1066  FALL       1
I__702/I                             InMux                          0              3764   1066  FALL       1
I__702/O                             InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_0_LC_15_25_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_2_LC_15_23_0/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_15_23_0/in0
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_15_23_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__615/I                                          ClkMux                         0              2607  RISE       1
I__615/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_2_LC_15_23_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       6
I__250/I                               LocalMux                       0              3455   1066  FALL       1
I__250/O                               LocalMux                     309              3764   1066  FALL       1
I__256/I                               InMux                          0              3764   1066  FALL       1
I__256/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__615/I                                          ClkMux                         0              2607  RISE       1
I__615/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_4_LC_15_22_4/lcout
Path End         : uart_tx.M_ctr_q_4_LC_15_22_4/in1
Capture Clock    : uart_tx.M_ctr_q_4_LC_15_22_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_4_LC_15_22_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__201/I                            LocalMux                       0              3455   1066  FALL       1
I__201/O                            LocalMux                     309              3764   1066  FALL       1
I__203/I                            InMux                          0              3764   1066  FALL       1
I__203/O                            InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_4_LC_15_22_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_15_22_3/lcout
Path End         : uart_tx.M_ctr_q_3_LC_15_22_3/in1
Capture Clock    : uart_tx.M_ctr_q_3_LC_15_22_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_15_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__206/I                            LocalMux                       0              3455   1066  FALL       1
I__206/O                            LocalMux                     309              3764   1066  FALL       1
I__208/I                            InMux                          0              3764   1066  FALL       1
I__208/O                            InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_3_LC_15_22_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_1_LC_15_22_1/lcout
Path End         : uart_tx.M_ctr_q_1_LC_15_22_1/in1
Capture Clock    : uart_tx.M_ctr_q_1_LC_15_22_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_1_LC_15_22_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__218/I                            LocalMux                       0              3455   1066  FALL       1
I__218/O                            LocalMux                     309              3764   1066  FALL       1
I__220/I                            InMux                          0              3764   1066  FALL       1
I__220/O                            InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_1_LC_15_22_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_15_22_0/lcout
Path End         : uart_tx.M_ctr_q_0_LC_15_22_0/in1
Capture Clock    : uart_tx.M_ctr_q_0_LC_15_22_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_15_22_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__223/I                            LocalMux                       0              3455   1066  FALL       1
I__223/O                            LocalMux                     309              3764   1066  FALL       1
I__225/I                            InMux                          0              3764   1066  FALL       1
I__225/O                            InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_0_LC_15_22_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_15_21_5/lcout
Path End         : reset_cond.M_stage_q_2_LC_15_21_4/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_15_21_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_15_21_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_15_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__231/I                                 LocalMux                       0              3455   1066  FALL       1
I__231/O                                 LocalMux                     309              3764   1066  FALL       1
I__232/I                                 InMux                          0              3764   1066  FALL       1
I__232/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_2_LC_15_21_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_15_21_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_15_21_4/lcout
Path End         : reset_cond.M_stage_q_3_LC_14_21_0/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_14_21_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_15_21_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_15_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__246/I                                 LocalMux                       0              3455   1066  FALL       1
I__246/O                                 LocalMux                     309              3764   1066  FALL       1
I__247/I                                 InMux                          0              3764   1066  FALL       1
I__247/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_3_LC_14_21_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_15_21_3/lcout
Path End         : reset_cond.M_stage_q_1_LC_15_21_5/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_15_21_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_15_21_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_15_21_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__233/I                                 LocalMux                       0              3455   1066  FALL       1
I__233/O                                 LocalMux                     309              3764   1066  FALL       1
I__234/I                                 InMux                          0              3764   1066  FALL       1
I__234/O                                 InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_1_LC_15_21_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_15_21_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_14_24_5/lcout
Path End         : M_count_q_1_LC_14_24_5/in2
Capture Clock    : M_count_q_1_LC_14_24_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_14_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__570/I                      LocalMux                       0              3455   1066  FALL       1
I__570/O                      LocalMux                     309              3764   1066  FALL       1
I__574/I                      InMux                          0              3764   1066  FALL       1
I__574/O                      InMux                        217              3981   1066  FALL       1
I__577/I                      CascadeMux                     0              3981   1066  FALL       1
I__577/O                      CascadeMux                     0              3981   1066  FALL       1
M_count_q_1_LC_14_24_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_4_LC_14_24_4/lcout
Path End         : M_count_q_4_LC_14_24_4/in3
Capture Clock    : M_count_q_4_LC_14_24_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_4_LC_14_24_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__373/I                      LocalMux                       0              3455   1066  FALL       1
I__373/O                      LocalMux                     309              3764   1066  FALL       1
I__376/I                      InMux                          0              3764   1066  FALL       1
I__376/O                      InMux                        217              3981   1066  FALL       1
M_count_q_4_LC_14_24_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_14_24_1/lcout
Path End         : M_count_q_0_LC_14_24_1/in2
Capture Clock    : M_count_q_0_LC_14_24_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_14_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__394/I                      LocalMux                       0              3455   1066  FALL       1
I__394/O                      LocalMux                     309              3764   1066  FALL       1
I__398/I                      InMux                          0              3764   1066  FALL       1
I__398/O                      InMux                        217              3981   1066  FALL       1
I__401/I                      CascadeMux                     0              3981   1066  FALL       1
I__401/O                      CascadeMux                     0              3981   1066  FALL       1
M_count_q_0_LC_14_24_1/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_14_22_7/in3
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_14_22_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__456/I                              LocalMux                       0              3455   1066  FALL       1
I__456/O                              LocalMux                     309              3764   1066  FALL       1
I__464/I                              InMux                          0              3764   1066  FALL       1
I__464/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/in3   LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_14_23_1/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_14_23_1/in0
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_14_23_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_14_23_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__275/I                               LocalMux                       0              3455   1066  FALL       1
I__275/O                               LocalMux                     309              3764   1066  FALL       1
I__278/I                               InMux                          0              3764   1066  FALL       1
I__278/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_14_22_7/in0
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_14_22_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__440/I                              LocalMux                       0              3455   1066  FALL       1
I__440/O                              LocalMux                     309              3764   1066  FALL       1
I__445/I                              InMux                          0              3764   1066  FALL       1
I__445/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/in0   LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : uart_tx.M_state_q_1_LC_14_22_3/in1
Capture Clock    : uart_tx.M_state_q_1_LC_14_22_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__140/I                                 LocalMux                       0              3455   1066  FALL       1
I__140/O                                 LocalMux                     309              3764   1066  FALL       1
I__143/I                                 InMux                          0              3764   1066  FALL       1
I__143/O                                 InMux                        217              3981   1066  FALL       1
uart_tx.M_state_q_1_LC_14_22_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_7_LC_13_25_2/lcout
Path End         : M_count_q_7_LC_13_25_2/in0
Capture Clock    : M_count_q_7_LC_13_25_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_7_LC_13_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__364/I                      LocalMux                       0              3455   1066  FALL       1
I__364/O                      LocalMux                     309              3764   1066  FALL       1
I__366/I                      InMux                          0              3764   1066  FALL       1
I__366/O                      InMux                        217              3981   1066  FALL       1
M_count_q_7_LC_13_25_2/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_3_LC_13_24_4/lcout
Path End         : M_count_q_3_LC_13_24_4/in1
Capture Clock    : M_count_q_3_LC_13_24_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_3_LC_13_24_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__582/I                      LocalMux                       0              3455   1066  FALL       1
I__582/O                      LocalMux                     309              3764   1066  FALL       1
I__585/I                      InMux                          0              3764   1066  FALL       1
I__585/O                      InMux                        217              3981   1066  FALL       1
M_count_q_3_LC_13_24_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_13_24_1/lcout
Path End         : M_count_q_2_LC_13_24_1/in1
Capture Clock    : M_count_q_2_LC_13_24_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_13_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__591/I                      LocalMux                       0              3455   1066  FALL       1
I__591/O                      LocalMux                     309              3764   1066  FALL       1
I__594/I                      InMux                          0              3764   1066  FALL       1
I__594/O                      InMux                        217              3981   1066  FALL       1
M_count_q_2_LC_13_24_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_1_LC_14_23_1/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_15_23_0/in1
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_15_23_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_1_LC_14_23_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__276/I                               LocalMux                       0              3455   1066  FALL       1
I__276/O                               LocalMux                     309              3764   1066  FALL       1
I__280/I                               InMux                          0              3764   1066  FALL       1
I__280/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__615/I                                          ClkMux                         0              2607  RISE       1
I__615/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_state_q_1_LC_14_22_3/in2
Capture Clock    : uart_tx.M_state_q_1_LC_14_22_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__440/I                              LocalMux                       0              3455   1066  FALL       1
I__440/O                              LocalMux                     309              3764   1066  FALL       1
I__446/I                              InMux                          0              3764   1066  FALL       1
I__446/O                              InMux                        217              3981   1066  FALL       1
I__451/I                              CascadeMux                     0              3981   1066  FALL       1
I__451/O                              CascadeMux                     0              3981   1066  FALL       1
uart_tx.M_state_q_1_LC_14_22_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_state_q_1_LC_14_22_3/in3
Capture Clock    : uart_tx.M_state_q_1_LC_14_22_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__456/I                              LocalMux                       0              3455   1066  FALL       1
I__456/O                              LocalMux                     309              3764   1066  FALL       1
I__465/I                              InMux                          0              3764   1066  FALL       1
I__465/O                              InMux                        217              3981   1066  FALL       1
uart_tx.M_state_q_1_LC_14_22_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_13_24_1/lcout
Path End         : M_count_q_3_LC_13_24_4/in2
Capture Clock    : M_count_q_3_LC_13_24_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_13_24_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__591/I                      LocalMux                       0              3455   1066  FALL       1
I__591/O                      LocalMux                     309              3764   1066  FALL       1
I__595/I                      InMux                          0              3764   1066  FALL       1
I__595/O                      InMux                        217              3981   1066  FALL       1
I__597/I                      CascadeMux                     0              3981   1066  FALL       1
I__597/O                      CascadeMux                     0              3981   1066  FALL       1
M_count_q_3_LC_13_24_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_6_LC_13_24_7/in2
Capture Clock    : M_count_q_6_LC_13_24_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout   LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__312/I                               LocalMux                       0              3455   1333  FALL       1
I__312/O                               LocalMux                     309              3764   1333  FALL       1
I__318/I                               InMux                          0              3764   1333  FALL       1
I__318/O                               InMux                        217              3981   1333  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__132/I                               CascadeMux                     0              4248   1333  RISE       1
I__132/O                               CascadeMux                     0              4248   1333  RISE       1
M_count_q_6_LC_13_24_7/in2             LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_15_22_3/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_14_22_7/in2
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_14_22_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_15_22_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__205/I                                     LocalMux                       0              3455   1333  FALL       1
I__205/O                                     LocalMux                     309              3764   1333  FALL       1
I__207/I                                     InMux                          0              3764   1333  FALL       1
I__207/O                                     InMux                        217              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/ltout  LogicCell40_SEQ_MODE_0000    267              4248   1333  RISE       1
I__138/I                                     CascadeMux                     0              4248   1333  RISE       1
I__138/O                                     CascadeMux                     0              4248   1333  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/in2          LogicCell40_SEQ_MODE_1000      0              4248   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_7_LC_13_25_2/in2
Capture Clock    : M_count_q_7_LC_13_25_2/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__313/I                                       LocalMux                       0              3455   1375  FALL       1
I__313/O                                       LocalMux                     309              3764   1375  FALL       1
I__319/I                                       InMux                          0              3764   1375  FALL       1
I__319/O                                       InMux                        217              3981   1375  FALL       1
I__324/I                                       CascadeMux                     0              3981   1375  FALL       1
I__324/O                                       CascadeMux                     0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/ltout  LogicCell40_SEQ_MODE_0000    309              4290   1375  RISE       1
I__126/I                                       CascadeMux                     0              4290   1375  RISE       1
I__126/O                                       CascadeMux                     0              4290   1375  RISE       1
M_count_q_7_LC_13_25_2/in2                     LogicCell40_SEQ_MODE_1000      0              4290   1375  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_2_LC_13_24_1/in2
Capture Clock    : M_count_q_2_LC_13_24_1/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout   LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__314/I                               LocalMux                       0              3455   1375  FALL       1
I__314/O                               LocalMux                     309              3764   1375  FALL       1
I__320/I                               InMux                          0              3764   1375  FALL       1
I__320/O                               InMux                        217              3981   1375  FALL       1
I__325/I                               CascadeMux                     0              3981   1375  FALL       1
I__325/O                               CascadeMux                     0              3981   1375  FALL       1
M_count_q_RNI0H5P2_1_LC_13_24_0/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
M_count_q_RNI0H5P2_1_LC_13_24_0/ltout  LogicCell40_SEQ_MODE_0000    309              4290   1375  RISE       1
I__120/I                               CascadeMux                     0              4290   1375  RISE       1
I__120/O                               CascadeMux                     0              4290   1375  RISE       1
M_count_q_2_LC_13_24_1/in2             LogicCell40_SEQ_MODE_1000      0              4290   1375  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_2_LC_14_22_2/in2
Capture Clock    : uart_tx.M_ctr_q_2_LC_14_22_2/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__453/I                                        LocalMux                       0              3455   1375  FALL       1
I__453/O                                        LocalMux                     309              3764   1375  FALL       1
I__458/I                                        InMux                          0              3764   1375  FALL       1
I__458/O                                        InMux                        217              3981   1375  FALL       1
I__466/I                                        CascadeMux                     0              3981   1375  FALL       1
I__466/O                                        CascadeMux                     0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/ltout  LogicCell40_SEQ_MODE_0000    309              4290   1375  RISE       1
I__121/I                                        CascadeMux                     0              4290   1375  RISE       1
I__121/O                                        CascadeMux                     0              4290   1375  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/in2                LogicCell40_SEQ_MODE_1000      0              4290   1375  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_14_23_1/in2
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_14_23_1/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__454/I                                        LocalMux                       0              3455   1375  FALL       1
I__454/O                                        LocalMux                     309              3764   1375  FALL       1
I__462/I                                        InMux                          0              3764   1375  FALL       1
I__462/O                                        InMux                        217              3981   1375  FALL       1
I__467/I                                        CascadeMux                     0              3981   1375  FALL       1
I__467/O                                        CascadeMux                     0              3981   1375  FALL       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_14_23_0/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_14_23_0/ltout  LogicCell40_SEQ_MODE_0000    309              4290   1375  RISE       1
I__137/I                                        CascadeMux                     0              4290   1375  RISE       1
I__137/O                                        CascadeMux                     0              4290   1375  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/in2             LogicCell40_SEQ_MODE_1000      0              4290   1375  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_6_LC_15_22_7/lcout
Path End         : uart_tx.M_ctr_q_6_LC_15_22_7/in2
Capture Clock    : uart_tx.M_ctr_q_6_LC_15_22_7/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_6_LC_15_22_7/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1389  FALL       2
I__285/I                                  LocalMux                       0              3455   1389  FALL       1
I__285/O                                  LocalMux                     309              3764   1389  FALL       1
I__287/I                                  InMux                          0              3764   1389  FALL       1
I__287/O                                  InMux                        217              3981   1389  FALL       1
uart_tx.M_ctr_q_RNO_0_6_LC_15_22_6/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
uart_tx.M_ctr_q_RNO_0_6_LC_15_22_6/ltout  LogicCell40_SEQ_MODE_0000    323              4304   1389  RISE       1
I__298/I                                  CascadeMux                     0              4304   1389  RISE       1
I__298/O                                  CascadeMux                     0              4304   1389  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/in2          LogicCell40_SEQ_MODE_1000      0              4304   1389  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_14_24_5/lcout
Path End         : M_count_q_4_LC_14_24_4/in2
Capture Clock    : M_count_q_4_LC_14_24_4/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_14_24_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__568/I                               LocalMux                       0              3455   1389  FALL       1
I__568/O                               LocalMux                     309              3764   1389  FALL       1
I__572/I                               InMux                          0              3764   1389  FALL       1
I__572/O                               InMux                        217              3981   1389  FALL       1
M_count_q_RNIF6FD2_1_LC_14_24_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
M_count_q_RNIF6FD2_1_LC_14_24_3/ltout  LogicCell40_SEQ_MODE_0000    323              4304   1389  RISE       1
I__169/I                               CascadeMux                     0              4304   1389  RISE       1
I__169/O                               CascadeMux                     0              4304   1389  RISE       1
M_count_q_4_LC_14_24_4/in2             LogicCell40_SEQ_MODE_1000      0              4304   1389  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_0_LC_14_22_7/lcout
Path End         : uart_tx.M_bitCtr_q_0_LC_14_22_7/in1
Capture Clock    : uart_tx.M_bitCtr_q_0_LC_14_22_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_0_LC_14_22_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1389  FALL       5
I__267/I                               Odrv4                          0              3455   1438  FALL       1
I__267/O                               Odrv4                        372              3827   1438  FALL       1
I__272/I                               LocalMux                       0              3827   1438  FALL       1
I__272/O                               LocalMux                     309              4136   1438  FALL       1
I__273/I                               InMux                          0              4136   1438  FALL       1
I__273/O                               InMux                        217              4353   1438  FALL       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/in1    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_13_24_7/lcout
Path End         : M_count_q_6_LC_13_24_7/in1
Capture Clock    : M_count_q_6_LC_13_24_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_13_24_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       3
I__383/I                      Odrv4                          0              3455   1438  FALL       1
I__383/O                      Odrv4                        372              3827   1438  FALL       1
I__385/I                      LocalMux                       0              3827   1438  FALL       1
I__385/O                      LocalMux                     309              4136   1438  FALL       1
I__388/I                      InMux                          0              4136   1438  FALL       1
I__388/O                      InMux                        217              4353   1438  FALL       1
M_count_q_6_LC_13_24_7/in1    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_13_24_3/lcout
Path End         : M_count_q_5_LC_13_24_3/in0
Capture Clock    : M_count_q_5_LC_13_24_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_13_24_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       4
I__558/I                      Odrv4                          0              3455   1438  FALL       1
I__558/O                      Odrv4                        372              3827   1438  FALL       1
I__560/I                      LocalMux                       0              3827   1438  FALL       1
I__560/O                      LocalMux                     309              4136   1438  FALL       1
I__562/I                      InMux                          0              4136   1438  FALL       1
I__562/O                      InMux                        217              4353   1438  FALL       1
M_count_q_5_LC_13_24_3/in0    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : uart_tx.M_state_q_0_LC_14_23_4/in1
Capture Clock    : uart_tx.M_state_q_0_LC_14_23_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__141/I                                 Odrv4                          0              3455   1438  FALL       1
I__141/O                                 Odrv4                        372              3827   1438  FALL       1
I__144/I                                 LocalMux                       0              3827   1438  FALL       1
I__144/O                                 LocalMux                     309              4136   1438  FALL       1
I__148/I                                 InMux                          0              4136   1438  FALL       1
I__148/O                                 InMux                        217              4353   1438  FALL       1
uart_tx.M_state_q_0_LC_14_23_4/in1       LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_3/in3
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__442/I                              Odrv4                          0              3455   1438  FALL       1
I__442/O                              Odrv4                        372              3827   1438  FALL       1
I__450/I                              LocalMux                       0              3827   1438  FALL       1
I__450/O                              LocalMux                     309              4136   1438  FALL       1
I__452/I                              InMux                          0              4136   1438  FALL       1
I__452/O                              InMux                        217              4353   1438  FALL       1
uart_tx.M_txReg_q_LC_16_22_3/in3      LogicCell40_SEQ_MODE_1001      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__608/I                                          ClkMux                         0              2607  RISE       1
I__608/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_13_24_3/lcout
Path End         : M_count_q_6_LC_13_24_7/in0
Capture Clock    : M_count_q_6_LC_13_24_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_13_24_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       4
I__558/I                      Odrv4                          0              3455   1438  FALL       1
I__558/O                      Odrv4                        372              3827   1438  FALL       1
I__560/I                      LocalMux                       0              3827   1438  FALL       1
I__560/O                      LocalMux                     309              4136   1438  FALL       1
I__563/I                      InMux                          0              4136   1438  FALL       1
I__563/O                      InMux                        217              4353   1438  FALL       1
M_count_q_6_LC_13_24_7/in0    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_1_LC_14_24_5/lcout
Path End         : uart_tx.M_savedData_q_1_LC_16_24_3/in3
Capture Clock    : uart_tx.M_savedData_q_1_LC_16_24_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_1_LC_14_24_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__571/I                                Odrv4                          0              3455   1438  FALL       1
I__571/O                                Odrv4                        372              3827   1438  FALL       1
I__575/I                                LocalMux                       0              3827   1438  FALL       1
I__575/O                                LocalMux                     309              4136   1438  FALL       1
I__578/I                                InMux                          0              4136   1438  FALL       1
I__578/O                                InMux                        217              4353   1438  FALL       1
uart_tx.M_savedData_q_1_LC_16_24_3/in3  LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_3_LC_13_24_4/lcout
Path End         : uart_tx.M_savedData_q_3_LC_16_24_1/in3
Capture Clock    : uart_tx.M_savedData_q_3_LC_16_24_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_3_LC_13_24_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__583/I                                Odrv4                          0              3455   1438  FALL       1
I__583/O                                Odrv4                        372              3827   1438  FALL       1
I__586/I                                LocalMux                       0              3827   1438  FALL       1
I__586/O                                LocalMux                     309              4136   1438  FALL       1
I__587/I                                InMux                          0              4136   1438  FALL       1
I__587/O                                InMux                        217              4353   1438  FALL       1
uart_tx.M_savedData_q_3_LC_16_24_1/in3  LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_2_LC_13_24_1/lcout
Path End         : uart_tx.M_savedData_q_2_LC_16_24_0/in3
Capture Clock    : uart_tx.M_savedData_q_2_LC_16_24_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_2_LC_13_24_1/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__592/I                                Odrv4                          0              3455   1438  FALL       1
I__592/O                                Odrv4                        372              3827   1438  FALL       1
I__596/I                                LocalMux                       0              3827   1438  FALL       1
I__596/O                                LocalMux                     309              4136   1438  FALL       1
I__598/I                                InMux                          0              4136   1438  FALL       1
I__598/O                                InMux                        217              4353   1438  FALL       1
uart_tx.M_savedData_q_2_LC_16_24_0/in3  LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_14_22_2/lcout
Path End         : uart_tx.M_ctr_q_3_LC_15_22_3/in3
Capture Clock    : uart_tx.M_ctr_q_3_LC_15_22_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_14_22_2/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1529  FALL       2
I__213/I                                     LocalMux                       0              3455   1529  FALL       1
I__213/O                                     LocalMux                     309              3764   1529  FALL       1
I__215/I                                     InMux                          0              3764   1529  FALL       1
I__215/O                                     InMux                        217              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/in1       LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1529  FALL       2
I__204/I                                     InMux                          0              4227   1529  FALL       1
I__204/O                                     InMux                        217              4444   1529  FALL       1
uart_tx.M_ctr_q_3_LC_15_22_3/in3             LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_18_LC_15_27_2/lcout
Path End         : btn_cond.M_ctr_q_19_LC_15_27_3/in3
Capture Clock    : btn_cond.M_ctr_q_19_LC_15_27_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_18_LC_15_27_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__661/I                                 LocalMux                       0              3455   1066  FALL       1
I__661/O                                 LocalMux                     309              3764   1066  FALL       1
I__664/I                                 InMux                          0              3764   1066  FALL       1
I__664/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_18_LC_15_27_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_18_LC_15_27_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__477/I                                 InMux                          0              4227   1529  FALL       1
I__477/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_19_LC_15_27_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_17_LC_15_27_1/lcout
Path End         : btn_cond.M_ctr_q_18_LC_15_27_2/in3
Capture Clock    : btn_cond.M_ctr_q_18_LC_15_27_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_17_LC_15_27_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__654/I                                 LocalMux                       0              3455   1066  FALL       1
I__654/O                                 LocalMux                     309              3764   1066  FALL       1
I__657/I                                 InMux                          0              3764   1066  FALL       1
I__657/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_17_LC_15_27_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_17_LC_15_27_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__478/I                                 InMux                          0              4227   1529  FALL       1
I__478/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_18_LC_15_27_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_16_LC_15_27_0/lcout
Path End         : btn_cond.M_ctr_q_17_LC_15_27_1/in3
Capture Clock    : btn_cond.M_ctr_q_17_LC_15_27_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_16_LC_15_27_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__639/I                                 LocalMux                       0              3455   1066  FALL       1
I__639/O                                 LocalMux                     309              3764   1066  FALL       1
I__642/I                                 InMux                          0              3764   1066  FALL       1
I__642/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_16_LC_15_27_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_16_LC_15_27_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__479/I                                 InMux                          0              4227   1529  FALL       1
I__479/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_17_LC_15_27_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_14_LC_15_26_6/lcout
Path End         : btn_cond.M_ctr_q_15_LC_15_26_7/in3
Capture Clock    : btn_cond.M_ctr_q_15_LC_15_26_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_14_LC_15_26_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__486/I                                 LocalMux                       0              3455   1066  FALL       1
I__486/O                                 LocalMux                     309              3764   1066  FALL       1
I__489/I                                 InMux                          0              3764   1066  FALL       1
I__489/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_14_LC_15_26_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_14_LC_15_26_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__355/I                                 InMux                          0              4227   1529  FALL       1
I__355/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_15_LC_15_26_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_13_LC_15_26_5/lcout
Path End         : btn_cond.M_ctr_q_14_LC_15_26_6/in3
Capture Clock    : btn_cond.M_ctr_q_14_LC_15_26_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_13_LC_15_26_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__669/I                                 LocalMux                       0              3455   1066  FALL       1
I__669/O                                 LocalMux                     309              3764   1066  FALL       1
I__672/I                                 InMux                          0              3764   1066  FALL       1
I__672/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_13_LC_15_26_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_13_LC_15_26_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__356/I                                 InMux                          0              4227   1529  FALL       1
I__356/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_14_LC_15_26_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_12_LC_15_26_4/lcout
Path End         : btn_cond.M_ctr_q_13_LC_15_26_5/in3
Capture Clock    : btn_cond.M_ctr_q_13_LC_15_26_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_12_LC_15_26_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__677/I                                 LocalMux                       0              3455   1066  FALL       1
I__677/O                                 LocalMux                     309              3764   1066  FALL       1
I__680/I                                 InMux                          0              3764   1066  FALL       1
I__680/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_12_LC_15_26_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_12_LC_15_26_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__357/I                                 InMux                          0              4227   1529  FALL       1
I__357/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_13_LC_15_26_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_11_LC_15_26_3/lcout
Path End         : btn_cond.M_ctr_q_12_LC_15_26_4/in3
Capture Clock    : btn_cond.M_ctr_q_12_LC_15_26_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_11_LC_15_26_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__519/I                                 LocalMux                       0              3455   1066  FALL       1
I__519/O                                 LocalMux                     309              3764   1066  FALL       1
I__522/I                                 InMux                          0              3764   1066  FALL       1
I__522/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_11_LC_15_26_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_11_LC_15_26_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__358/I                                 InMux                          0              4227   1529  FALL       1
I__358/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_12_LC_15_26_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_10_LC_15_26_2/lcout
Path End         : btn_cond.M_ctr_q_11_LC_15_26_3/in3
Capture Clock    : btn_cond.M_ctr_q_11_LC_15_26_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_10_LC_15_26_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__505/I                                 LocalMux                       0              3455   1066  FALL       1
I__505/O                                 LocalMux                     309              3764   1066  FALL       1
I__508/I                                 InMux                          0              3764   1066  FALL       1
I__508/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_10_LC_15_26_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_10_LC_15_26_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__359/I                                 InMux                          0              4227   1529  FALL       1
I__359/O                                 InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_11_LC_15_26_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_9_LC_15_26_1/lcout
Path End         : btn_cond.M_ctr_q_10_LC_15_26_2/in3
Capture Clock    : btn_cond.M_ctr_q_10_LC_15_26_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_9_LC_15_26_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__499/I                                LocalMux                       0              3455   1066  FALL       1
I__499/O                                LocalMux                     309              3764   1066  FALL       1
I__502/I                                InMux                          0              3764   1066  FALL       1
I__502/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_9_LC_15_26_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_9_LC_15_26_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__360/I                                InMux                          0              4227   1529  FALL       1
I__360/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_10_LC_15_26_2/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_8_LC_15_26_0/lcout
Path End         : btn_cond.M_ctr_q_9_LC_15_26_1/in3
Capture Clock    : btn_cond.M_ctr_q_9_LC_15_26_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_8_LC_15_26_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__512/I                                LocalMux                       0              3455   1066  FALL       1
I__512/O                                LocalMux                     309              3764   1066  FALL       1
I__515/I                                InMux                          0              3764   1066  FALL       1
I__515/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_8_LC_15_26_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_8_LC_15_26_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__361/I                                InMux                          0              4227   1529  FALL       1
I__361/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_9_LC_15_26_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_6_LC_15_25_6/lcout
Path End         : btn_cond.M_ctr_q_7_LC_15_25_7/in3
Capture Clock    : btn_cond.M_ctr_q_7_LC_15_25_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_6_LC_15_25_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__547/I                                LocalMux                       0              3455   1066  FALL       1
I__547/O                                LocalMux                     309              3764   1066  FALL       1
I__550/I                                InMux                          0              3764   1066  FALL       1
I__550/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_6_LC_15_25_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_6_LC_15_25_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__363/I                                InMux                          0              4227   1529  FALL       1
I__363/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_7_LC_15_25_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_5_LC_15_25_5/lcout
Path End         : btn_cond.M_ctr_q_6_LC_15_25_6/in3
Capture Clock    : btn_cond.M_ctr_q_6_LC_15_25_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_5_LC_15_25_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__541/I                                LocalMux                       0              3455   1066  FALL       1
I__541/O                                LocalMux                     309              3764   1066  FALL       1
I__544/I                                InMux                          0              3764   1066  FALL       1
I__544/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_5_LC_15_25_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_5_LC_15_25_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__305/I                                InMux                          0              4227   1529  FALL       1
I__305/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_6_LC_15_25_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_4_LC_15_25_4/lcout
Path End         : btn_cond.M_ctr_q_5_LC_15_25_5/in3
Capture Clock    : btn_cond.M_ctr_q_5_LC_15_25_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_4_LC_15_25_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__534/I                                LocalMux                       0              3455   1066  FALL       1
I__534/O                                LocalMux                     309              3764   1066  FALL       1
I__537/I                                InMux                          0              3764   1066  FALL       1
I__537/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_4_LC_15_25_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_4_LC_15_25_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__306/I                                InMux                          0              4227   1529  FALL       1
I__306/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_5_LC_15_25_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_3_LC_15_25_3/lcout
Path End         : btn_cond.M_ctr_q_4_LC_15_25_4/in3
Capture Clock    : btn_cond.M_ctr_q_4_LC_15_25_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_3_LC_15_25_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__691/I                                LocalMux                       0              3455   1066  FALL       1
I__691/O                                LocalMux                     309              3764   1066  FALL       1
I__694/I                                InMux                          0              3764   1066  FALL       1
I__694/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_3_LC_15_25_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_3_LC_15_25_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__307/I                                InMux                          0              4227   1529  FALL       1
I__307/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_4_LC_15_25_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_2_LC_15_25_2/lcout
Path End         : btn_cond.M_ctr_q_3_LC_15_25_3/in3
Capture Clock    : btn_cond.M_ctr_q_3_LC_15_25_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_2_LC_15_25_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__705/I                                LocalMux                       0              3455   1066  FALL       1
I__705/O                                LocalMux                     309              3764   1066  FALL       1
I__708/I                                InMux                          0              3764   1066  FALL       1
I__708/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_2_LC_15_25_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_2_LC_15_25_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__308/I                                InMux                          0              4227   1529  FALL       1
I__308/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_3_LC_15_25_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_1_LC_15_25_1/lcout
Path End         : btn_cond.M_ctr_q_2_LC_15_25_2/in3
Capture Clock    : btn_cond.M_ctr_q_2_LC_15_25_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_1_LC_15_25_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__685/I                                LocalMux                       0              3455   1066  FALL       1
I__685/O                                LocalMux                     309              3764   1066  FALL       1
I__688/I                                InMux                          0              3764   1066  FALL       1
I__688/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_1_LC_15_25_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_1_LC_15_25_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__309/I                                InMux                          0              4227   1529  FALL       1
I__309/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_2_LC_15_25_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_0_LC_15_25_0/lcout
Path End         : btn_cond.M_ctr_q_1_LC_15_25_1/in3
Capture Clock    : btn_cond.M_ctr_q_1_LC_15_25_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_0_LC_15_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__699/I                                LocalMux                       0              3455   1066  FALL       1
I__699/O                                LocalMux                     309              3764   1066  FALL       1
I__702/I                                InMux                          0              3764   1066  FALL       1
I__702/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_0_LC_15_25_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
btn_cond.M_ctr_q_0_LC_15_25_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__310/I                                InMux                          0              4227   1529  FALL       1
I__310/O                                InMux                        217              4444   1529  FALL       1
btn_cond.M_ctr_q_1_LC_15_25_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_15_22_3/lcout
Path End         : uart_tx.M_ctr_q_4_LC_15_22_4/in3
Capture Clock    : uart_tx.M_ctr_q_4_LC_15_22_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_15_22_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__206/I                               LocalMux                       0              3455   1066  FALL       1
I__206/O                               LocalMux                     309              3764   1066  FALL       1
I__208/I                               InMux                          0              3764   1066  FALL       1
I__208/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_3_LC_15_22_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_3_LC_15_22_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__199/I                               InMux                          0              4227   1529  FALL       1
I__199/O                               InMux                        217              4444   1529  FALL       1
uart_tx.M_ctr_q_4_LC_15_22_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_0_LC_15_22_0/lcout
Path End         : uart_tx.M_ctr_q_1_LC_15_22_1/in3
Capture Clock    : uart_tx.M_ctr_q_1_LC_15_22_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_0_LC_15_22_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__223/I                               LocalMux                       0              3455   1066  FALL       1
I__223/O                               LocalMux                     309              3764   1066  FALL       1
I__225/I                               InMux                          0              3764   1066  FALL       1
I__225/O                               InMux                        217              3981   1066  FALL       1
uart_tx.M_ctr_q_0_LC_15_22_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_0_LC_15_22_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__216/I                               InMux                          0              4227   1529  FALL       1
I__216/O                               InMux                        217              4444   1529  FALL       1
uart_tx.M_ctr_q_1_LC_15_22_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_15_LC_15_26_7/lcout
Path End         : btn_cond.M_ctr_q_16_LC_15_27_0/in3
Capture Clock    : btn_cond.M_ctr_q_16_LC_15_27_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_15_LC_15_26_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__492/I                                 LocalMux                       0              3455   1066  FALL       1
I__492/O                                 LocalMux                     309              3764   1066  FALL       1
I__495/I                                 InMux                          0              3764   1066  FALL       1
I__495/O                                 InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_15_LC_15_26_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
btn_cond.M_ctr_q_15_LC_15_26_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_15_27_0_/carryinitin          ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_15_27_0_/carryinitout         ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__480/I                                 InMux                          0              4402   1704  FALL       1
I__480/O                                 InMux                        217              4619   1704  FALL       1
btn_cond.M_ctr_q_16_LC_15_27_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_7_LC_15_25_7/lcout
Path End         : btn_cond.M_ctr_q_8_LC_15_26_0/in3
Capture Clock    : btn_cond.M_ctr_q_8_LC_15_26_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_7_LC_15_25_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__526/I                                LocalMux                       0              3455   1066  FALL       1
I__526/O                                LocalMux                     309              3764   1066  FALL       1
I__529/I                                InMux                          0              3764   1066  FALL       1
I__529/O                                InMux                        217              3981   1066  FALL       1
btn_cond.M_ctr_q_7_LC_15_25_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
btn_cond.M_ctr_q_7_LC_15_25_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_15_26_0_/carryinitin         ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_15_26_0_/carryinitout        ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__362/I                                InMux                          0              4402   1704  FALL       1
I__362/O                                InMux                        217              4619   1704  FALL       1
btn_cond.M_ctr_q_8_LC_15_26_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_state_q_0_LC_14_23_4/in2
Capture Clock    : uart_tx.M_state_q_0_LC_14_23_4/clk
Hold Constraint  : 0p
Path slack       : 1740p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__454/I                                       LocalMux                       0              3455   1375  FALL       1
I__454/O                                       LocalMux                     309              3764   1375  FALL       1
I__461/I                                       InMux                          0              3764   1739  FALL       1
I__461/O                                       InMux                        217              3981   1739  FALL       1
uart_tx.M_state_q_RNITA5V2_0_LC_14_23_2/in0    LogicCell40_SEQ_MODE_0000      0              3981   1739  FALL       1
uart_tx.M_state_q_RNITA5V2_0_LC_14_23_2/ltout  LogicCell40_SEQ_MODE_0000    365              4346   1739  RISE       1
I__136/I                                       CascadeMux                     0              4346   1739  RISE       1
I__136/O                                       CascadeMux                     0              4346   1739  RISE       1
click_dtct.M_last_q_RNIE6EK8_LC_14_23_3/in2    LogicCell40_SEQ_MODE_0000      0              4346   1739  RISE       1
click_dtct.M_last_q_RNIE6EK8_LC_14_23_3/ltout  LogicCell40_SEQ_MODE_0000    309              4655   1739  RISE       1
I__176/I                                       CascadeMux                     0              4655   1739  RISE       1
I__176/O                                       CascadeMux                     0              4655   1739  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/in2             LogicCell40_SEQ_MODE_1000      0              4655   1739  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_4_LC_14_24_4/lcout
Path End         : uart_tx.M_savedData_q_4_LC_16_23_4/in3
Capture Clock    : uart_tx.M_savedData_q_4_LC_16_23_4/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_4_LC_14_24_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__374/I                                Odrv4                          0              3455   1753  FALL       1
I__374/O                                Odrv4                        372              3827   1753  FALL       1
I__377/I                                Span4Mux_h                     0              3827   1753  FALL       1
I__377/O                                Span4Mux_h                   316              4143   1753  FALL       1
I__378/I                                LocalMux                       0              4143   1753  FALL       1
I__378/O                                LocalMux                     309              4451   1753  FALL       1
I__379/I                                InMux                          0              4451   1753  FALL       1
I__379/O                                InMux                        217              4669   1753  FALL       1
uart_tx.M_savedData_q_4_LC_16_23_4/in3  LogicCell40_SEQ_MODE_1000      0              4669   1753  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_16_23_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_3/in1
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_3/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__455/I                              Odrv4                          0              3455   1753  FALL       1
I__455/O                              Odrv4                        372              3827   1753  FALL       1
I__463/I                              Span4Mux_h                     0              3827   1753  FALL       1
I__463/O                              Span4Mux_h                   316              4143   1753  FALL       1
I__468/I                              LocalMux                       0              4143   1753  FALL       1
I__468/O                              LocalMux                     309              4451   1753  FALL       1
I__469/I                              InMux                          0              4451   1753  FALL       1
I__469/O                              InMux                        217              4669   1753  FALL       1
uart_tx.M_txReg_q_LC_16_22_3/in1      LogicCell40_SEQ_MODE_1001      0              4669   1753  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__608/I                                          ClkMux                         0              2607  RISE       1
I__608/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_13_24_3/lcout
Path End         : uart_tx.M_savedData_q_5_LC_16_24_7/in3
Capture Clock    : uart_tx.M_savedData_q_5_LC_16_24_7/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_13_24_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       4
I__558/I                                Odrv4                          0              3455   1438  FALL       1
I__558/O                                Odrv4                        372              3827   1438  FALL       1
I__561/I                                Span4Mux_h                     0              3827   1753  FALL       1
I__561/O                                Span4Mux_h                   316              4143   1753  FALL       1
I__564/I                                LocalMux                       0              4143   1753  FALL       1
I__564/O                                LocalMux                     309              4451   1753  FALL       1
I__565/I                                InMux                          0              4451   1753  FALL       1
I__565/O                                InMux                        217              4669   1753  FALL       1
uart_tx.M_savedData_q_5_LC_16_24_7/in3  LogicCell40_SEQ_MODE_1000      0              4669   1753  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_7_LC_13_25_2/lcout
Path End         : uart_tx.M_savedData_q_7_LC_16_23_7/in3
Capture Clock    : uart_tx.M_savedData_q_7_LC_16_23_7/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_7_LC_13_25_2/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__365/I                                Odrv4                          0              3455   1809  FALL       1
I__365/O                                Odrv4                        372              3827   1809  FALL       1
I__367/I                                Span4Mux_v                     0              3827   1809  FALL       1
I__367/O                                Span4Mux_v                   372              4199   1809  FALL       1
I__368/I                                LocalMux                       0              4199   1809  FALL       1
I__368/O                                LocalMux                     309              4507   1809  FALL       1
I__369/I                                InMux                          0              4507   1809  FALL       1
I__369/O                                InMux                        217              4725   1809  FALL       1
uart_tx.M_savedData_q_7_LC_16_23_7/in3  LogicCell40_SEQ_MODE_1000      0              4725   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_7_LC_16_23_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_6_LC_13_24_7/lcout
Path End         : uart_tx.M_savedData_q_6_LC_16_23_1/in3
Capture Clock    : uart_tx.M_savedData_q_6_LC_16_23_1/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_6_LC_13_24_7/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       3
I__383/I                                Odrv4                          0              3455   1438  FALL       1
I__383/O                                Odrv4                        372              3827   1438  FALL       1
I__386/I                                Span4Mux_v                     0              3827   1809  FALL       1
I__386/O                                Span4Mux_v                   372              4199   1809  FALL       1
I__389/I                                LocalMux                       0              4199   1809  FALL       1
I__389/O                                LocalMux                     309              4507   1809  FALL       1
I__390/I                                InMux                          0              4507   1809  FALL       1
I__390/O                                InMux                        217              4725   1809  FALL       1
uart_tx.M_savedData_q_6_LC_16_23_1/in3  LogicCell40_SEQ_MODE_1000      0              4725   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_16_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_14_24_1/lcout
Path End         : uart_tx.M_savedData_q_0_LC_16_23_0/in3
Capture Clock    : uart_tx.M_savedData_q_0_LC_16_23_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_14_24_1/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__396/I                                Odrv4                          0              3455   1809  FALL       1
I__396/O                                Odrv4                        372              3827   1809  FALL       1
I__400/I                                Span4Mux_v                     0              3827   1809  FALL       1
I__400/O                                Span4Mux_v                   372              4199   1809  FALL       1
I__402/I                                LocalMux                       0              4199   1809  FALL       1
I__402/O                                LocalMux                     309              4507   1809  FALL       1
I__403/I                                InMux                          0              4507   1809  FALL       1
I__403/O                                InMux                        217              4725   1809  FALL       1
uart_tx.M_savedData_q_0_LC_16_23_0/in3  LogicCell40_SEQ_MODE_1000      0              4725   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_16_23_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_15_22_3/lcout
Path End         : uart_tx.M_ctr_q_2_LC_14_22_2/in3
Capture Clock    : uart_tx.M_ctr_q_2_LC_14_22_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_15_22_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__205/I                                     LocalMux                       0              3455   1333  FALL       1
I__205/O                                     LocalMux                     309              3764   1333  FALL       1
I__207/I                                     InMux                          0              3764   1333  FALL       1
I__207/O                                     InMux                        217              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__289/I                                     LocalMux                       0              4269   1880  FALL       1
I__289/O                                     LocalMux                     309              4577   1880  FALL       1
I__294/I                                     InMux                          0              4577   1880  FALL       1
I__294/O                                     InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_2_LC_14_22_2/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_5_LC_13_24_3/in3
Capture Clock    : M_count_q_5_LC_13_24_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout   LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__312/I                               LocalMux                       0              3455   1333  FALL       1
I__312/O                               LocalMux                     309              3764   1333  FALL       1
I__318/I                               InMux                          0              3764   1333  FALL       1
I__318/O                               InMux                        217              3981   1333  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__122/I                               LocalMux                       0              4269   1880  FALL       1
I__122/O                               LocalMux                     309              4577   1880  FALL       1
I__124/I                               InMux                          0              4577   1880  FALL       1
I__124/O                               InMux                        217              4795   1880  FALL       1
M_count_q_5_LC_13_24_3/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_7_LC_13_25_2/in3
Capture Clock    : M_count_q_7_LC_13_25_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout   LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__312/I                               LocalMux                       0              3455   1333  FALL       1
I__312/O                               LocalMux                     309              3764   1333  FALL       1
I__318/I                               InMux                          0              3764   1333  FALL       1
I__318/O                               InMux                        217              3981   1333  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
M_count_q_RNIGFD24_4_LC_13_24_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__123/I                               LocalMux                       0              4269   1880  FALL       1
I__123/O                               LocalMux                     309              4577   1880  FALL       1
I__125/I                               InMux                          0              4577   1880  FALL       1
I__125/O                               InMux                        217              4795   1880  FALL       1
M_count_q_7_LC_13_25_2/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_15_22_3/lcout
Path End         : uart_tx.M_ctr_q_6_LC_15_22_7/in3
Capture Clock    : uart_tx.M_ctr_q_6_LC_15_22_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_15_22_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__205/I                                     LocalMux                       0              3455   1333  FALL       1
I__205/O                                     LocalMux                     309              3764   1333  FALL       1
I__207/I                                     InMux                          0              3764   1333  FALL       1
I__207/O                                     InMux                        217              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__290/I                                     LocalMux                       0              4269   1880  FALL       1
I__290/O                                     LocalMux                     309              4577   1880  FALL       1
I__297/I                                     InMux                          0              4577   1880  FALL       1
I__297/O                                     InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_6_LC_15_22_7/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_15_22_3/lcout
Path End         : uart_tx.M_ctr_q_5_LC_14_22_0/in3
Capture Clock    : uart_tx.M_ctr_q_5_LC_14_22_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_15_22_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__205/I                                     LocalMux                       0              3455   1333  FALL       1
I__205/O                                     LocalMux                     309              3764   1333  FALL       1
I__207/I                                     InMux                          0              3764   1333  FALL       1
I__207/O                                     InMux                        217              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__289/I                                     LocalMux                       0              4269   1880  FALL       1
I__289/O                                     LocalMux                     309              4577   1880  FALL       1
I__295/I                                     InMux                          0              4577   1880  FALL       1
I__295/O                                     InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_5_LC_14_22_0/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_3_LC_15_22_3/lcout
Path End         : uart_tx.M_state_q_1_LC_14_22_3/in0
Capture Clock    : uart_tx.M_state_q_1_LC_14_22_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_3_LC_15_22_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__205/I                                     LocalMux                       0              3455   1333  FALL       1
I__205/O                                     LocalMux                     309              3764   1333  FALL       1
I__207/I                                     InMux                          0              3764   1333  FALL       1
I__207/O                                     InMux                        217              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/in3    LogicCell40_SEQ_MODE_0000      0              3981   1333  FALL       1
uart_tx.M_ctr_q_RNI3KTJ2_6_LC_14_22_6/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       7
I__289/I                                     LocalMux                       0              4269   1880  FALL       1
I__289/O                                     LocalMux                     309              4577   1880  FALL       1
I__296/I                                     InMux                          0              4577   1880  FALL       1
I__296/O                                     InMux                        217              4795   1880  FALL       1
uart_tx.M_state_q_1_LC_14_22_3/in0           LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_state_q_0_LC_14_23_4/in0
Capture Clock    : uart_tx.M_state_q_0_LC_14_23_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__408/I                                        LocalMux                       0              4269   1880  FALL       1
I__408/O                                        LocalMux                     309              4577   1880  FALL       1
I__419/I                                        InMux                          0              4577   1880  FALL       1
I__419/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_state_q_0_LC_14_23_4/in0              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_2_LC_14_22_2/in0
Capture Clock    : uart_tx.M_ctr_q_2_LC_14_22_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__409/I                                        LocalMux                       0              4269   1880  FALL       1
I__409/O                                        LocalMux                     309              4577   1880  FALL       1
I__421/I                                        InMux                          0              4577   1880  FALL       1
I__421/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_2_LC_14_22_2/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_0_LC_15_22_0/in0
Capture Clock    : uart_tx.M_ctr_q_0_LC_15_22_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__410/I                                        LocalMux                       0              4269   1880  FALL       1
I__410/O                                        LocalMux                     309              4577   1880  FALL       1
I__423/I                                        InMux                          0              4577   1880  FALL       1
I__423/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_0_LC_15_22_0/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : M_count_q_0_LC_14_24_1/in0
Capture Clock    : M_count_q_0_LC_14_24_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__411/I                                        LocalMux                       0              4269   1880  FALL       1
I__411/O                                        LocalMux                     309              4577   1880  FALL       1
I__426/I                                        InMux                          0              4577   1880  FALL       1
I__426/O                                        InMux                        217              4795   1880  FALL       1
M_count_q_0_LC_14_24_1/in0                      LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_15_23_0/in3
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_15_23_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__413/I                                        LocalMux                       0              4269   1880  FALL       1
I__413/O                                        LocalMux                     309              4577   1880  FALL       1
I__428/I                                        InMux                          0              4577   1880  FALL       1
I__428/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__615/I                                          ClkMux                         0              2607  RISE       1
I__615/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_bitCtr_q_1_LC_14_23_1/in3
Capture Clock    : uart_tx.M_bitCtr_q_1_LC_14_23_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__408/I                                        LocalMux                       0              4269   1880  FALL       1
I__408/O                                        LocalMux                     309              4577   1880  FALL       1
I__420/I                                        InMux                          0              4577   1880  FALL       1
I__420/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/in3             LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_1_LC_14_23_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_5_LC_14_22_0/in0
Capture Clock    : uart_tx.M_ctr_q_5_LC_14_22_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__409/I                                        LocalMux                       0              4269   1880  FALL       1
I__409/O                                        LocalMux                     309              4577   1880  FALL       1
I__422/I                                        InMux                          0              4577   1880  FALL       1
I__422/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_5_LC_14_22_0/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_4_LC_15_22_4/in0
Capture Clock    : uart_tx.M_ctr_q_4_LC_15_22_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__410/I                                        LocalMux                       0              4269   1880  FALL       1
I__410/O                                        LocalMux                     309              4577   1880  FALL       1
I__424/I                                        InMux                          0              4577   1880  FALL       1
I__424/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_4_LC_15_22_4/in0                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_4_LC_15_22_4/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_6_LC_15_22_7/in1
Capture Clock    : uart_tx.M_ctr_q_6_LC_15_22_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__410/I                                        LocalMux                       0              4269   1880  FALL       1
I__410/O                                        LocalMux                     309              4577   1880  FALL       1
I__425/I                                        InMux                          0              4577   1880  FALL       1
I__425/O                                        InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_6_LC_15_22_7/in1                LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_0_LC_15_22_0/in2
Capture Clock    : uart_tx.M_ctr_q_0_LC_15_22_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__440/I                                      LocalMux                       0              3455   1066  FALL       1
I__440/O                                      LocalMux                     309              3764   1066  FALL       1
I__443/I                                      InMux                          0              3764   1880  FALL       1
I__443/O                                      InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__226/I                                      LocalMux                       0              4269   1880  FALL       1
I__226/O                                      LocalMux                     309              4577   1880  FALL       1
I__228/I                                      InMux                          0              4577   1880  FALL       1
I__228/O                                      InMux                        217              4795   1880  FALL       1
I__230/I                                      CascadeMux                     0              4795   1880  FALL       1
I__230/O                                      CascadeMux                     0              4795   1880  FALL       1
uart_tx.M_ctr_q_0_LC_15_22_0/in2              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_0_LC_15_22_0/in3
Capture Clock    : uart_tx.M_ctr_q_0_LC_15_22_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__440/I                                      LocalMux                       0              3455   1066  FALL       1
I__440/O                                      LocalMux                     309              3764   1066  FALL       1
I__443/I                                      InMux                          0              3764   1880  FALL       1
I__443/O                                      InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_LC_14_22_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       2
I__227/I                                      LocalMux                       0              4269   1880  FALL       1
I__227/O                                      LocalMux                     309              4577   1880  FALL       1
I__229/I                                      InMux                          0              4577   1880  FALL       1
I__229/O                                      InMux                        217              4795   1880  FALL       1
uart_tx.M_ctr_q_0_LC_15_22_0/in3              LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_0_LC_15_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_18_LC_15_27_2/lcout
Path End         : click_dtct.M_last_q_LC_14_25_7/in0
Capture Clock    : click_dtct.M_last_q_LC_14_25_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_18_LC_15_27_2/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__660/I                                      LocalMux                       0              3455   1880  FALL       1
I__660/O                                      LocalMux                     309              3764   1880  FALL       1
I__663/I                                      InMux                          0              3764   1880  FALL       1
I__663/O                                      InMux                        217              3981   1880  FALL       1
btn_cond.M_ctr_q_RNIA1N2_19_LC_14_26_1/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
btn_cond.M_ctr_q_RNIA1N2_19_LC_14_26_1/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       5
I__337/I                                      LocalMux                       0              4269   1880  FALL       1
I__337/O                                      LocalMux                     309              4577   1880  FALL       1
I__342/I                                      InMux                          0              4577   1880  FALL       1
I__342/O                                      InMux                        217              4795   1880  FALL       1
click_dtct.M_last_q_LC_14_25_7/in0            LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_0_LC_15_25_0/lcout
Path End         : click_dtct.M_last_q_LC_14_25_7/in2
Capture Clock    : click_dtct.M_last_q_LC_14_25_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_0_LC_15_25_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__698/I                                     LocalMux                       0              3455   1880  FALL       1
I__698/O                                     LocalMux                     309              3764   1880  FALL       1
I__701/I                                     InMux                          0              3764   1880  FALL       1
I__701/O                                     InMux                        217              3981   1880  FALL       1
btn_cond.M_ctr_q_RNIE6NB_0_LC_14_25_3/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
btn_cond.M_ctr_q_RNIE6NB_0_LC_14_25_3/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       5
I__348/I                                     LocalMux                       0              4269   1880  FALL       1
I__348/O                                     LocalMux                     309              4577   1880  FALL       1
I__353/I                                     InMux                          0              4577   1880  FALL       1
I__353/O                                     InMux                        217              4795   1880  FALL       1
I__354/I                                     CascadeMux                     0              4795   1880  FALL       1
I__354/O                                     CascadeMux                     0              4795   1880  FALL       1
click_dtct.M_last_q_LC_14_25_7/in2           LogicCell40_SEQ_MODE_1000      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_bitCtr_q_2_LC_15_23_0/in2
Capture Clock    : uart_tx.M_bitCtr_q_2_LC_15_23_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__454/I                                        LocalMux                       0              3455   1375  FALL       1
I__454/O                                        LocalMux                     309              3764   1375  FALL       1
I__462/I                                        InMux                          0              3764   1375  FALL       1
I__462/O                                        InMux                        217              3981   1375  FALL       1
I__467/I                                        CascadeMux                     0              3981   1375  FALL       1
I__467/O                                        CascadeMux                     0              3981   1375  FALL       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_14_23_0/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
uart_tx.M_bitCtr_q_RNIP5AF3_0_LC_14_23_0/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       1
I__281/I                                        LocalMux                       0              4332   1943  FALL       1
I__281/O                                        LocalMux                     309              4640   1943  FALL       1
I__282/I                                        InMux                          0              4640   1943  FALL       1
I__282/O                                        InMux                        217              4858   1943  FALL       1
I__283/I                                        CascadeMux                     0              4858   1943  FALL       1
I__283/O                                        CascadeMux                     0              4858   1943  FALL       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/in2             LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__615/I                                          ClkMux                         0              2607  RISE       1
I__615/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_2_LC_15_23_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_5_LC_14_22_0/in2
Capture Clock    : uart_tx.M_ctr_q_5_LC_14_22_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__453/I                                        LocalMux                       0              3455   1375  FALL       1
I__453/O                                        LocalMux                     309              3764   1375  FALL       1
I__458/I                                        InMux                          0              3764   1375  FALL       1
I__458/O                                        InMux                        217              3981   1375  FALL       1
I__466/I                                        CascadeMux                     0              3981   1375  FALL       1
I__466/O                                        CascadeMux                     0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       2
I__299/I                                        LocalMux                       0              4332   1943  FALL       1
I__299/O                                        LocalMux                     309              4640   1943  FALL       1
I__301/I                                        InMux                          0              4640   1943  FALL       1
I__301/O                                        InMux                        217              4858   1943  FALL       1
I__303/I                                        CascadeMux                     0              4858   1943  FALL       1
I__303/O                                        CascadeMux                     0              4858   1943  FALL       1
uart_tx.M_ctr_q_5_LC_14_22_0/in2                LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_2_LC_13_24_1/in3
Capture Clock    : M_count_q_2_LC_13_24_1/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__313/I                                       LocalMux                       0              3455   1375  FALL       1
I__313/O                                       LocalMux                     309              3764   1375  FALL       1
I__319/I                                       InMux                          0              3764   1375  FALL       1
I__319/O                                       InMux                        217              3981   1375  FALL       1
I__324/I                                       CascadeMux                     0              3981   1375  FALL       1
I__324/O                                       CascadeMux                     0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       4
I__127/I                                       LocalMux                       0              4332   1943  FALL       1
I__127/O                                       LocalMux                     309              4640   1943  FALL       1
I__128/I                                       InMux                          0              4640   1943  FALL       1
I__128/O                                       InMux                        217              4858   1943  FALL       1
M_count_q_2_LC_13_24_1/in3                     LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_3_LC_13_24_4/in3
Capture Clock    : M_count_q_3_LC_13_24_4/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout   LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__314/I                               LocalMux                       0              3455   1375  FALL       1
I__314/O                               LocalMux                     309              3764   1375  FALL       1
I__320/I                               InMux                          0              3764   1375  FALL       1
I__320/O                               InMux                        217              3981   1375  FALL       1
I__325/I                               CascadeMux                     0              3981   1375  FALL       1
I__325/O                               CascadeMux                     0              3981   1375  FALL       1
M_count_q_RNI0H5P2_1_LC_13_24_0/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
M_count_q_RNI0H5P2_1_LC_13_24_0/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       1
I__134/I                               LocalMux                       0              4332   1943  FALL       1
I__134/O                               LocalMux                     309              4640   1943  FALL       1
I__135/I                               InMux                          0              4640   1943  FALL       1
I__135/O                               InMux                        217              4858   1943  FALL       1
M_count_q_3_LC_13_24_4/in3             LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_5_LC_13_24_3/in1
Capture Clock    : M_count_q_5_LC_13_24_3/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__313/I                                       LocalMux                       0              3455   1375  FALL       1
I__313/O                                       LocalMux                     309              3764   1375  FALL       1
I__319/I                                       InMux                          0              3764   1375  FALL       1
I__319/O                                       InMux                        217              3981   1375  FALL       1
I__324/I                                       CascadeMux                     0              3981   1375  FALL       1
I__324/O                                       CascadeMux                     0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       4
I__127/I                                       LocalMux                       0              4332   1943  FALL       1
I__127/O                                       LocalMux                     309              4640   1943  FALL       1
I__129/I                                       InMux                          0              4640   1943  FALL       1
I__129/O                                       InMux                        217              4858   1943  FALL       1
M_count_q_5_LC_13_24_3/in1                     LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_3_LC_13_24_4/in0
Capture Clock    : M_count_q_3_LC_13_24_4/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__313/I                                       LocalMux                       0              3455   1375  FALL       1
I__313/O                                       LocalMux                     309              3764   1375  FALL       1
I__319/I                                       InMux                          0              3764   1375  FALL       1
I__319/O                                       InMux                        217              3981   1375  FALL       1
I__324/I                                       CascadeMux                     0              3981   1375  FALL       1
I__324/O                                       CascadeMux                     0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       4
I__127/I                                       LocalMux                       0              4332   1943  FALL       1
I__127/O                                       LocalMux                     309              4640   1943  FALL       1
I__130/I                                       InMux                          0              4640   1943  FALL       1
I__130/O                                       InMux                        217              4858   1943  FALL       1
M_count_q_3_LC_13_24_4/in0                     LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_6_LC_13_24_7/in3
Capture Clock    : M_count_q_6_LC_13_24_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__313/I                                       LocalMux                       0              3455   1375  FALL       1
I__313/O                                       LocalMux                     309              3764   1375  FALL       1
I__319/I                                       InMux                          0              3764   1375  FALL       1
I__319/O                                       InMux                        217              3981   1375  FALL       1
I__324/I                                       CascadeMux                     0              3981   1375  FALL       1
I__324/O                                       CascadeMux                     0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
click_dtct.M_last_q_RNIUTK51_LC_13_25_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       4
I__127/I                                       LocalMux                       0              4332   1943  FALL       1
I__127/O                                       LocalMux                     309              4640   1943  FALL       1
I__131/I                                       InMux                          0              4640   1943  FALL       1
I__131/O                                       InMux                        217              4858   1943  FALL       1
M_count_q_6_LC_13_24_7/in3                     LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_0_LC_14_23_4/lcout
Path End         : uart_tx.M_ctr_q_6_LC_15_22_7/in0
Capture Clock    : uart_tx.M_ctr_q_6_LC_15_22_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_0_LC_14_23_4/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       9
I__453/I                                        LocalMux                       0              3455   1375  FALL       1
I__453/O                                        LocalMux                     309              3764   1375  FALL       1
I__458/I                                        InMux                          0              3764   1375  FALL       1
I__458/O                                        InMux                        217              3981   1375  FALL       1
I__466/I                                        CascadeMux                     0              3981   1375  FALL       1
I__466/O                                        CascadeMux                     0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/in2    LogicCell40_SEQ_MODE_0000      0              3981   1375  FALL       1
uart_tx.M_state_q_RNILEFM_0_1_LC_14_22_1/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       2
I__300/I                                        LocalMux                       0              4332   1943  FALL       1
I__300/O                                        LocalMux                     309              4640   1943  FALL       1
I__302/I                                        InMux                          0              4640   1943  FALL       1
I__302/O                                        InMux                        217              4858   1943  FALL       1
uart_tx.M_ctr_q_6_LC_15_22_7/in0                LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_6_LC_15_22_7/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_4_LC_14_24_4/in1
Capture Clock    : M_count_q_4_LC_14_24_4/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__312/I                                         LocalMux                       0              3455   1333  FALL       1
I__312/O                                         LocalMux                     309              3764   1333  FALL       1
I__317/I                                         InMux                          0              3764   1683  FALL       1
I__317/O                                         InMux                        217              3981   1683  FALL       1
I__323/I                                         CascadeMux                     0              3981   1683  FALL       1
I__323/O                                         CascadeMux                     0              3981   1683  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in2    LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       5
I__158/I                                         LocalMux                       0              4332   1943  FALL       1
I__158/O                                         LocalMux                     309              4640   1943  FALL       1
I__162/I                                         InMux                          0              4640   1943  FALL       1
I__162/O                                         InMux                        217              4858   1943  FALL       1
M_count_q_4_LC_14_24_4/in1                       LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_0_LC_14_24_1/in3
Capture Clock    : M_count_q_0_LC_14_24_1/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__312/I                                         LocalMux                       0              3455   1333  FALL       1
I__312/O                                         LocalMux                     309              3764   1333  FALL       1
I__317/I                                         InMux                          0              3764   1683  FALL       1
I__317/O                                         InMux                        217              3981   1683  FALL       1
I__323/I                                         CascadeMux                     0              3981   1683  FALL       1
I__323/O                                         CascadeMux                     0              3981   1683  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in2    LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       5
I__159/I                                         LocalMux                       0              4332   1943  FALL       1
I__159/O                                         LocalMux                     309              4640   1943  FALL       1
I__163/I                                         InMux                          0              4640   1943  FALL       1
I__163/O                                         InMux                        217              4858   1943  FALL       1
M_count_q_0_LC_14_24_1/in3                       LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_1_LC_14_24_5/in3
Capture Clock    : M_count_q_1_LC_14_24_5/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__312/I                                         LocalMux                       0              3455   1333  FALL       1
I__312/O                                         LocalMux                     309              3764   1333  FALL       1
I__317/I                                         InMux                          0              3764   1683  FALL       1
I__317/O                                         InMux                        217              3981   1683  FALL       1
I__323/I                                         CascadeMux                     0              3981   1683  FALL       1
I__323/O                                         CascadeMux                     0              3981   1683  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/in2    LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
click_dtct.M_last_q_RNIUTK51_1_LC_13_24_5/lcout  LogicCell40_SEQ_MODE_0000    351              4332   1943  FALL       5
I__159/I                                         LocalMux                       0              4332   1943  FALL       1
I__159/O                                         LocalMux                     309              4640   1943  FALL       1
I__164/I                                         InMux                          0              4640   1943  FALL       1
I__164/O                                         InMux                        217              4858   1943  FALL       1
M_count_q_1_LC_14_24_5/in3                       LogicCell40_SEQ_MODE_1000      0              4858   1943  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_5_LC_14_22_0/lcout
Path End         : uart_tx.M_ctr_q_5_LC_14_22_0/in1
Capture Clock    : uart_tx.M_ctr_q_5_LC_14_22_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_5_LC_14_22_0/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1739  FALL       2
I__196/I                                  LocalMux                       0              3455   1795  FALL       1
I__196/O                                  LocalMux                     309              3764   1795  FALL       1
I__198/I                                  InMux                          0              3764   1795  FALL       1
I__198/O                                  InMux                        217              3981   1795  FALL       1
uart_tx.M_ctr_q_RNO_0_5_LC_15_22_5/in1    LogicCell40_SEQ_MODE_0000      0              3981   1795  FALL       1
uart_tx.M_ctr_q_RNO_0_5_LC_15_22_5/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__193/I                                  LocalMux                       0              4360   1971  FALL       1
I__193/O                                  LocalMux                     309              4669   1971  FALL       1
I__194/I                                  InMux                          0              4669   1971  FALL       1
I__194/O                                  InMux                        217              4886   1971  FALL       1
uart_tx.M_ctr_q_5_LC_14_22_0/in1          LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_5_LC_14_22_0/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_0_LC_14_24_1/lcout
Path End         : M_count_q_1_LC_14_24_5/in0
Capture Clock    : M_count_q_1_LC_14_24_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_0_LC_14_24_1/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__395/I                               LocalMux                       0              3455   1971  FALL       1
I__395/O                               LocalMux                     309              3764   1971  FALL       1
I__399/I                               InMux                          0              3764   1971  FALL       1
I__399/O                               InMux                        217              3981   1971  FALL       1
M_count_q_RNI2B741_0_LC_13_23_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
M_count_q_RNI2B741_0_LC_13_23_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       2
I__166/I                               LocalMux                       0              4360   1971  FALL       1
I__166/O                               LocalMux                     309              4669   1971  FALL       1
I__168/I                               InMux                          0              4669   1971  FALL       1
I__168/O                               InMux                        217              4886   1971  FALL       1
M_count_q_1_LC_14_24_5/in0             LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_ctr_q_2_LC_14_22_2/lcout
Path End         : uart_tx.M_ctr_q_2_LC_14_22_2/in1
Capture Clock    : uart_tx.M_ctr_q_2_LC_14_22_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_ctr_q_2_LC_14_22_2/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1529  FALL       2
I__213/I                                  LocalMux                       0              3455   1529  FALL       1
I__213/O                                  LocalMux                     309              3764   1529  FALL       1
I__215/I                                  InMux                          0              3764   1529  FALL       1
I__215/O                                  InMux                        217              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/in1    LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
uart_tx.M_ctr_q_RNO_0_2_LC_15_22_2/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       1
I__210/I                                  LocalMux                       0              4360   1971  FALL       1
I__210/O                                  LocalMux                     309              4669   1971  FALL       1
I__211/I                                  InMux                          0              4669   1971  FALL       1
I__211/O                                  InMux                        217              4886   1971  FALL       1
uart_tx.M_ctr_q_2_LC_14_22_2/in1          LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_2_LC_14_22_2/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_bitCtr_q_0_LC_14_22_7/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_3/in0
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_bitCtr_q_0_LC_14_22_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_bitCtr_q_0_LC_14_22_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1389  FALL       5
I__265/I                                  LocalMux                       0              3455   1978  FALL       1
I__265/O                                  LocalMux                     309              3764   1978  FALL       1
I__270/I                                  InMux                          0              3764   1978  FALL       1
I__270/O                                  InMux                        217              3981   1978  FALL       1
uart_tx.M_txReg_q_RNO_0_LC_15_23_4/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
uart_tx.M_txReg_q_RNO_0_LC_15_23_4/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       1
I__470/I                                  LocalMux                       0              4367   1978  FALL       1
I__470/O                                  LocalMux                     309              4676   1978  FALL       1
I__471/I                                  InMux                          0              4676   1978  FALL       1
I__471/O                                  InMux                        217              4893   1978  FALL       1
uart_tx.M_txReg_q_LC_16_22_3/in0          LogicCell40_SEQ_MODE_1001      0              4893   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__608/I                                          ClkMux                         0              2607  RISE       1
I__608/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_0_LC_14_24_1/in1
Capture Clock    : M_count_q_0_LC_14_24_1/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__315/I                                         LocalMux                       0              3455   1978  FALL       1
I__315/O                                         LocalMux                     309              3764   1978  FALL       1
I__321/I                                         InMux                          0              3764   1978  FALL       1
I__321/O                                         InMux                        217              3981   1978  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       4
I__180/I                                         LocalMux                       0              4367   1978  FALL       1
I__180/O                                         LocalMux                     309              4676   1978  FALL       1
I__182/I                                         InMux                          0              4676   1978  FALL       1
I__182/O                                         InMux                        217              4893   1978  FALL       1
M_count_q_0_LC_14_24_1/in1                       LogicCell40_SEQ_MODE_1000      0              4893   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_count_q_5_LC_13_24_3/lcout
Path End         : M_count_q_7_LC_13_25_2/in1
Capture Clock    : M_count_q_7_LC_13_25_2/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_count_q_5_LC_13_24_3/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       4
I__557/I                            LocalMux                       0              3455   1978  FALL       1
I__557/O                            LocalMux                     309              3764   1978  FALL       1
I__559/I                            InMux                          0              3764   1978  FALL       1
I__559/O                            InMux                        217              3981   1978  FALL       1
M_count_q_RNO_0_7_LC_14_25_2/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
M_count_q_RNO_0_7_LC_14_25_2/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       1
I__190/I                            LocalMux                       0              4367   1978  FALL       1
I__190/O                            LocalMux                     309              4676   1978  FALL       1
I__191/I                            InMux                          0              4676   1978  FALL       1
I__191/O                            InMux                        217              4893   1978  FALL       1
M_count_q_7_LC_13_25_2/in1          LogicCell40_SEQ_MODE_1000      0              4893   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_1_LC_14_24_5/in1
Capture Clock    : M_count_q_1_LC_14_24_5/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__315/I                                         LocalMux                       0              3455   1978  FALL       1
I__315/O                                         LocalMux                     309              3764   1978  FALL       1
I__321/I                                         InMux                          0              3764   1978  FALL       1
I__321/O                                         InMux                        217              3981   1978  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       4
I__180/I                                         LocalMux                       0              4367   1978  FALL       1
I__180/O                                         LocalMux                     309              4676   1978  FALL       1
I__183/I                                         InMux                          0              4676   1978  FALL       1
I__183/O                                         InMux                        217              4893   1978  FALL       1
M_count_q_1_LC_14_24_5/in1                       LogicCell40_SEQ_MODE_1000      0              4893   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : M_count_q_4_LC_14_24_4/in0
Capture Clock    : M_count_q_4_LC_14_24_4/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__315/I                                         LocalMux                       0              3455   1978  FALL       1
I__315/O                                         LocalMux                     309              3764   1978  FALL       1
I__321/I                                         InMux                          0              3764   1978  FALL       1
I__321/O                                         InMux                        217              3981   1978  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       4
I__180/I                                         LocalMux                       0              4367   1978  FALL       1
I__180/O                                         LocalMux                     309              4676   1978  FALL       1
I__184/I                                         InMux                          0              4676   1978  FALL       1
I__184/O                                         InMux                        217              4893   1978  FALL       1
M_count_q_4_LC_14_24_4/in0                       LogicCell40_SEQ_MODE_1000      0              4893   1978  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_1_LC_14_24_5/sr
Capture Clock    : M_count_q_1_LC_14_24_5/clk
Hold Constraint  : 0p
Path slack       : 2147p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__142/I                                 Odrv4                          0              3455   2147  FALL       1
I__142/O                                 Odrv4                        372              3827   2147  FALL       1
I__147/I                                 Span4Mux_v                     0              3827   2147  FALL       1
I__147/O                                 Span4Mux_v                   372              4199   2147  FALL       1
I__151/I                                 LocalMux                       0              4199   2147  FALL       1
I__151/O                                 LocalMux                     309              4507   2147  FALL       1
I__154/I                                 SRMux                          0              4507   2147  FALL       1
I__154/O                                 SRMux                        358              4865   2147  FALL       1
M_count_q_1_LC_14_24_5/sr                LogicCell40_SEQ_MODE_1000      0              4865   2147  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_1_LC_14_24_5/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_4_LC_14_24_4/sr
Capture Clock    : M_count_q_4_LC_14_24_4/clk
Hold Constraint  : 0p
Path slack       : 2147p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__142/I                                 Odrv4                          0              3455   2147  FALL       1
I__142/O                                 Odrv4                        372              3827   2147  FALL       1
I__147/I                                 Span4Mux_v                     0              3827   2147  FALL       1
I__147/O                                 Span4Mux_v                   372              4199   2147  FALL       1
I__151/I                                 LocalMux                       0              4199   2147  FALL       1
I__151/O                                 LocalMux                     309              4507   2147  FALL       1
I__154/I                                 SRMux                          0              4507   2147  FALL       1
I__154/O                                 SRMux                        358              4865   2147  FALL       1
M_count_q_4_LC_14_24_4/sr                LogicCell40_SEQ_MODE_1000      0              4865   2147  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_4_LC_14_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_0_LC_14_24_1/sr
Capture Clock    : M_count_q_0_LC_14_24_1/clk
Hold Constraint  : 0p
Path slack       : 2147p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__142/I                                 Odrv4                          0              3455   2147  FALL       1
I__142/O                                 Odrv4                        372              3827   2147  FALL       1
I__147/I                                 Span4Mux_v                     0              3827   2147  FALL       1
I__147/O                                 Span4Mux_v                   372              4199   2147  FALL       1
I__151/I                                 LocalMux                       0              4199   2147  FALL       1
I__151/O                                 LocalMux                     309              4507   2147  FALL       1
I__154/I                                 SRMux                          0              4507   2147  FALL       1
I__154/O                                 SRMux                        358              4865   2147  FALL       1
M_count_q_0_LC_14_24_1/sr                LogicCell40_SEQ_MODE_1000      0              4865   2147  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__617/I                                          ClkMux                         0              2607  RISE       1
I__617/O                                          ClkMux                       309              2915  RISE       1
M_count_q_0_LC_14_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_7_LC_13_25_2/sr
Capture Clock    : M_count_q_7_LC_13_25_2/clk
Hold Constraint  : 0p
Path slack       : 2147p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__141/I                                 Odrv4                          0              3455   1438  FALL       1
I__141/O                                 Odrv4                        372              3827   1438  FALL       1
I__146/I                                 Span4Mux_v                     0              3827   2147  FALL       1
I__146/O                                 Span4Mux_v                   372              4199   2147  FALL       1
I__150/I                                 LocalMux                       0              4199   2147  FALL       1
I__150/O                                 LocalMux                     309              4507   2147  FALL       1
I__153/I                                 SRMux                          0              4507   2147  FALL       1
I__153/O                                 SRMux                        358              4865   2147  FALL       1
M_count_q_7_LC_13_25_2/sr                LogicCell40_SEQ_MODE_1000      0              4865   2147  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__622/I                                          ClkMux                         0              2607  RISE       1
I__622/O                                          ClkMux                       309              2915  RISE       1
M_count_q_7_LC_13_25_2/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_14_LC_15_26_6/lcout
Path End         : click_dtct.M_last_q_LC_14_25_7/in3
Capture Clock    : click_dtct.M_last_q_LC_14_25_7/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_14_LC_15_26_6/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__484/I                                      LocalMux                       0              3455   2209  FALL       1
I__484/O                                      LocalMux                     309              3764   2209  FALL       1
I__487/I                                      InMux                          0              3764   2209  FALL       1
I__487/O                                      InMux                        217              3981   2209  FALL       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_14_25_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   2209  FALL       1
btn_cond.M_ctr_q_RNIQGM2_12_LC_14_25_4/ltout  LogicCell40_SEQ_MODE_0000    267              4248   2209  RISE       1
I__189/I                                      CascadeMux                     0              4248   2209  RISE       1
I__189/O                                      CascadeMux                     0              4248   2209  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/in2    LogicCell40_SEQ_MODE_0000      0              4248   2209  RISE       1
btn_cond.M_ctr_q_RNIKBLL_10_LC_14_25_5/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       4
I__329/I                                      LocalMux                       0              4598   2209  FALL       1
I__329/O                                      LocalMux                     309              4907   2209  FALL       1
I__333/I                                      InMux                          0              4907   2209  FALL       1
I__333/O                                      InMux                        217              5124   2209  FALL       1
click_dtct.M_last_q_LC_14_25_7/in3            LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_1_LC_15_22_1/in0
Capture Clock    : uart_tx.M_ctr_q_1_LC_15_22_1/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__412/I                                        Odrv4                          0              4269   2251  FALL       1
I__412/O                                        Odrv4                        372              4640   2251  FALL       1
I__427/I                                        LocalMux                       0              4640   2251  FALL       1
I__427/O                                        LocalMux                     309              4949   2251  FALL       1
I__430/I                                        InMux                          0              4949   2251  FALL       1
I__430/O                                        InMux                        217              5166   2251  FALL       1
uart_tx.M_ctr_q_1_LC_15_22_1/in0                LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_1_LC_15_22_1/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_ctr_q_3_LC_15_22_3/in0
Capture Clock    : uart_tx.M_ctr_q_3_LC_15_22_3/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__412/I                                        Odrv4                          0              4269   2251  FALL       1
I__412/O                                        Odrv4                        372              4640   2251  FALL       1
I__427/I                                        LocalMux                       0              4640   2251  FALL       1
I__427/O                                        LocalMux                     309              4949   2251  FALL       1
I__431/I                                        InMux                          0              4949   2251  FALL       1
I__431/O                                        InMux                        217              5166   2251  FALL       1
uart_tx.M_ctr_q_3_LC_15_22_3/in0                LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__612/I                                          ClkMux                         0              2607  RISE       1
I__612/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_ctr_q_3_LC_15_22_3/clk                  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_14_LC_15_26_6/lcout
Path End         : btn_cond.M_ctr_q_0_LC_15_25_0/in2
Capture Clock    : btn_cond.M_ctr_q_0_LC_15_25_0/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_14_LC_15_26_6/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__485/I                                       LocalMux                       0              3455   2265  FALL       1
I__485/O                                       LocalMux                     309              3764   2265  FALL       1
I__488/I                                       InMux                          0              3764   2265  FALL       1
I__488/O                                       InMux                        217              3981   2265  FALL       1
btn_cond.M_ctr_q_RNIMKT9_14_LC_16_25_3/in1     LogicCell40_SEQ_MODE_0000      0              3981   2265  FALL       1
btn_cond.M_ctr_q_RNIMKT9_14_LC_16_25_3/ltout   LogicCell40_SEQ_MODE_0000    323              4304   2265  RISE       1
I__715/I                                       CascadeMux                     0              4304   2265  RISE       1
I__715/O                                       CascadeMux                     0              4304   2265  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in2    LogicCell40_SEQ_MODE_0000      0              4304   2265  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    351              4655   2265  FALL       2
I__710/I                                       LocalMux                       0              4655   2265  FALL       1
I__710/O                                       LocalMux                     309              4963   2265  FALL       1
I__712/I                                       InMux                          0              4963   2265  FALL       1
I__712/O                                       InMux                        217              5181   2265  FALL       1
I__714/I                                       CascadeMux                     0              5181   2265  FALL       1
I__714/O                                       CascadeMux                     0              5181   2265  FALL       1
btn_cond.M_ctr_q_0_LC_15_25_0/in2              LogicCell40_SEQ_MODE_1000      0              5181   2265  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.M_ctr_q_14_LC_15_26_6/lcout
Path End         : btn_cond.M_ctr_q_0_LC_15_25_0/in3
Capture Clock    : btn_cond.M_ctr_q_0_LC_15_25_0/clk
Hold Constraint  : 0p
Path slack       : 2266p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.M_ctr_q_14_LC_15_26_6/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__485/I                                       LocalMux                       0              3455   2265  FALL       1
I__485/O                                       LocalMux                     309              3764   2265  FALL       1
I__488/I                                       InMux                          0              3764   2265  FALL       1
I__488/O                                       InMux                        217              3981   2265  FALL       1
btn_cond.M_ctr_q_RNIMKT9_14_LC_16_25_3/in1     LogicCell40_SEQ_MODE_0000      0              3981   2265  FALL       1
btn_cond.M_ctr_q_RNIMKT9_14_LC_16_25_3/ltout   LogicCell40_SEQ_MODE_0000    323              4304   2265  RISE       1
I__715/I                                       CascadeMux                     0              4304   2265  RISE       1
I__715/O                                       CascadeMux                     0              4304   2265  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/in2    LogicCell40_SEQ_MODE_0000      0              4304   2265  RISE       1
btn_cond.M_ctr_q_RNICJ341_14_LC_16_25_4/lcout  LogicCell40_SEQ_MODE_0000    351              4655   2265  FALL       2
I__711/I                                       LocalMux                       0              4655   2265  FALL       1
I__711/O                                       LocalMux                     309              4963   2265  FALL       1
I__713/I                                       InMux                          0              4963   2265  FALL       1
I__713/O                                       InMux                        217              5181   2265  FALL       1
btn_cond.M_ctr_q_0_LC_15_25_0/in3              LogicCell40_SEQ_MODE_1000      0              5181   2265  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : uart_tx.M_savedData_q_5_LC_16_24_7/ce
Capture Clock    : uart_tx.M_savedData_q_5_LC_16_24_7/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__316/I                                       LocalMux                       0              3455   2314  FALL       1
I__316/O                                       LocalMux                     309              3764   2314  FALL       1
I__322/I                                       InMux                          0              3764   2314  FALL       1
I__322/O                                       InMux                        217              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in0    LogicCell40_SEQ_MODE_0000      0              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2314  FALL       8
I__551/I                                       LocalMux                       0              4367   2314  FALL       1
I__551/O                                       LocalMux                     309              4676   2314  FALL       1
I__553/I                                       CEMux                          0              4676   2314  FALL       1
I__553/O                                       CEMux                        554              5230   2314  FALL       1
uart_tx.M_savedData_q_5_LC_16_24_7/ce          LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_5_LC_16_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : uart_tx.M_savedData_q_1_LC_16_24_3/ce
Capture Clock    : uart_tx.M_savedData_q_1_LC_16_24_3/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__316/I                                       LocalMux                       0              3455   2314  FALL       1
I__316/O                                       LocalMux                     309              3764   2314  FALL       1
I__322/I                                       InMux                          0              3764   2314  FALL       1
I__322/O                                       InMux                        217              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in0    LogicCell40_SEQ_MODE_0000      0              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2314  FALL       8
I__551/I                                       LocalMux                       0              4367   2314  FALL       1
I__551/O                                       LocalMux                     309              4676   2314  FALL       1
I__553/I                                       CEMux                          0              4676   2314  FALL       1
I__553/O                                       CEMux                        554              5230   2314  FALL       1
uart_tx.M_savedData_q_1_LC_16_24_3/ce          LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_1_LC_16_24_3/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : uart_tx.M_savedData_q_3_LC_16_24_1/ce
Capture Clock    : uart_tx.M_savedData_q_3_LC_16_24_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__316/I                                       LocalMux                       0              3455   2314  FALL       1
I__316/O                                       LocalMux                     309              3764   2314  FALL       1
I__322/I                                       InMux                          0              3764   2314  FALL       1
I__322/O                                       InMux                        217              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in0    LogicCell40_SEQ_MODE_0000      0              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2314  FALL       8
I__551/I                                       LocalMux                       0              4367   2314  FALL       1
I__551/O                                       LocalMux                     309              4676   2314  FALL       1
I__553/I                                       CEMux                          0              4676   2314  FALL       1
I__553/O                                       CEMux                        554              5230   2314  FALL       1
uart_tx.M_savedData_q_3_LC_16_24_1/ce          LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_3_LC_16_24_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : uart_tx.M_savedData_q_2_LC_16_24_0/ce
Capture Clock    : uart_tx.M_savedData_q_2_LC_16_24_0/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__316/I                                       LocalMux                       0              3455   2314  FALL       1
I__316/O                                       LocalMux                     309              3764   2314  FALL       1
I__322/I                                       InMux                          0              3764   2314  FALL       1
I__322/O                                       InMux                        217              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in0    LogicCell40_SEQ_MODE_0000      0              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2314  FALL       8
I__551/I                                       LocalMux                       0              4367   2314  FALL       1
I__551/O                                       LocalMux                     309              4676   2314  FALL       1
I__553/I                                       CEMux                          0              4676   2314  FALL       1
I__553/O                                       CEMux                        554              5230   2314  FALL       1
uart_tx.M_savedData_q_2_LC_16_24_0/ce          LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__613/I                                          ClkMux                         0              2607  RISE       1
I__613/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_2_LC_16_24_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : uart_tx.M_savedData_q_7_LC_16_23_7/ce
Capture Clock    : uart_tx.M_savedData_q_7_LC_16_23_7/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__316/I                                       LocalMux                       0              3455   2314  FALL       1
I__316/O                                       LocalMux                     309              3764   2314  FALL       1
I__322/I                                       InMux                          0              3764   2314  FALL       1
I__322/O                                       InMux                        217              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in0    LogicCell40_SEQ_MODE_0000      0              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2314  FALL       8
I__552/I                                       LocalMux                       0              4367   2314  FALL       1
I__552/O                                       LocalMux                     309              4676   2314  FALL       1
I__554/I                                       CEMux                          0              4676   2314  FALL       1
I__554/O                                       CEMux                        554              5230   2314  FALL       1
uart_tx.M_savedData_q_7_LC_16_23_7/ce          LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_7_LC_16_23_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : uart_tx.M_savedData_q_4_LC_16_23_4/ce
Capture Clock    : uart_tx.M_savedData_q_4_LC_16_23_4/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__316/I                                       LocalMux                       0              3455   2314  FALL       1
I__316/O                                       LocalMux                     309              3764   2314  FALL       1
I__322/I                                       InMux                          0              3764   2314  FALL       1
I__322/O                                       InMux                        217              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in0    LogicCell40_SEQ_MODE_0000      0              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2314  FALL       8
I__552/I                                       LocalMux                       0              4367   2314  FALL       1
I__552/O                                       LocalMux                     309              4676   2314  FALL       1
I__554/I                                       CEMux                          0              4676   2314  FALL       1
I__554/O                                       CEMux                        554              5230   2314  FALL       1
uart_tx.M_savedData_q_4_LC_16_23_4/ce          LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_4_LC_16_23_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : uart_tx.M_savedData_q_6_LC_16_23_1/ce
Capture Clock    : uart_tx.M_savedData_q_6_LC_16_23_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__316/I                                       LocalMux                       0              3455   2314  FALL       1
I__316/O                                       LocalMux                     309              3764   2314  FALL       1
I__322/I                                       InMux                          0              3764   2314  FALL       1
I__322/O                                       InMux                        217              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in0    LogicCell40_SEQ_MODE_0000      0              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2314  FALL       8
I__552/I                                       LocalMux                       0              4367   2314  FALL       1
I__552/O                                       LocalMux                     309              4676   2314  FALL       1
I__554/I                                       CEMux                          0              4676   2314  FALL       1
I__554/O                                       CEMux                        554              5230   2314  FALL       1
uart_tx.M_savedData_q_6_LC_16_23_1/ce          LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_6_LC_16_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : uart_tx.M_savedData_q_0_LC_16_23_0/ce
Capture Clock    : uart_tx.M_savedData_q_0_LC_16_23_0/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__316/I                                       LocalMux                       0              3455   2314  FALL       1
I__316/O                                       LocalMux                     309              3764   2314  FALL       1
I__322/I                                       InMux                          0              3764   2314  FALL       1
I__322/O                                       InMux                        217              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/in0    LogicCell40_SEQ_MODE_0000      0              3981   2314  FALL       1
click_dtct.M_last_q_RNIJC4S1_LC_15_24_2/lcout  LogicCell40_SEQ_MODE_0000    386              4367   2314  FALL       8
I__552/I                                       LocalMux                       0              4367   2314  FALL       1
I__552/O                                       LocalMux                     309              4676   2314  FALL       1
I__554/I                                       CEMux                          0              4676   2314  FALL       1
I__554/O                                       CEMux                        554              5230   2314  FALL       1
uart_tx.M_savedData_q_0_LC_16_23_0/ce          LogicCell40_SEQ_MODE_1000      0              5230   2314  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__610/I                                          ClkMux                         0              2607  RISE       1
I__610/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_savedData_q_0_LC_16_23_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : click_dtct.M_last_q_LC_14_25_7/lcout
Path End         : uart_tx.M_state_q_0_LC_14_23_4/in3
Capture Clock    : uart_tx.M_state_q_0_LC_14_23_4/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__620/I                                          ClkMux                         0              2607  RISE       1
I__620/O                                          ClkMux                       309              2915  RISE       1
click_dtct.M_last_q_LC_14_25_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
click_dtct.M_last_q_LC_14_25_7/lcout             LogicCell40_SEQ_MODE_1000    540              3455   1333  FALL       6
I__315/I                                         LocalMux                       0              3455   1978  FALL       1
I__315/O                                         LocalMux                     309              3764   1978  FALL       1
I__321/I                                         InMux                          0              3764   1978  FALL       1
I__321/O                                         InMux                        217              3981   1978  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/in0    LogicCell40_SEQ_MODE_0000      0              3981   1978  FALL       1
click_dtct.M_last_q_RNIUTK51_0_LC_14_25_6/lcout  LogicCell40_SEQ_MODE_0000    386              4367   1978  FALL       4
I__179/I                                         Odrv4                          0              4367   2350  FALL       1
I__179/O                                         Odrv4                        372              4739   2350  FALL       1
I__181/I                                         LocalMux                       0              4739   2350  FALL       1
I__181/O                                         LocalMux                     309              5047   2350  FALL       1
I__185/I                                         InMux                          0              5047   2350  FALL       1
I__185/O                                         InMux                        217              5265   2350  FALL       1
uart_tx.M_state_q_0_LC_14_23_4/in3               LogicCell40_SEQ_MODE_1000      0              5265   2350  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__616/I                                          ClkMux                         0              2607  RISE       1
I__616/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_0_LC_14_23_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_6_LC_13_24_7/sr
Capture Clock    : M_count_q_6_LC_13_24_7/clk
Hold Constraint  : 0p
Path slack       : 2463p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__141/I                                 Odrv4                          0              3455   1438  FALL       1
I__141/O                                 Odrv4                        372              3827   1438  FALL       1
I__145/I                                 Span4Mux_h                     0              3827   2463  FALL       1
I__145/O                                 Span4Mux_h                   316              4143   2463  FALL       1
I__149/I                                 Span4Mux_v                     0              4143   2463  FALL       1
I__149/O                                 Span4Mux_v                   372              4514   2463  FALL       1
I__152/I                                 LocalMux                       0              4514   2463  FALL       1
I__152/O                                 LocalMux                     309              4823   2463  FALL       1
I__155/I                                 SRMux                          0              4823   2463  FALL       1
I__155/O                                 SRMux                        358              5181   2463  FALL       1
M_count_q_6_LC_13_24_7/sr                LogicCell40_SEQ_MODE_1000      0              5181   2463  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_6_LC_13_24_7/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_3_LC_13_24_4/sr
Capture Clock    : M_count_q_3_LC_13_24_4/clk
Hold Constraint  : 0p
Path slack       : 2463p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__141/I                                 Odrv4                          0              3455   1438  FALL       1
I__141/O                                 Odrv4                        372              3827   1438  FALL       1
I__145/I                                 Span4Mux_h                     0              3827   2463  FALL       1
I__145/O                                 Span4Mux_h                   316              4143   2463  FALL       1
I__149/I                                 Span4Mux_v                     0              4143   2463  FALL       1
I__149/O                                 Span4Mux_v                   372              4514   2463  FALL       1
I__152/I                                 LocalMux                       0              4514   2463  FALL       1
I__152/O                                 LocalMux                     309              4823   2463  FALL       1
I__155/I                                 SRMux                          0              4823   2463  FALL       1
I__155/O                                 SRMux                        358              5181   2463  FALL       1
M_count_q_3_LC_13_24_4/sr                LogicCell40_SEQ_MODE_1000      0              5181   2463  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_3_LC_13_24_4/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_5_LC_13_24_3/sr
Capture Clock    : M_count_q_5_LC_13_24_3/clk
Hold Constraint  : 0p
Path slack       : 2463p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__141/I                                 Odrv4                          0              3455   1438  FALL       1
I__141/O                                 Odrv4                        372              3827   1438  FALL       1
I__145/I                                 Span4Mux_h                     0              3827   2463  FALL       1
I__145/O                                 Span4Mux_h                   316              4143   2463  FALL       1
I__149/I                                 Span4Mux_v                     0              4143   2463  FALL       1
I__149/O                                 Span4Mux_v                   372              4514   2463  FALL       1
I__152/I                                 LocalMux                       0              4514   2463  FALL       1
I__152/O                                 LocalMux                     309              4823   2463  FALL       1
I__155/I                                 SRMux                          0              4823   2463  FALL       1
I__155/O                                 SRMux                        358              5181   2463  FALL       1
M_count_q_5_LC_13_24_3/sr                LogicCell40_SEQ_MODE_1000      0              5181   2463  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_5_LC_13_24_3/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_14_21_0/lcout
Path End         : M_count_q_2_LC_13_24_1/sr
Capture Clock    : M_count_q_2_LC_13_24_1/clk
Hold Constraint  : 0p
Path slack       : 2463p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_14_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      10
I__141/I                                 Odrv4                          0              3455   1438  FALL       1
I__141/O                                 Odrv4                        372              3827   1438  FALL       1
I__145/I                                 Span4Mux_h                     0              3827   2463  FALL       1
I__145/O                                 Span4Mux_h                   316              4143   2463  FALL       1
I__149/I                                 Span4Mux_v                     0              4143   2463  FALL       1
I__149/O                                 Span4Mux_v                   372              4514   2463  FALL       1
I__152/I                                 LocalMux                       0              4514   2463  FALL       1
I__152/O                                 LocalMux                     309              4823   2463  FALL       1
I__155/I                                 SRMux                          0              4823   2463  FALL       1
I__155/O                                 SRMux                        358              5181   2463  FALL       1
M_count_q_2_LC_13_24_1/sr                LogicCell40_SEQ_MODE_1000      0              5181   2463  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__619/I                                          ClkMux                         0              2607  RISE       1
I__619/O                                          ClkMux                       309              2915  RISE       1
M_count_q_2_LC_13_24_1/clk                        LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_state_q_1_LC_14_22_3/lcout
Path End         : uart_tx.M_txReg_q_LC_16_22_3/sr
Capture Clock    : uart_tx.M_txReg_q_LC_16_22_3/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__614/I                                          ClkMux                         0              2607  RISE       1
I__614/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_state_q_1_LC_14_22_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_state_q_1_LC_14_22_3/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       8
I__441/I                                        LocalMux                       0              3455   1431  FALL       1
I__441/O                                        LocalMux                     309              3764   1431  FALL       1
I__447/I                                        InMux                          0              3764   1880  FALL       1
I__447/O                                        InMux                        217              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
uart_tx.M_state_q_RNILEFM_1_1_LC_14_23_7/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL      16
I__407/I                                        Odrv4                          0              4269   2905  FALL       1
I__407/O                                        Odrv4                        372              4640   2905  FALL       1
I__417/I                                        Span4Mux_h                     0              4640   2905  FALL       1
I__417/O                                        Span4Mux_h                   316              4956   2905  FALL       1
I__429/I                                        LocalMux                       0              4956   2905  FALL       1
I__429/O                                        LocalMux                     309              5265   2905  FALL       1
I__432/I                                        SRMux                          0              5265   2905  FALL       1
I__432/O                                        SRMux                        358              5622   2905  FALL       1
uart_tx.M_txReg_q_LC_16_22_3/sr                 LogicCell40_SEQ_MODE_1001      0              5622   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__608/I                                          ClkMux                         0              2607  RISE       1
I__608/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_19_LC_15_27_3/sr
Capture Clock    : btn_cond.M_ctr_q_19_LC_15_27_3/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__474/I                                                     SRMux                          0              5433   3073  FALL       1
I__474/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_19_LC_15_27_3/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_19_LC_15_27_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_18_LC_15_27_2/sr
Capture Clock    : btn_cond.M_ctr_q_18_LC_15_27_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__474/I                                                     SRMux                          0              5433   3073  FALL       1
I__474/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_18_LC_15_27_2/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_18_LC_15_27_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_17_LC_15_27_1/sr
Capture Clock    : btn_cond.M_ctr_q_17_LC_15_27_1/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__474/I                                                     SRMux                          0              5433   3073  FALL       1
I__474/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_17_LC_15_27_1/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_17_LC_15_27_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_16_LC_15_27_0/sr
Capture Clock    : btn_cond.M_ctr_q_16_LC_15_27_0/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__474/I                                                     SRMux                          0              5433   3073  FALL       1
I__474/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_16_LC_15_27_0/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__623/I                                          ClkMux                         0              2607  RISE       1
I__623/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_16_LC_15_27_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_15_LC_15_26_7/sr
Capture Clock    : btn_cond.M_ctr_q_15_LC_15_26_7/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__475/I                                                     SRMux                          0              5433   3073  FALL       1
I__475/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_15_LC_15_26_7/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_15_LC_15_26_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_14_LC_15_26_6/sr
Capture Clock    : btn_cond.M_ctr_q_14_LC_15_26_6/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__475/I                                                     SRMux                          0              5433   3073  FALL       1
I__475/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_14_LC_15_26_6/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_14_LC_15_26_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_13_LC_15_26_5/sr
Capture Clock    : btn_cond.M_ctr_q_13_LC_15_26_5/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__475/I                                                     SRMux                          0              5433   3073  FALL       1
I__475/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_13_LC_15_26_5/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_13_LC_15_26_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_12_LC_15_26_4/sr
Capture Clock    : btn_cond.M_ctr_q_12_LC_15_26_4/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__475/I                                                     SRMux                          0              5433   3073  FALL       1
I__475/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_12_LC_15_26_4/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_12_LC_15_26_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_11_LC_15_26_3/sr
Capture Clock    : btn_cond.M_ctr_q_11_LC_15_26_3/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__475/I                                                     SRMux                          0              5433   3073  FALL       1
I__475/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_11_LC_15_26_3/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_11_LC_15_26_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_10_LC_15_26_2/sr
Capture Clock    : btn_cond.M_ctr_q_10_LC_15_26_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__475/I                                                     SRMux                          0              5433   3073  FALL       1
I__475/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_10_LC_15_26_2/sr                            LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_10_LC_15_26_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_9_LC_15_26_1/sr
Capture Clock    : btn_cond.M_ctr_q_9_LC_15_26_1/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__475/I                                                     SRMux                          0              5433   3073  FALL       1
I__475/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_9_LC_15_26_1/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_9_LC_15_26_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_8_LC_15_26_0/sr
Capture Clock    : btn_cond.M_ctr_q_8_LC_15_26_0/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__475/I                                                     SRMux                          0              5433   3073  FALL       1
I__475/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_8_LC_15_26_0/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__621/I                                          ClkMux                         0              2607  RISE       1
I__621/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_8_LC_15_26_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_7_LC_15_25_7/sr
Capture Clock    : btn_cond.M_ctr_q_7_LC_15_25_7/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__476/I                                                     SRMux                          0              5433   3073  FALL       1
I__476/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_7_LC_15_25_7/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_7_LC_15_25_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_6_LC_15_25_6/sr
Capture Clock    : btn_cond.M_ctr_q_6_LC_15_25_6/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__476/I                                                     SRMux                          0              5433   3073  FALL       1
I__476/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_6_LC_15_25_6/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_6_LC_15_25_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_5_LC_15_25_5/sr
Capture Clock    : btn_cond.M_ctr_q_5_LC_15_25_5/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__476/I                                                     SRMux                          0              5433   3073  FALL       1
I__476/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_5_LC_15_25_5/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_5_LC_15_25_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_4_LC_15_25_4/sr
Capture Clock    : btn_cond.M_ctr_q_4_LC_15_25_4/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__476/I                                                     SRMux                          0              5433   3073  FALL       1
I__476/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_4_LC_15_25_4/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_4_LC_15_25_4/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_3_LC_15_25_3/sr
Capture Clock    : btn_cond.M_ctr_q_3_LC_15_25_3/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__476/I                                                     SRMux                          0              5433   3073  FALL       1
I__476/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_3_LC_15_25_3/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_3_LC_15_25_3/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_2_LC_15_25_2/sr
Capture Clock    : btn_cond.M_ctr_q_2_LC_15_25_2/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__476/I                                                     SRMux                          0              5433   3073  FALL       1
I__476/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_2_LC_15_25_2/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_2_LC_15_25_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_1_LC_15_25_1/sr
Capture Clock    : btn_cond.M_ctr_q_1_LC_15_25_1/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__476/I                                                     SRMux                          0              5433   3073  FALL       1
I__476/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_1_LC_15_25_1/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_1_LC_15_25_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout
Path End         : btn_cond.M_ctr_q_0_LC_15_25_0/sr
Capture Clock    : btn_cond.M_ctr_q_0_LC_15_25_0/clk
Hold Constraint  : 0p
Path slack       : 3073p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_1_LC_16_31_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
btn_cond.sync.M_pipe_q_1_LC_16_31_4/lcout                    LogicCell40_SEQ_MODE_1000    540              3455   3073  FALL       1
I__604/I                                                     LocalMux                       0              3455   3073  FALL       1
I__604/O                                                     LocalMux                     309              3764   3073  FALL       1
I__605/I                                                     InMux                          0              3764   3073  FALL       1
I__605/O                                                     InMux                        217              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/in3              LogicCell40_SEQ_MODE_0000      0              3981   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_1_LC_16_32_6/lcout            LogicCell40_SEQ_MODE_0000    288              4269   3073  FALL       1
I__602/I                                                     LocalMux                       0              4269   3073  FALL       1
I__602/O                                                     LocalMux                     309              4577   3073  FALL       1
I__603/I                                                     IoInMux                        0              4577   3073  FALL       1
I__603/O                                                     IoInMux                      217              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4795   3073  FALL       1
btn_cond.sync.M_pipe_q_RNIJLM5_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       561              5356   3073  FALL      20
I__472/I                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__472/O                                                     gio2CtrlBuf                    0              5356   3073  FALL       1
I__473/I                                                     GlobalMux                      0              5356   3073  FALL       1
I__473/O                                                     GlobalMux                     77              5433   3073  FALL       1
I__476/I                                                     SRMux                          0              5433   3073  FALL       1
I__476/O                                                     SRMux                        358              5791   3073  FALL       1
btn_cond.M_ctr_q_0_LC_15_25_0/sr                             LogicCell40_SEQ_MODE_1000      0              5791   3073  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__618/I                                          ClkMux                         0              2607  RISE       1
I__618/O                                          ClkMux                       309              2915  RISE       1
btn_cond.M_ctr_q_0_LC_15_25_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_15_21_3/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_15_21_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__235/I                               Odrv12                         0              1053   +INF  FALL       1
I__235/O                               Odrv12                       540              1593   +INF  FALL       1
I__236/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__236/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__237/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__237/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__239/I                               LocalMux                       0              2673   +INF  FALL       1
I__239/O                               LocalMux                     309              2982   +INF  FALL       1
I__241/I                               InMux                          0              2982   +INF  FALL       1
I__241/O                               InMux                        217              3199   +INF  FALL       1
reset_cond.M_stage_q_0_LC_15_21_3/in3  LogicCell40_SEQ_MODE_1000      0              3199   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_15_21_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_15_21_5/in1
Capture Clock    : reset_cond.M_stage_q_1_LC_15_21_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3149
---------------------------------------   ---- 
End-of-path arrival time (ps)             3149
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__235/I                               Odrv12                         0              1003   +INF  FALL       1
I__235/O                               Odrv12                       540              1543   +INF  FALL       1
I__236/I                               Span12Mux_v                    0              1543   +INF  FALL       1
I__236/O                               Span12Mux_v                  540              2083   +INF  FALL       1
I__237/I                               Span12Mux_h                    0              2083   +INF  FALL       1
I__237/O                               Span12Mux_h                  540              2623   +INF  FALL       1
I__239/I                               LocalMux                       0              2623   +INF  FALL       1
I__239/O                               LocalMux                     309              2932   +INF  FALL       1
I__242/I                               InMux                          0              2932   +INF  FALL       1
I__242/O                               InMux                        217              3149   +INF  FALL       1
reset_cond.M_stage_q_1_LC_15_21_5/in1  LogicCell40_SEQ_MODE_1000      0              3149   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_15_21_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : trigger
Path End         : btn_cond.sync.M_pipe_q_0_LC_16_31_5/in0
Capture Clock    : btn_cond.sync.M_pipe_q_0_LC_16_31_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4560
---------------------------------------   ---- 
End-of-path arrival time (ps)             4560
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
trigger                                  cu_top_0                       0                 0   +INF  RISE       1
trigger_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
trigger_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
trigger_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
trigger_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__627/I                                 Odrv12                         0              1053   +INF  FALL       1
I__627/O                                 Odrv12                       540              1593   +INF  FALL       1
I__628/I                                 Span12Mux_v                    0              1593   +INF  FALL       1
I__628/O                                 Span12Mux_v                  540              2133   +INF  FALL       1
I__629/I                                 Span12Mux_v                    0              2133   +INF  FALL       1
I__629/O                                 Span12Mux_v                  540              2673   +INF  FALL       1
I__630/I                                 Span12Mux_h                    0              2673   +INF  FALL       1
I__630/O                                 Span12Mux_h                  540              3213   +INF  FALL       1
I__631/I                                 Sp12to4                        0              3213   +INF  FALL       1
I__631/O                                 Sp12to4                      449              3662   +INF  FALL       1
I__632/I                                 Span4Mux_v                     0              3662   +INF  FALL       1
I__632/O                                 Span4Mux_v                   372              4034   +INF  FALL       1
I__633/I                                 LocalMux                       0              4034   +INF  FALL       1
I__633/O                                 LocalMux                     309              4342   +INF  FALL       1
I__634/I                                 InMux                          0              4342   +INF  FALL       1
I__634/O                                 InMux                        217              4560   +INF  FALL       1
btn_cond.sync.M_pipe_q_0_LC_16_31_5/in0  LogicCell40_SEQ_MODE_1000      0              4560   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__624/I                                          ClkMux                         0              2607  RISE       1
I__624/O                                          ClkMux                       309              2915  RISE       1
btn_cond.sync.M_pipe_q_0_LC_16_31_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_tx.M_txReg_q_LC_16_22_3/lcout
Path End         : usb_tx
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10739
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__608/I                                          ClkMux                         0              2607  RISE       1
I__608/O                                          ClkMux                       309              2915  RISE       1
uart_tx.M_txReg_q_LC_16_22_3/clk                  LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_tx.M_txReg_q_LC_16_22_3/lcout  LogicCell40_SEQ_MODE_1001    540              3455   +INF  RISE       1
I__433/I                            Odrv12                         0              3455   +INF  RISE       1
I__433/O                            Odrv12                       491              3946   +INF  RISE       1
I__434/I                            Span12Mux_v                    0              3946   +INF  RISE       1
I__434/O                            Span12Mux_v                  491              4437   +INF  RISE       1
I__435/I                            Span12Mux_h                    0              4437   +INF  RISE       1
I__435/O                            Span12Mux_h                  491              4928   +INF  RISE       1
I__436/I                            Sp12to4                        0              4928   +INF  RISE       1
I__436/O                            Sp12to4                      428              5356   +INF  RISE       1
I__437/I                            Span4Mux_s0_v                  0              5356   +INF  RISE       1
I__437/O                            Span4Mux_s0_v                203              5559   +INF  RISE       1
I__438/I                            LocalMux                       0              5559   +INF  RISE       1
I__438/O                            LocalMux                     330              5889   +INF  RISE       1
I__439/I                            IoInMux                        0              5889   +INF  RISE       1
I__439/O                            IoInMux                      259              6148   +INF  RISE       1
usb_tx_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              6148   +INF  RISE       1
usb_tx_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              8386   +INF  FALL       1
usb_tx_obuf_iopad/DIN               IO_PAD                         0              8386   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2353             10739   +INF  FALL       1
usb_tx                              cu_top_0                       0             10739   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_14_21_0/in1
Capture Clock    : reset_cond.M_stage_q_3_LC_14_21_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3423
---------------------------------------   ---- 
End-of-path arrival time (ps)             3423
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__235/I                               Odrv12                         0              1053   +INF  FALL       1
I__235/O                               Odrv12                       540              1593   +INF  FALL       1
I__236/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__236/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__238/I                               Sp12to4                        0              2133   +INF  FALL       1
I__238/O                               Sp12to4                      449              2582   +INF  FALL       1
I__240/I                               Span4Mux_h                     0              2582   +INF  FALL       1
I__240/O                               Span4Mux_h                   316              2897   +INF  FALL       1
I__244/I                               LocalMux                       0              2897   +INF  FALL       1
I__244/O                               LocalMux                     309              3206   +INF  FALL       1
I__245/I                               InMux                          0              3206   +INF  FALL       1
I__245/O                               InMux                        217              3423   +INF  FALL       1
reset_cond.M_stage_q_3_LC_14_21_0/in1  LogicCell40_SEQ_MODE_1000      0              3423   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__611/I                                          ClkMux                         0              2607  RISE       1
I__611/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_14_21_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_15_21_4/in0
Capture Clock    : reset_cond.M_stage_q_2_LC_15_21_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__235/I                               Odrv12                         0              1053   +INF  FALL       1
I__235/O                               Odrv12                       540              1593   +INF  FALL       1
I__236/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__236/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__237/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__237/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__239/I                               LocalMux                       0              2673   +INF  FALL       1
I__239/O                               LocalMux                     309              2982   +INF  FALL       1
I__243/I                               InMux                          0              2982   +INF  FALL       1
I__243/O                               InMux                        217              3199   +INF  FALL       1
reset_cond.M_stage_q_2_LC_15_21_4/in0  LogicCell40_SEQ_MODE_1000      0              3199   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__606/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__606/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__607/I                                          GlobalMux                      0              2452  RISE       1
I__607/O                                          GlobalMux                    154              2607  RISE       1
I__609/I                                          ClkMux                         0              2607  RISE       1
I__609/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_15_21_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

