module RAM (din, addr, write_en, clk, dout);// 512x8
parameter addr_width = 11;
parameter data_width = 16;
input [addr_width-1:0] addr;
input wire [data_width-1:0] din;
input write_en, clk;
output [data_width-1:0] dout;
reg [data_width-1:0] dout; // Register for output.
reg [data_width-1:0] mem [(1<<addr_width)-1:0];
always @(posedge clk)
  begin
  if (write_en)
    mem[(addr)] <= din;
  dout = mem[addr]; // Output register controlled by clock.
  end
endmodule
