$comment
	File created using the following command:
		vcd file CYY.msim.vcd -direction
$end
$date
	Sun Jan 19 22:47:31 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CYY_AU_OP_RP_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 2 " f_com [1:0] $end
$var reg 1 # set $end
$var wire 1 $ a [7] $end
$var wire 1 % a [6] $end
$var wire 1 & a [5] $end
$var wire 1 ' a [4] $end
$var wire 1 ( a [3] $end
$var wire 1 ) a [2] $end
$var wire 1 * a [1] $end
$var wire 1 + a [0] $end
$var wire 1 , address_a_RP [2] $end
$var wire 1 - address_a_RP [1] $end
$var wire 1 . address_a_RP [0] $end
$var wire 1 / address_b_RP [2] $end
$var wire 1 0 address_b_RP [1] $end
$var wire 1 1 address_b_RP [0] $end
$var wire 1 2 address_OP [7] $end
$var wire 1 3 address_OP [6] $end
$var wire 1 4 address_OP [5] $end
$var wire 1 5 address_OP [4] $end
$var wire 1 6 address_OP [3] $end
$var wire 1 7 address_OP [2] $end
$var wire 1 8 address_OP [1] $end
$var wire 1 9 address_OP [0] $end
$var wire 1 : b [7] $end
$var wire 1 ; b [6] $end
$var wire 1 < b [5] $end
$var wire 1 = b [4] $end
$var wire 1 > b [3] $end
$var wire 1 ? b [2] $end
$var wire 1 @ b [1] $end
$var wire 1 A b [0] $end
$var wire 1 B CK [7] $end
$var wire 1 C CK [6] $end
$var wire 1 D CK [5] $end
$var wire 1 E CK [4] $end
$var wire 1 F CK [3] $end
$var wire 1 G CK [2] $end
$var wire 1 H CK [1] $end
$var wire 1 I CK [0] $end
$var wire 1 J cop $end
$var wire 1 K data_in_OP [7] $end
$var wire 1 L data_in_OP [6] $end
$var wire 1 M data_in_OP [5] $end
$var wire 1 N data_in_OP [4] $end
$var wire 1 O data_in_OP [3] $end
$var wire 1 P data_in_OP [2] $end
$var wire 1 Q data_in_OP [1] $end
$var wire 1 R data_in_OP [0] $end
$var wire 1 S data_out_OP [7] $end
$var wire 1 T data_out_OP [6] $end
$var wire 1 U data_out_OP [5] $end
$var wire 1 V data_out_OP [4] $end
$var wire 1 W data_out_OP [3] $end
$var wire 1 X data_out_OP [2] $end
$var wire 1 Y data_out_OP [1] $end
$var wire 1 Z data_out_OP [0] $end
$var wire 1 [ priznak [1] $end
$var wire 1 \ priznak [0] $end
$var wire 1 ] q_a [7] $end
$var wire 1 ^ q_a [6] $end
$var wire 1 _ q_a [5] $end
$var wire 1 ` q_a [4] $end
$var wire 1 a q_a [3] $end
$var wire 1 b q_a [2] $end
$var wire 1 c q_a [1] $end
$var wire 1 d q_a [0] $end
$var wire 1 e q_b [7] $end
$var wire 1 f q_b [6] $end
$var wire 1 g q_b [5] $end
$var wire 1 h q_b [4] $end
$var wire 1 i q_b [3] $end
$var wire 1 j q_b [2] $end
$var wire 1 k q_b [1] $end
$var wire 1 l q_b [0] $end
$var wire 1 m RA [7] $end
$var wire 1 n RA [6] $end
$var wire 1 o RA [5] $end
$var wire 1 p RA [4] $end
$var wire 1 q RA [3] $end
$var wire 1 r RA [2] $end
$var wire 1 s RA [1] $end
$var wire 1 t RA [0] $end
$var wire 1 u RK [7] $end
$var wire 1 v RK [6] $end
$var wire 1 w RK [5] $end
$var wire 1 x RK [4] $end
$var wire 1 y RK [3] $end
$var wire 1 z RK [2] $end
$var wire 1 { RK [1] $end
$var wire 1 | RK [0] $end
$var wire 1 } rr [15] $end
$var wire 1 ~ rr [14] $end
$var wire 1 !! rr [13] $end
$var wire 1 "! rr [12] $end
$var wire 1 #! rr [11] $end
$var wire 1 $! rr [10] $end
$var wire 1 %! rr [9] $end
$var wire 1 &! rr [8] $end
$var wire 1 '! rr [7] $end
$var wire 1 (! rr [6] $end
$var wire 1 )! rr [5] $end
$var wire 1 *! rr [4] $end
$var wire 1 +! rr [3] $end
$var wire 1 ,! rr [2] $end
$var wire 1 -! rr [1] $end
$var wire 1 .! rr [0] $end
$var wire 1 /! s_out [2] $end
$var wire 1 0! s_out [1] $end
$var wire 1 1! s_out [0] $end
$var wire 1 2! sko $end
$var wire 1 3! sno $end
$var wire 1 4! wr_en_a_RP $end
$var wire 1 5! wr_en_OP $end
$var wire 1 6! sampler $end
$scope module i1 $end
$var wire 1 7! gnd $end
$var wire 1 8! vcc $end
$var wire 1 9! unknown $end
$var tri1 1 :! devclrn $end
$var tri1 1 ;! devpor $end
$var tri1 1 <! devoe $end
$var wire 1 =! auto_hub|~GND~combout $end
$var wire 1 >! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout $end
$var wire 1 ?! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 @! clk~input_o $end
$var wire 1 A! clk~inputclkctrl_outclk $end
$var wire 1 B! f_com[0]~input_o $end
$var wire 1 C! f_com[1]~input_o $end
$var wire 1 D! Comp_AY|rr[0]~24_combout $end
$var wire 1 E! state.s4~0_combout $end
$var wire 1 F! set~input_o $end
$var wire 1 G! set~inputclkctrl_outclk $end
$var wire 1 H! state.s4~q $end
$var wire 1 I! wr_en_a_RP~0_combout $end
$var wire 1 J! altera_reserved_tms~input_o $end
$var wire 1 K! altera_reserved_tck~input_o $end
$var wire 1 L! altera_reserved_tdi~input_o $end
$var wire 1 M! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout $end
$var wire 1 N! altera_internal_jtag~TMSUTAP $end
$var wire 1 O! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout $end
$var wire 1 P! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout $end
$var wire 1 Q! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout $end
$var wire 1 R! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout $end
$var wire 1 S! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout $end
$var wire 1 T! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout $end
$var wire 1 U! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 V! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 W! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 X! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 Y! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout $end
$var wire 1 Z! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout $end
$var wire 1 [! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout $end
$var wire 1 \! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout $end
$var wire 1 ]! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout $end
$var wire 1 ^! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout $end
$var wire 1 _! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout $end
$var wire 1 `! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout $end
$var wire 1 a! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout $end
$var wire 1 b! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 $end
$var wire 1 c! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout $end
$var wire 1 d! altera_internal_jtag~TDIUTAP $end
$var wire 1 e! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout $end
$var wire 1 f! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout $end
$var wire 1 g! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout $end
$var wire 1 h! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout $end
$var wire 1 i! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout $end
$var wire 1 j! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 k! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout $end
$var wire 1 l! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout $end
$var wire 1 m! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q $end
$var wire 1 n! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout $end
$var wire 1 o! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q $end
$var wire 1 p! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout $end
$var wire 1 q! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 $end
$var wire 1 r! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout $end
$var wire 1 s! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout $end
$var wire 1 t! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout $end
$var wire 1 u! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 $end
$var wire 1 v! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout $end
$var wire 1 w! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12 $end
$var wire 1 x! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout $end
$var wire 1 y! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout $end
$var wire 1 z! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout $end
$var wire 1 {! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout $end
$var wire 1 |! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout $end
$var wire 1 }! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout $end
$var wire 1 ~! auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout $end
$var wire 1 !" ~GND~combout $end
$var wire 1 "" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout $end
$var wire 1 #" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 $end
$var wire 1 $" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout $end
$var wire 1 %" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 $end
$var wire 1 &" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout $end
$var wire 1 '" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 $end
$var wire 1 (" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout $end
$var wire 1 )" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 $end
$var wire 1 *" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout $end
$var wire 1 +" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 $end
$var wire 1 ," Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout $end
$var wire 1 -" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout $end
$var wire 1 ." auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout $end
$var wire 1 /" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout $end
$var wire 1 0" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 1" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout $end
$var wire 1 2" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout $end
$var wire 1 3" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q $end
$var wire 1 4" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 5" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout $end
$var wire 1 6" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout $end
$var wire 1 7" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout $end
$var wire 1 8" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout $end
$var wire 1 9" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout $end
$var wire 1 :" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout $end
$var wire 1 ;" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout $end
$var wire 1 <" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout $end
$var wire 1 =" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout $end
$var wire 1 >" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q $end
$var wire 1 ?" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~5_combout $end
$var wire 1 @" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q $end
$var wire 1 A" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout $end
$var wire 1 B" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~6_combout $end
$var wire 1 C" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout $end
$var wire 1 D" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout $end
$var wire 1 E" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout $end
$var wire 1 F" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout $end
$var wire 1 G" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout $end
$var wire 1 H" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~10_combout $end
$var wire 1 I" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 J" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout $end
$var wire 1 K" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q $end
$var wire 1 L" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 M" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q $end
$var wire 1 N" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout $end
$var wire 1 O" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q $end
$var wire 1 P" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 $end
$var wire 1 Q" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout $end
$var wire 1 R" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 $end
$var wire 1 S" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout $end
$var wire 1 T" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 U" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout $end
$var wire 1 V" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout $end
$var wire 1 W" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout $end
$var wire 1 X" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 Y" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout $end
$var wire 1 Z" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout $end
$var wire 1 [" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q $end
$var wire 1 \" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout $end
$var wire 1 ]" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout $end
$var wire 1 ^" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q $end
$var wire 1 _" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout $end
$var wire 1 `" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout $end
$var wire 1 a" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout $end
$var wire 1 b" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout $end
$var wire 1 c" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout $end
$var wire 1 d" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout $end
$var wire 1 e" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout $end
$var wire 1 f" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout $end
$var wire 1 g" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout $end
$var wire 1 h" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout $end
$var wire 1 i" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout $end
$var wire 1 j" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout $end
$var wire 1 k" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout $end
$var wire 1 l" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout $end
$var wire 1 m" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout $end
$var wire 1 n" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout $end
$var wire 1 o" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout $end
$var wire 1 p" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout $end
$var wire 1 q" auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout $end
$var wire 1 r" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 s" Comp_OP|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q $end
$var wire 1 t" data_in_OP~0_combout $end
$var wire 1 u" address_OP~17_combout $end
$var wire 1 v" incr_CK~0_combout $end
$var wire 1 w" state.s2~q $end
$var wire 1 x" RK[0]~reg0_q $end
$var wire 1 y" Add0~3_combout $end
$var wire 1 z" Add0~4_combout $end
$var wire 1 {" CK[3]~16 $end
$var wire 1 |" CK[4]~17_combout $end
$var wire 1 }" CK[7]~10_combout $end
$var wire 1 ~" CK[4]~reg0_q $end
$var wire 1 !# a~1_combout $end
$var wire 1 "# Comp_AY|Mux14~0_combout $end
$var wire 1 ## a~2_combout $end
$var wire 1 $# Comp_AY|Mux13~0_combout $end
$var wire 1 %# a~4_combout $end
$var wire 1 &# Comp_AY|Mux11~0_combout $end
$var wire 1 '# IA[0]~1 $end
$var wire 1 (# IA[1]~3 $end
$var wire 1 )# IA[2]~5 $end
$var wire 1 *# IA[3]~7 $end
$var wire 1 +# IA[4]~9 $end
$var wire 1 ,# IA[5]~10_combout $end
$var wire 1 -# RA[0]~8_combout $end
$var wire 1 .# RA[4]~10_combout $end
$var wire 1 /# RA[0]~reg0_q $end
$var wire 1 0# RA[0]~9 $end
$var wire 1 1# RA[1]~11_combout $end
$var wire 1 2# RA[1]~reg0_q $end
$var wire 1 3# RA[1]~12 $end
$var wire 1 4# RA[2]~13_combout $end
$var wire 1 5# RA[2]~reg0_q $end
$var wire 1 6# RA[2]~14 $end
$var wire 1 7# RA[3]~15_combout $end
$var wire 1 8# IA[3]~6_combout $end
$var wire 1 9# RA[3]~reg0_q $end
$var wire 1 :# RA[3]~16 $end
$var wire 1 ;# RA[4]~17_combout $end
$var wire 1 <# RA[4]~reg0_q $end
$var wire 1 =# RA[4]~18 $end
$var wire 1 ># RA[5]~19_combout $end
$var wire 1 ?# RA[5]~reg0_q $end
$var wire 1 @# address_OP~22_combout $end
$var wire 1 A# Add0~5_combout $end
$var wire 1 B# CK[4]~18 $end
$var wire 1 C# CK[5]~19_combout $end
$var wire 1 D# CK[5]~reg0_q $end
$var wire 1 E# address_OP~30_combout $end
$var wire 1 F# CK[5]~20 $end
$var wire 1 G# CK[6]~21_combout $end
$var wire 1 H# CK[6]~reg0_q $end
$var wire 1 I# CK[6]~22 $end
$var wire 1 J# CK[7]~23_combout $end
$var wire 1 K# CK[7]~reg0_q $end
$var wire 1 L# IA[5]~11 $end
$var wire 1 M# IA[6]~13 $end
$var wire 1 N# IA[7]~14_combout $end
$var wire 1 O# RA[5]~20 $end
$var wire 1 P# RA[6]~21_combout $end
$var wire 1 Q# RA[6]~reg0_q $end
$var wire 1 R# RA[6]~22 $end
$var wire 1 S# RA[7]~23_combout $end
$var wire 1 T# RA[7]~reg0_q $end
$var wire 1 U# address_OP~24_combout $end
$var wire 1 V# address_OP~32_combout $end
$var wire 1 W# a~6_combout $end
$var wire 1 X# Comp_AY|Mux9~0_combout $end
$var wire 1 Y# a~5_combout $end
$var wire 1 Z# Comp_AY|Mux10~0_combout $end
$var wire 1 [# a~3_combout $end
$var wire 1 \# Comp_AY|Mux12~0_combout $end
$var wire 1 ]# Comp_AY|Mux15~0_combout $end
$var wire 1 ^# Comp_AY|Add1~1 $end
$var wire 1 _# Comp_AY|Add1~3 $end
$var wire 1 `# Comp_AY|Add1~5 $end
$var wire 1 a# Comp_AY|Add1~7 $end
$var wire 1 b# Comp_AY|Add1~9 $end
$var wire 1 c# Comp_AY|Add1~11 $end
$var wire 1 d# Comp_AY|Add1~13 $end
$var wire 1 e# Comp_AY|Add1~15 $end
$var wire 1 f# Comp_AY|Add1~17 $end
$var wire 1 g# Comp_AY|Add1~18_combout $end
$var wire 1 h# Comp_AY|Add1~16_combout $end
$var wire 1 i# Comp_AY|Add1~19 $end
$var wire 1 j# Comp_AY|Add1~21 $end
$var wire 1 k# Comp_AY|Add1~23 $end
$var wire 1 l# Comp_AY|Add1~25 $end
$var wire 1 m# Comp_AY|Add1~27 $end
$var wire 1 n# Comp_AY|Add1~29 $end
$var wire 1 o# Comp_AY|Add1~31 $end
$var wire 1 p# Comp_AY|Add1~32_combout $end
$var wire 1 q# Comp_AY|Add2~1 $end
$var wire 1 r# Comp_AY|Add2~3 $end
$var wire 1 s# Comp_AY|Add2~5 $end
$var wire 1 t# Comp_AY|Add2~7 $end
$var wire 1 u# Comp_AY|Add2~9 $end
$var wire 1 v# Comp_AY|Add2~11 $end
$var wire 1 w# Comp_AY|Add2~13 $end
$var wire 1 x# Comp_AY|Add2~15 $end
$var wire 1 y# Comp_AY|Add2~17 $end
$var wire 1 z# Comp_AY|Add2~18_combout $end
$var wire 1 {# Comp_AY|rr~26_combout $end
$var wire 1 |# Comp_AY|rr~17_combout $end
$var wire 1 }# data_in_OP~1_combout $end
$var wire 1 ~# Comp_AY|Add1~20_combout $end
$var wire 1 !$ Comp_AY|Add2~19 $end
$var wire 1 "$ Comp_AY|Add2~20_combout $end
$var wire 1 #$ Comp_AY|rr~18_combout $end
$var wire 1 $$ data_in_OP~2_combout $end
$var wire 1 %$ Comp_AY|Add1~22_combout $end
$var wire 1 &$ Comp_AY|Add2~21 $end
$var wire 1 '$ Comp_AY|Add2~22_combout $end
$var wire 1 ($ Comp_AY|rr~19_combout $end
$var wire 1 )$ data_in_OP~3_combout $end
$var wire 1 *$ Comp_AY|Add1~24_combout $end
$var wire 1 +$ Comp_AY|Add2~23 $end
$var wire 1 ,$ Comp_AY|Add2~24_combout $end
$var wire 1 -$ Comp_AY|rr~20_combout $end
$var wire 1 .$ data_in_OP~4_combout $end
$var wire 1 /$ Comp_AY|Add1~26_combout $end
$var wire 1 0$ Comp_AY|Add2~25 $end
$var wire 1 1$ Comp_AY|Add2~26_combout $end
$var wire 1 2$ Comp_AY|rr~21_combout $end
$var wire 1 3$ data_in_OP~5_combout $end
$var wire 1 4$ Comp_AY|Add1~28_combout $end
$var wire 1 5$ Comp_AY|Add2~27 $end
$var wire 1 6$ Comp_AY|Add2~28_combout $end
$var wire 1 7$ Comp_AY|rr~22_combout $end
$var wire 1 8$ data_in_OP~6_combout $end
$var wire 1 9$ Comp_AY|Add1~30_combout $end
$var wire 1 :$ Comp_AY|Add2~29 $end
$var wire 1 ;$ Comp_AY|Add2~30_combout $end
$var wire 1 <$ Comp_AY|rr~23_combout $end
$var wire 1 =$ data_in_OP~7_combout $end
$var wire 1 >$ Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 ?$ Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 @$ Comp_OP|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 A$ Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout $end
$var wire 1 B$ Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 C$ Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 D$ Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 E$ Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 F$ Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 G$ Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 H$ IA[6]~12_combout $end
$var wire 1 I$ address_OP~23_combout $end
$var wire 1 J$ address_OP~31_combout $end
$var wire 1 K$ a~7_combout $end
$var wire 1 L$ Comp_AY|Mux0~0_combout $end
$var wire 1 M$ Comp_AY|Add1~14_combout $end
$var wire 1 N$ Comp_AY|Add2~14_combout $end
$var wire 1 O$ Comp_AY|rr[7]~15_combout $end
$var wire 1 P$ Comp_AY|Add1~12_combout $end
$var wire 1 Q$ Comp_AY|Add2~12_combout $end
$var wire 1 R$ Comp_AY|rr[6]~14_combout $end
$var wire 1 S$ Comp_AY|Add1~8_combout $end
$var wire 1 T$ Comp_AY|Add2~8_combout $end
$var wire 1 U$ Comp_AY|rr[4]~12_combout $end
$var wire 1 V$ Comp_AY|Add1~6_combout $end
$var wire 1 W$ Comp_AY|Add2~6_combout $end
$var wire 1 X$ Comp_AY|rr[3]~11_combout $end
$var wire 1 Y$ Comp_AY|Add1~4_combout $end
$var wire 1 Z$ Comp_AY|Add2~4_combout $end
$var wire 1 [$ Comp_AY|rr[2]~10_combout $end
$var wire 1 \$ Comp_AY|Add1~2_combout $end
$var wire 1 ]$ Comp_AY|Add2~2_combout $end
$var wire 1 ^$ Comp_AY|rr[1]~9_combout $end
$var wire 1 _$ IA[4]~8_combout $end
$var wire 1 `$ address_OP~21_combout $end
$var wire 1 a$ address_OP~29_combout $end
$var wire 1 b$ RK[2]~reg0_q $end
$var wire 1 c$ Add0~2_combout $end
$var wire 1 d$ Add0~1_combout $end
$var wire 1 e$ Add0~0_combout $end
$var wire 1 f$ CK[0]~8_combout $end
$var wire 1 g$ CK[0]~reg0_q $end
$var wire 1 h$ CK[0]~9 $end
$var wire 1 i$ CK[1]~11_combout $end
$var wire 1 j$ CK[1]~reg0_q $end
$var wire 1 k$ CK[1]~12 $end
$var wire 1 l$ CK[2]~13_combout $end
$var wire 1 m$ CK[2]~reg0_q $end
$var wire 1 n$ CK[2]~14 $end
$var wire 1 o$ CK[3]~15_combout $end
$var wire 1 p$ CK[3]~reg0_q $end
$var wire 1 q$ address_OP~20_combout $end
$var wire 1 r$ address_OP~28_combout $end
$var wire 1 s$ RK[1]~reg0_q $end
$var wire 1 t$ IA[2]~4_combout $end
$var wire 1 u$ address_OP~19_combout $end
$var wire 1 v$ address_OP~27_combout $end
$var wire 1 w$ RK[5]~reg0_q $end
$var wire 1 x$ IA[1]~2_combout $end
$var wire 1 y$ address_OP~18_combout $end
$var wire 1 z$ address_OP~26_combout $end
$var wire 1 {$ RK[4]~reg0_q $end
$var wire 1 |$ IA[0]~0_combout $end
$var wire 1 }$ address_OP~16_combout $end
$var wire 1 ~$ address_OP~25_combout $end
$var wire 1 !% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 "% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 #% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 $% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout $end
$var wire 1 %% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout $end
$var wire 1 &% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout $end
$var wire 1 '% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout $end
$var wire 1 (% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout $end
$var wire 1 )% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout $end
$var wire 1 *% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 +% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout $end
$var wire 1 ,% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout $end
$var wire 1 -% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout $end
$var wire 1 .% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 /% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 0% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 1% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout $end
$var wire 1 2% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 3% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 4% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 5% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout $end
$var wire 1 6% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 7% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout $end
$var wire 1 8% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout $end
$var wire 1 9% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout $end
$var wire 1 :% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout $end
$var wire 1 ;% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout $end
$var wire 1 <% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout $end
$var wire 1 =% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout $end
$var wire 1 >% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout $end
$var wire 1 ?% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout $end
$var wire 1 @% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout $end
$var wire 1 A% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout $end
$var wire 1 B% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 $end
$var wire 1 C% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout $end
$var wire 1 D% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 $end
$var wire 1 E% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout $end
$var wire 1 F% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 $end
$var wire 1 G% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout $end
$var wire 1 H% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 $end
$var wire 1 I% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout $end
$var wire 1 J% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 K% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 L% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout $end
$var wire 1 M% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout $end
$var wire 1 N% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout $end
$var wire 1 O% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout $end
$var wire 1 P% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout $end
$var wire 1 Q% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout $end
$var wire 1 R% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout $end
$var wire 1 S% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout $end
$var wire 1 T% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 U% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout $end
$var wire 1 V% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout $end
$var wire 1 W% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q $end
$var wire 1 X% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout $end
$var wire 1 Y% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout $end
$var wire 1 Z% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout $end
$var wire 1 [% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout $end
$var wire 1 \% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q $end
$var wire 1 ]% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout $end
$var wire 1 ^% altera_internal_jtag~TCKUTAP $end
$var wire 1 _% altera_internal_jtag~TCKUTAPclkctrl_outclk $end
$var wire 1 `% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout $end
$var wire 1 a% auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q $end
$var wire 1 b% Comp_OP|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 c% RK[3]~reg0_q $end
$var wire 1 d% Comp_AY|Add1~0_combout $end
$var wire 1 e% Comp_AY|Add2~0_combout $end
$var wire 1 f% Comp_AY|rr[0]~8_combout $end
$var wire 1 g% Comp_AY|Add1~10_combout $end
$var wire 1 h% Comp_AY|Add2~10_combout $end
$var wire 1 i% Comp_AY|rr[5]~13_combout $end
$var wire 1 j% Comp_AY|Equal4~1_combout $end
$var wire 1 k% Comp_AY|Equal4~0_combout $end
$var wire 1 l% Comp_AY|Selector5~0_combout $end
$var wire 1 m% Comp_AY|rr[1]~25_combout $end
$var wire 1 n% Comp_AY|Add2~16_combout $end
$var wire 1 o% Comp_AY|rr[8]~16_combout $end
$var wire 1 p% Comp_AY|Equal3~0_combout $end
$var wire 1 q% Comp_AY|pr[1]~0_combout $end
$var wire 1 r% Comp_AY|Equal3~1_combout $end
$var wire 1 s% Comp_AY|pr[1]~1_combout $end
$var wire 1 t% Selector3~0_combout $end
$var wire 1 u% Selector3~1_combout $end
$var wire 1 v% state.s6~q $end
$var wire 1 w% Selector0~0_combout $end
$var wire 1 x% Selector0~1_combout $end
$var wire 1 y% Selector0~2_combout $end
$var wire 1 z% state.s0~q $end
$var wire 1 {% state.s1~0_combout $end
$var wire 1 |% state.s1~q $end
$var wire 1 }% Selector1~0_combout $end
$var wire 1 ~% state.s3~q $end
$var wire 1 !& Comp_AY|Selector0~0_combout $end
$var wire 1 "& Comp_AY|state.s0~q $end
$var wire 1 #& Comp_AY|Selector5~1_combout $end
$var wire 1 $& Comp_AY|state.s1~q $end
$var wire 1 %& Comp_AY|state.s2~feeder_combout $end
$var wire 1 && Comp_AY|state.s2~q $end
$var wire 1 '& Comp_AY|Equal4~2_combout $end
$var wire 1 (& Comp_AY|state.s3~q $end
$var wire 1 )& Comp_AY|Selector2~0_combout $end
$var wire 1 *& Comp_AY|state.s4~q $end
$var wire 1 +& wr_en_OP~0_combout $end
$var wire 1 ,& state.s5~q $end
$var wire 1 -& wr_en_OP~1_combout $end
$var wire 1 .& a~0_combout $end
$var wire 1 /& RK[6]~reg0feeder_combout $end
$var wire 1 0& RK[6]~reg0_q $end
$var wire 1 1& RK[7]~reg0_q $end
$var wire 1 2& s_out~0_combout $end
$var wire 1 3& s_out~1_combout $end
$var wire 1 4& s_out~2_combout $end
$var wire 1 5& s_out~3_combout $end
$var wire 1 6& s_out~4_combout $end
$var wire 1 7& altera_internal_jtag~TDO $end
$var wire 1 8& Comp_AY|rr [15] $end
$var wire 1 9& Comp_AY|rr [14] $end
$var wire 1 :& Comp_AY|rr [13] $end
$var wire 1 ;& Comp_AY|rr [12] $end
$var wire 1 <& Comp_AY|rr [11] $end
$var wire 1 =& Comp_AY|rr [10] $end
$var wire 1 >& Comp_AY|rr [9] $end
$var wire 1 ?& Comp_AY|rr [8] $end
$var wire 1 @& Comp_AY|rr [7] $end
$var wire 1 A& Comp_AY|rr [6] $end
$var wire 1 B& Comp_AY|rr [5] $end
$var wire 1 C& Comp_AY|rr [4] $end
$var wire 1 D& Comp_AY|rr [3] $end
$var wire 1 E& Comp_AY|rr [2] $end
$var wire 1 F& Comp_AY|rr [1] $end
$var wire 1 G& Comp_AY|rr [0] $end
$var wire 1 H& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 I& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 J& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 K& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 L& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 M& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 N& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 O& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 P& Comp_RP|altsyncram_component|auto_generated|q_b [7] $end
$var wire 1 Q& Comp_RP|altsyncram_component|auto_generated|q_b [6] $end
$var wire 1 R& Comp_RP|altsyncram_component|auto_generated|q_b [5] $end
$var wire 1 S& Comp_RP|altsyncram_component|auto_generated|q_b [4] $end
$var wire 1 T& Comp_RP|altsyncram_component|auto_generated|q_b [3] $end
$var wire 1 U& Comp_RP|altsyncram_component|auto_generated|q_b [2] $end
$var wire 1 V& Comp_RP|altsyncram_component|auto_generated|q_b [1] $end
$var wire 1 W& Comp_RP|altsyncram_component|auto_generated|q_b [0] $end
$var wire 1 X& Comp_RP|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 Y& Comp_RP|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 Z& Comp_RP|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 [& Comp_RP|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 \& Comp_RP|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 ]& Comp_RP|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 ^& Comp_RP|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 _& Comp_RP|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 `& Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 a& Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 b& Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 c& Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 d& Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 e& Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 f& Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 g& Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 h& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 i& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 j& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 k& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 l& Comp_AY|priznak [1] $end
$var wire 1 m& Comp_AY|priznak [0] $end
$var wire 1 n& Comp_AY|RB [7] $end
$var wire 1 o& Comp_AY|RB [6] $end
$var wire 1 p& Comp_AY|RB [5] $end
$var wire 1 q& Comp_AY|RB [4] $end
$var wire 1 r& Comp_AY|RB [3] $end
$var wire 1 s& Comp_AY|RB [2] $end
$var wire 1 t& Comp_AY|RB [1] $end
$var wire 1 u& Comp_AY|RB [0] $end
$var wire 1 v& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 w& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 x& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 y& Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 z& Comp_AY|RA [7] $end
$var wire 1 {& Comp_AY|RA [6] $end
$var wire 1 |& Comp_AY|RA [5] $end
$var wire 1 }& Comp_AY|RA [4] $end
$var wire 1 ~& Comp_AY|RA [3] $end
$var wire 1 !' Comp_AY|RA [2] $end
$var wire 1 "' Comp_AY|RA [1] $end
$var wire 1 #' Comp_AY|RA [0] $end
$var wire 1 $' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 %' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 &' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 '' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 (' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 )' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 *' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 +' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 ,' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 -' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 .' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 /' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 0' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 1' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 2' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 3' Comp_OP|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 4' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 5' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 6' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 7' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 8' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 9' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 :' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 ;' Comp_OP|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 <' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4] $end
$var wire 1 =' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3] $end
$var wire 1 >' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2] $end
$var wire 1 ?' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1] $end
$var wire 1 @' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0] $end
$var wire 1 A' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9] $end
$var wire 1 B' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8] $end
$var wire 1 C' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7] $end
$var wire 1 D' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6] $end
$var wire 1 E' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5] $end
$var wire 1 F' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4] $end
$var wire 1 G' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3] $end
$var wire 1 H' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2] $end
$var wire 1 I' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1] $end
$var wire 1 J' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0] $end
$var wire 1 K' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5] $end
$var wire 1 L' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4] $end
$var wire 1 M' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3] $end
$var wire 1 N' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2] $end
$var wire 1 O' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1] $end
$var wire 1 P' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0] $end
$var wire 1 Q' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3] $end
$var wire 1 R' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2] $end
$var wire 1 S' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1] $end
$var wire 1 T' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0] $end
$var wire 1 U' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3] $end
$var wire 1 V' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2] $end
$var wire 1 W' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1] $end
$var wire 1 X' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0] $end
$var wire 1 Y' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2] $end
$var wire 1 Z' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1] $end
$var wire 1 [' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0] $end
$var wire 1 \' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3] $end
$var wire 1 ]' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2] $end
$var wire 1 ^' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1] $end
$var wire 1 _' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0] $end
$var wire 1 `' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3] $end
$var wire 1 a' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2] $end
$var wire 1 b' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1] $end
$var wire 1 c' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0] $end
$var wire 1 d' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2] $end
$var wire 1 e' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1] $end
$var wire 1 f' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0] $end
$var wire 1 g' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15] $end
$var wire 1 h' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14] $end
$var wire 1 i' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13] $end
$var wire 1 j' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12] $end
$var wire 1 k' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11] $end
$var wire 1 l' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10] $end
$var wire 1 m' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9] $end
$var wire 1 n' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] $end
$var wire 1 o' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7] $end
$var wire 1 p' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6] $end
$var wire 1 q' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5] $end
$var wire 1 r' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] $end
$var wire 1 s' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] $end
$var wire 1 t' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2] $end
$var wire 1 u' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1] $end
$var wire 1 v' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0] $end
$var wire 1 w' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4] $end
$var wire 1 x' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3] $end
$var wire 1 y' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2] $end
$var wire 1 z' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1] $end
$var wire 1 {' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0] $end
$var wire 1 |' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3] $end
$var wire 1 }' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2] $end
$var wire 1 ~' auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1] $end
$var wire 1 !( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0] $end
$var wire 1 "( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 #( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 $( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 %( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 &( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 '( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 (( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 )( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 *( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 +( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 ,( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 -( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 .( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 /( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 0( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 1( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 2( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 3( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 4( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 5( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 6( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 7( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 8( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 9( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 :( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 ;( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 <( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 =( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 >( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 ?( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 @( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 A( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 B( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 C( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 D( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 E( Comp_RP|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 F( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [17] $end
$var wire 1 G( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [16] $end
$var wire 1 H( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15] $end
$var wire 1 I( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14] $end
$var wire 1 J( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13] $end
$var wire 1 K( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12] $end
$var wire 1 L( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11] $end
$var wire 1 M( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10] $end
$var wire 1 N( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9] $end
$var wire 1 O( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8] $end
$var wire 1 P( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7] $end
$var wire 1 Q( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6] $end
$var wire 1 R( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5] $end
$var wire 1 S( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4] $end
$var wire 1 T( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 U( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 V( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 W( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 X( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [17] $end
$var wire 1 Y( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [16] $end
$var wire 1 Z( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15] $end
$var wire 1 [( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14] $end
$var wire 1 \( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13] $end
$var wire 1 ]( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12] $end
$var wire 1 ^( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11] $end
$var wire 1 _( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10] $end
$var wire 1 `( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9] $end
$var wire 1 a( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8] $end
$var wire 1 b( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7] $end
$var wire 1 c( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6] $end
$var wire 1 d( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5] $end
$var wire 1 e( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4] $end
$var wire 1 f( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 g( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 h( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 i( Comp_OP|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1 "
1#
0+
0*
0)
0(
0'
0&
0%
0$
0.
0-
0,
01
00
0/
09
08
07
06
05
04
03
02
0A
0@
0?
0>
0=
0<
0;
0:
0I
0H
0G
0F
0E
0D
0C
0B
0J
0R
0Q
0P
0O
0N
0M
0L
0K
0Z
0Y
0X
0W
0V
0U
0T
0S
0\
0[
0d
0c
0b
0a
0`
0_
0^
0]
0l
0k
0j
0i
0h
0g
0f
0e
0t
0s
0r
0q
0p
0o
0n
0m
0|
0{
0z
0y
0x
0w
0v
0u
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
01!
00!
0/!
02!
03!
04!
05!
x6!
07!
18!
x9!
1:!
1;!
1<!
0=!
1>!
1?!
0@!
0A!
1B!
0C!
0D!
0E!
1F!
1G!
0H!
0I!
zJ!
zK!
zL!
1M!
zN!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
xV!
0W!
0X!
xY!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
zd!
0e!
0f!
1g!
0h!
1i!
0j!
1k!
0l!
0m!
0n!
0o!
0p!
1q!
1r!
0s!
1t!
0u!
1v!
1w!
1x!
0y!
0z!
0{!
1|!
x}!
0~!
0!"
1""
0#"
0$"
1%"
0&"
0'"
0("
1)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
1c"
0d"
0e"
0f"
1g"
0h"
1i"
1j"
1k"
0l"
0m"
0n"
0o"
1p"
0q"
0r"
0s"
0t"
1u"
0v"
0w"
0x"
0y"
0z"
1{"
0|"
1}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
1(#
0)#
1*#
0+#
0,#
1-#
0.#
0/#
00#
01#
02#
13#
04#
05#
06#
07#
08#
09#
1:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
1F#
0G#
0H#
0I#
0J#
0K#
1L#
0M#
0N#
1O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
1_#
0`#
1a#
0b#
1c#
0d#
1e#
0f#
0g#
0h#
1i#
0j#
1k#
0l#
1m#
0n#
1o#
0p#
0q#
1r#
0s#
1t#
0u#
1v#
0w#
1x#
0y#
0z#
1{#
0|#
0}#
0~#
1!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
1+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
15$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
x?$
1@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
1e$
1f$
0g$
0h$
0i$
0j$
1k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
1%%
0&%
0'%
0(%
0)%
1*%
1+%
0,%
0-%
0.%
1/%
00%
01%
02%
03%
14%
05%
06%
07%
x8%
09%
0:%
0;%
0<%
0=%
1>%
0?%
0@%
0A%
0B%
0C%
1D%
0E%
0F%
0G%
1H%
0I%
1J%
1K%
1L%
1M%
0N%
0O%
0P%
1Q%
0R%
0S%
1T%
0U%
0V%
0W%
0X%
0Y%
0Z%
1[%
0\%
1]%
z^%
x_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
1r%
0s%
0t%
0u%
0v%
0w%
0x%
1y%
0z%
1{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
14&
05&
16&
z7&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0W&
0V&
0U&
0T&
0S&
0R&
0Q&
0P&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0g&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
0k&
0j&
0i&
0h&
0m&
0l&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0y&
0x&
0w&
zv&
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0/'
0.'
0-'
0,'
03'
02'
01'
00'
0;'
0:'
09'
08'
07'
06'
05'
04'
0@'
0?'
0>'
0='
0<'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0P'
0O'
0N'
0M'
0L'
0K'
0T'
0S'
0R'
0Q'
0X'
0W'
0V'
0U'
0['
0Z'
0Y'
0_'
0^'
0]'
0\'
0c'
0b'
0a'
0`'
0f'
0e'
0d'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0{'
0z'
0y'
0x'
0w'
0!(
0~'
0}'
0|'
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0E(
0D(
0C(
0B(
0A(
0@(
0?(
0>(
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
0W(
0V(
0U(
0T(
0S(
0R(
0Q(
0P(
0O(
0N(
0M(
0L(
0K(
0J(
0I(
0H(
0G(
0F(
0i(
0h(
0g(
0f(
0e(
0d(
0c(
0b(
0a(
0`(
0_(
0^(
0](
0\(
0[(
0Z(
0Y(
0X(
$end
#5000
1!
1@!
1A!
06!
#5001
1U(
1R(
1Q(
19'
16'
15'
1t$
1,#
1/&
1H$
1X
1U
1T
#10000
0!
0@!
0A!
16!
#15000
1!
1@!
1A!
06!
10&
1w$
1b$
1v
1,
1w
1/
1z
#20000
0!
0@!
0A!
16!
#25000
1!
1@!
1A!
06!
#25001
1C(
1?(
11(
1-(
1U&
1Q&
1]&
1Y&
1)#
0t$
1M#
0H$
1j
1?
1f
1;
1b
1^
1##
1W#
18#
1N#
1)
1%
#30000
0!
0@!
0A!
16!
#35000
1!
1@!
1A!
06!
#40000
0!
0@!
0A!
16!
#45000
1!
1@!
1A!
06!
#50000
0#
0!
0F!
0@!
0G!
0A!
16!
#55000
1!
1@!
1A!
06!
1|%
1z%
1g$
04&
12&
1}%
0{%
0e$
1c$
1A#
0}"
1h$
0f$
1I
15&
1~$
0h$
1f$
1l$
1J#
1G#
1C#
1i$
10!
19
05&
13&
0i$
00!
11!
#60000
0!
0@!
0A!
16!
#65000
1!
1@!
1A!
06!
0|%
1~%
14&
02&
0}%
1#&
1!&
1m%
0{#
1E!
13!
15&
10!
#65001
1W(
1;'
1|$
1Z
#70000
0!
0@!
0A!
16!
#75000
1!
1@!
1A!
06!
1$&
1"&
1s&
1o&
1{&
1!'
1H!
0~%
1%&
1X#
1$#
1D!
0#&
1Y$
1P$
04&
06&
03!
03&
1d#
0P$
1`#
0Y$
1Z$
1Q$
1/!
01!
05&
1M$
0Q$
1V$
0Z$
1[$
1R$
00!
1N$
0R$
1W$
0[$
1O$
1X$
#80000
0!
0@!
0A!
16!
#85000
1!
1@!
1A!
06!
1&&
0$&
1D&
1@&
1)&
0%&
0m%
1{#
0X#
0$#
0D!
1q%
1s%
1p%
1+!
1'!
1)$
1=$
0d#
1P$
0`#
1Y$
1O
1K
0M$
1Q$
0V$
1Z$
0N$
0W$
#90000
0!
0@!
0A!
16!
#95000
1!
1@!
1A!
06!
0&&
1*&
1l&
1m&
0)&
0!&
1x%
1.#
0E!
12!
1[
1\
1I!
0y%
14!
#100000
0!
0@!
0A!
16!
#105000
1!
1@!
1A!
06!
0"&
0z%
0H!
0*&
1/#
16&
1{%
1e$
0c$
0A#
1}"
14&
0x%
0.#
1}$
10#
0-#
02!
1t
0I!
1h$
0f$
0l$
0J#
0G#
0C#
1y%
11#
0/!
04!
1i$
#105001
01(
10(
0-(
1,(
0]&
1\&
0Y&
1X&
0)#
1t$
0*#
08#
0M#
1H$
0N#
0b
1a
0^
1]
0##
1[#
0W#
1K$
1*#
18#
1_$
1N#
0)
1(
0%
1$
0_$
#110000
0!
0@!
0A!
16!
#115000
1!
1@!
1A!
06!
1|%
1z%
1j$
0g$
1x"
04&
12&
1}%
0{%
1c$
1A#
0}"
0k$
0i$
0h$
1f$
1H
0I
11
1|
15&
1z$
0~$
1n$
1J#
1G#
1C#
1k$
1i$
10!
18
09
05&
13&
1o$
0n$
1l$
00!
11!
0o$
#115001
0C(
1B(
0?(
1>(
0U&
1T&
0Q&
1P&
0j
0?
1i
1>
0f
0;
1e
1:
#120000
0!
0@!
0A!
16!
#125000
1!
1@!
1A!
06!
0|%
1~%
14&
02&
0}%
1#&
1!&
1m%
0{#
1E!
13!
15&
0X$
0O$
10!
#125001
0W(
1V(
0U(
1T(
0R(
1P(
1E(
1C(
0B(
1A(
1?(
0>(
0;'
1:'
09'
18'
06'
14'
1W&
1U&
0T&
1S&
1Q&
0P&
0|$
1x$
0t$
0*#
08#
0,#
0N#
0Z
1Y
0X
1W
0U
1S
1l
1A
1j
1?
0i
0>
1h
1=
1f
1;
0e
0:
1_$
#130000
0!
0@!
0A!
16!
#135000
1!
1@!
1A!
06!
1$&
1"&
1u&
1q&
1z&
1~&
0{&
0!'
1H!
0~%
0D&
0@&
1%&
1L$
1\#
1D!
0#&
1d%
1S$
04&
06&
0q%
0p%
03!
0+!
0'!
03&
0)$
0=$
19$
14$
1/$
1*$
1%$
1~#
1g#
1h#
1M$
1V$
1[$
1R$
1e%
1T$
0s%
1/!
01!
0O
0K
05&
1;$
16$
11$
1,$
1'$
1"$
1z#
1n%
1N$
1W$
1f%
1U$
00!
1<$
17$
12$
1-$
1($
1#$
1|#
1o%
1O$
1X$
#140000
0!
0@!
0A!
16!
#145000
1!
1@!
1A!
06!
1&&
0$&
1?&
1G&
1E&
1D&
1C&
1A&
1@&
18&
19&
1:&
1;&
1<&
1=&
1>&
1)&
0%&
0m%
0L$
1{#
0\#
0D!
1p%
1k%
0r%
1q%
1&!
1.!
1,!
1+!
1*!
1(!
1'!
1}
1~
1!!
1"!
1#!
1$!
1%!
1t"
1$$
1)$
1.$
18$
1=$
09$
04$
0/$
0*$
0%$
0~#
0g#
0h#
0M$
0V$
1R
1P
1O
1N
1L
1K
0;$
06$
01$
0,$
0'$
0"$
0z#
0n%
0N$
0W$
#150000
0!
0@!
0A!
16!
#155000
1!
1@!
1A!
06!
0&&
1*&
0l&
0)&
0!&
1x%
1.#
0E!
12!
0[
1I!
0y%
14!
#160000
0!
0@!
0A!
16!
#165000
1!
1@!
1A!
06!
0"&
0z%
0H!
0*&
12#
0/#
16&
1{%
0c$
0A#
1}"
14&
0x%
0.#
1y$
03#
01#
0}$
00#
1-#
02!
1s
0t
0I!
0l$
0J#
0G#
0C#
1y%
14#
13#
11#
0/!
04!
04#
#165001
13(
11(
1/(
1-(
1_&
1]&
1[&
1Y&
1|$
1t$
1+#
0_$
1M#
0H$
1d
1b
1`
1^
1.&
1##
1%#
1W#
1,#
1N#
1+
1)
1'
1%
#170000
0!
0@!
0A!
16!
#175000
1!
1@!
1A!
06!
1|%
1z%
11&
1c%
0w$
1s$
1g$
0b$
0x"
04&
12&
1}%
0{%
0e$
1d$
0}"
1y"
1h$
0f$
1u
1.
1y
0,
0w
10
1{
1I
0/
0z
01
0|
15&
1~$
0h$
1f$
0k$
1o$
10!
19
05&
13&
0i$
1l$
00!
11!
#180000
0!
0@!
0A!
16!
#185000
1!
1@!
1A!
06!
0|%
1~%
14&
02&
0}%
1#&
1!&
1m%
0{#
1E!
13!
15&
0o%
0f%
0[$
0X$
0U$
0R$
0O$
0<$
07$
02$
0-$
0($
0#$
0|#
10!
#185001
1W(
0E(
1D(
0C(
0A(
1@(
0?(
01(
00(
0-(
0,(
1;'
0W&
1V&
0U&
0S&
1R&
0Q&
0]&
0\&
0Y&
0X&
1'#
0|$
0t$
1*#
18#
0M#
1H$
0N#
1Z
0l
0A
1k
1@
0j
0?
0h
0=
1g
1<
0f
0;
0b
0a
0^
0]
0##
0[#
0W#
0K$
0(#
0x$
0+#
1_$
1N#
0)
0(
0%
0$
1t$
0,#
#190000
0!
0@!
0A!
16!
#195000
1!
1@!
1A!
06!
1$&
1"&
1p&
0u&
1t&
0s&
0q&
0o&
0z&
1#'
0~&
1}&
1H!
0~%
0?&
0G&
0E&
0D&
0C&
0A&
0@&
08&
09&
0:&
0;&
0<&
0=&
0>&
1%&
1]#
1&#
1D!
0#&
1g%
0d%
1\$
0Y$
0S$
0P$
04&
06&
1s%
0p%
0k%
1r%
0q%
03!
0&!
0.!
0,!
0+!
0*!
0(!
0'!
0}
0~
0!!
0"!
0#!
0$!
0%!
03&
0t"
0$$
0)$
0.$
08$
0=$
1d%
1S$
1f%
1[$
1U$
1R$
1h%
0e%
1]$
0Z$
0T$
0Q$
0s%
1/!
01!
0R
0P
0O
0N
0L
0K
05&
1e%
1T$
1i%
0f%
1^$
0[$
0U$
0R$
00!
1f%
1U$
#200000
0!
0@!
0A!
16!
#205000
1!
1@!
1A!
06!
1&&
0$&
1B&
1G&
1F&
1C&
1)&
0%&
0m%
1{#
0]#
0&#
0D!
0r%
1q%
1)!
1.!
1-!
1*!
13$
1t"
1}#
1.$
0d%
0S$
1s%
1M
1R
1Q
1N
0e%
0T$
#210000
0!
0@!
0A!
16!
#215000
1!
1@!
1A!
06!
0&&
1*&
1l&
0m&
0)&
0!&
1x%
1.#
0E!
12!
1[
0\
1I!
0y%
14!
#220000
0!
0@!
0A!
16!
#225000
1!
1@!
1A!
06!
0"&
0z%
0H!
0*&
1/#
16&
1{%
1e$
0d$
1}"
0y"
14&
0x%
0.#
1}$
10#
0-#
02!
1t
0I!
1h$
0f$
1k$
1i$
0o$
1y%
03#
01#
0/!
04!
0k$
0i$
0l$
14#
1l$
#225001
12(
1.(
1^&
1Z&
1x$
1,#
1c
1_
1!#
1Y#
1*
1&
#230000
0!
0@!
0A!
16!
#235000
1!
1@!
1A!
06!
1|%
1z%
1m$
0j$
0g$
1x"
04&
12&
1}%
0{%
1d$
0}"
1y"
1n$
0l$
1k$
1i$
0h$
1f$
1G
0H
0I
11
1|
15&
1v$
0z$
0~$
0{"
0n$
1l$
10!
17
08
09
05&
13&
1|"
1{"
1o$
00!
11!
0|"
#240000
0!
0@!
0A!
16!
#245000
1!
1@!
1A!
06!
0|%
1~%
14&
02&
0}%
1#&
1!&
1m%
0{#
1E!
13!
15&
0i%
0f%
0^$
0U$
10!
#245001
0W(
0V(
1U(
1E(
1A(
0;'
0:'
19'
1W&
1S&
0'#
1|$
0x$
1)#
0t$
0Z
0Y
1X
1l
1A
1h
1=
1(#
1x$
0*#
08#
0)#
1t$
1+#
0_$
1*#
18#
0L#
0,#
0+#
1_$
1M#
0H$
1L#
1,#
0N#
0M#
1H$
1N#
#250000
0!
0@!
0A!
16!
#255000
1!
1@!
1A!
06!
1$&
1"&
1u&
1q&
1|&
1"'
1H!
0~%
0B&
0G&
0F&
0C&
1%&
1]#
1Z#
1&#
1"#
1D!
0#&
1d%
1S$
04&
06&
1r%
0q%
03!
0)!
0.!
0-!
0*!
03&
03$
0t"
0}#
0.$
1^#
0d%
0c#
0g%
1b#
0S$
0_#
0\$
1i%
1^$
1e%
1T$
0s%
1/!
01!
0M
0R
0Q
0N
05&
1\$
0e%
1P$
0h%
1g%
0T$
1Y$
0]$
1f%
1U$
00!
1]$
0f%
1Q$
0i%
1h%
0U$
1Z$
0^$
1^$
1R$
1i%
1[$
#260000
0!
0@!
0A!
16!
#265000
1!
1@!
1A!
06!
1&&
0$&
1B&
1F&
1E&
1A&
1)&
0%&
0m%
1{#
0]#
0Z#
0&#
0"#
0D!
0r%
1q%
1)!
1-!
1,!
1(!
13$
1}#
1$$
18$
0^#
1d%
0g%
0b#
1S$
0\$
1s%
1M
1Q
1P
1L
1_#
1\$
1e%
0h%
1c#
1g%
1T$
0]$
0Y$
1]$
0P$
1h%
0Z$
0Q$
#270000
0!
0@!
0A!
16!
#275000
1!
1@!
1A!
06!
0&&
1*&
0)&
0!&
1x%
1.#
0E!
12!
1I!
0y%
14!
#280000
0!
0@!
0A!
16!
#285000
1!
1@!
1A!
06!
0"&
0z%
0H!
0*&
15#
02#
0/#
16&
1{%
0d$
1}"
0y"
14&
0x%
0.#
1u$
16#
04#
0y$
13#
11#
0}$
00#
1-#
02!
1r
0s
0t
0I!
0i$
0o$
1y%
17#
06#
14#
01#
0/!
04!
07#
#285001
03(
11(
0/(
1-(
0_&
1]&
0[&
1Y&
0|$
1)#
0t$
0_$
1M#
0H$
0d
1b
0`
1^
0.&
1##
0%#
1W#
0*#
08#
0N#
0+
1)
0'
1%
1_$
#290000
0!
0@!
0A!
16!
#295000
1!
1@!
1A!
06!
1|%
1z%
0s$
1g$
1b$
0x"
04&
12&
1}%
0{%
0e$
1c$
0}"
1y"
1h$
0f$
00
0{
1I
1/
1z
01
0|
15&
1~$
0h$
1f$
1n$
0l$
1o$
1i$
10!
19
05&
13&
0i$
0{"
0o$
00!
11!
1|"
#300000
0!
0@!
0A!
16!
#305000
1!
1@!
1A!
06!
0|%
1~%
14&
02&
0}%
1#&
1!&
1m%
0{#
1E!
13!
15&
0i%
0^$
0[$
0R$
10!
#305001
1W(
0D(
1C(
1B(
0@(
1?(
1>(
1;'
0V&
1U&
1T&
0R&
1Q&
1P&
1|$
1Z
0k
0@
1j
1?
1i
1>
0g
0<
1f
1;
1e
1:
#310000
0!
0@!
0A!
16!
#315000
1!
1@!
1A!
06!
1$&
1"&
0p&
0t&
1s&
1r&
1o&
0#'
1{&
1n&
0}&
1!'
1H!
0~%
0B&
0F&
0E&
0A&
1%&
1Z#
1X#
1$#
1"#
1D!
0#&
0g%
0\$
1Y$
1V$
1P$
19$
14$
1/$
1*$
1%$
1~#
1g#
1h#
1M$
04&
06&
1r%
0q%
03!
0)!
0-!
0,!
0(!
03&
03$
0}#
0$$
08$
1g%
1d#
0P$
1`#
0Y$
1\$
1i%
1f%
1^$
1U$
0h%
0]$
1Z$
1W$
1Q$
1;$
16$
11$
1,$
1'$
1"$
1z#
1n%
1N$
0s%
1/!
01!
0M
0Q
0P
0L
05&
1h%
0e#
0M$
0Q$
0a#
0V$
0Z$
1]$
0i%
0^$
1[$
1X$
1R$
1<$
17$
12$
1-$
1($
1#$
1|#
1o%
1O$
00!
1i%
1f#
0h#
0N$
0R$
1b#
0S$
0W$
0[$
1^$
0i#
0g#
0n%
0O$
0c#
0g%
0T$
0X$
1j#
0~#
0z#
0o%
1P$
0h%
0U$
0k#
0%$
0"$
0|#
1Q$
0i%
1l#
0*$
0'$
0#$
1R$
0m#
0/$
0,$
0($
1n#
04$
01$
0-$
0o#
09$
06$
02$
1p#
0;$
07$
1q#
0e%
0<$
0r#
0]$
0f%
1Z$
0^$
1[$
#320000
0!
0@!
0A!
16!
#325000
1!
1@!
1A!
06!
1&&
0$&
1E&
1A&
1)&
0%&
0m%
1{#
0Z#
0X#
0$#
0"#
0D!
0r%
1q%
1,!
1(!
1$$
18$
1c#
1g%
0P$
0`#
1Y$
0\$
1s%
1P
1L
0d#
1P$
1h%
0Q$
1a#
1V$
1s#
0Z$
1r#
1]$
1e#
1M$
1Q$
0b#
1S$
0t#
0s#
1Z$
0f#
1h#
1N$
0g%
1u#
1t#
1W$
1i#
1g#
1n%
0u#
1T$
0j#
1~#
1z#
0h%
1k#
1%$
1"$
0l#
1*$
1'$
1m#
1/$
1,$
0n#
14$
11$
1o#
19$
16$
0p#
1;$
0q#
1e%
0]$
#330000
0!
0@!
0A!
16!
#335000
1!
1@!
1A!
06!
0&&
1*&
0)&
0!&
1x%
1.#
0E!
12!
1I!
0y%
14!
#340000
0!
0@!
0A!
16!
#345000
1!
1@!
1A!
06!
0"&
0z%
0H!
0*&
1/#
16&
1{%
1e$
0c$
1}"
0y"
14&
0x%
0.#
1}$
10#
0-#
02!
1t
0I!
1h$
0f$
0n$
1l$
1{"
1o$
1y%
11#
0/!
04!
1i$
0o$
0|"
#345001
02(
0.(
0^&
0Z&
0x$
0,#
0c
0_
0!#
0Y#
0*
0&
#350000
0!
0@!
0A!
16!
#355000
1!
1@!
1A!
06!
1|%
1z%
1j$
0g$
1x"
04&
12&
1}%
0{%
1c$
0}"
1y"
0k$
0i$
0h$
1f$
1H
0I
11
1|
15&
1z$
0~$
1n$
1o$
1k$
1i$
10!
18
09
05&
13&
0{"
0o$
0l$
00!
11!
1|"
#360000
0!
0@!
0A!
16!
#365000
1!
1@!
1A!
06!
0|%
1~%
14&
02&
0}%
1#&
1!&
1m%
0{#
1E!
13!
15&
0[$
0R$
10!
#365001
0W(
1V(
0B(
0>(
0;'
1:'
0T&
0P&
0|$
1x$
0Z
1Y
0i
0>
0e
0:
#370000
0!
0@!
0A!
16!
#375000
1!
1@!
1A!
06!
1$&
1"&
0r&
0|&
0n&
0"'
1H!
0~%
0E&
0A&
1%&
1X#
1$#
1D!
0#&
0V$
09$
04$
0/$
0*$
0%$
0~#
0g#
0h#
0M$
04&
06&
1r%
0q%
03!
0,!
0(!
03&
0$$
08$
1d#
0P$
1`#
0Y$
1o%
1f%
1[$
1X$
1U$
1R$
1O$
1<$
17$
12$
1-$
1($
1#$
1|#
0W$
0;$
06$
01$
0,$
0'$
0"$
0z#
0n%
0N$
0s%
1/!
01!
0P
0L
05&
1M$
0Q$
1V$
0Z$
0X$
0<$
07$
02$
0-$
0($
0#$
0|#
0o%
0O$
00!
1N$
0R$
1W$
0[$
1O$
1X$
#380000
0!
0@!
0A!
16!
#385000
1!
1@!
1A!
06!
1&&
0$&
1G&
1D&
1C&
1@&
1)&
0%&
0m%
1{#
0X#
0$#
0D!
0r%
1q%
1s%
1p%
1.!
1+!
1*!
1'!
1t"
1)$
1.$
1=$
0d#
1P$
0`#
1Y$
1R
1O
1N
1K
0M$
1Q$
0V$
1Z$
0N$
0W$
#390000
0!
0@!
0A!
16!
#395000
1!
1@!
1A!
06!
0&&
1*&
1m&
0)&
0!&
1x%
1.#
0E!
12!
1\
1I!
0y%
14!
#400000
0!
0@!
0A!
16!
#405000
1!
1@!
1A!
06!
0"&
0z%
0H!
0*&
12#
0/#
16&
1{%
0c$
1}"
0y"
14&
0x%
0.#
1y$
03#
01#
0}$
00#
1-#
02!
1s
0t
0I!
0n$
1l$
1{"
1o$
1y%
16#
04#
13#
11#
0/!
04!
0o$
0|"
17#
06#
14#
07#
#405001
13(
01(
10(
1/(
0-(
1,(
1_&
0]&
1\&
1[&
0Y&
1X&
1|$
0)#
1t$
18#
1+#
0_$
0M#
1H$
1N#
1d
0b
1a
1`
0^
1]
1.&
0##
1[#
1%#
0W#
1K$
08#
1,#
0N#
1+
0)
1(
1'
0%
1$
#410000
b0 "
0!
0B!
0@!
0A!
16!
0.&
1W#
0%#
1##
1!#
0+
1%
0'
1)
1*
#415000
1!
1@!
1A!
06!
1|%
1z%
1s$
1g$
0x"
04&
12&
1v"
0{%
0e$
1d$
1c$
0}"
1y"
1h$
0f$
10
1{
1I
01
0|
15&
1~$
1e$
0d$
0c$
1}"
0y"
0h$
1f$
0k$
1n$
0l$
1o$
10!
19
05&
13&
1h$
0f$
1k$
00!
11!
0k$
0i$
0n$
1l$
1n$
0l$
0o$
1o$
#420000
0!
0@!
0A!
16!
#425000
1!
1@!
1A!
06!
0|%
1w"
1p$
0m$
0j$
0g$
14&
02&
1}%
0v"
0u"
1}$
1I$
1@#
1.#
0{"
0o$
0n$
1l$
1k$
1i$
0h$
1f$
1F
0G
0H
0I
15&
1r$
0v$
0z$
0~$
0e$
1d$
1c$
0}"
1y"
1|"
1{"
1o$
0l$
0i$
10!
16
07
08
09
03&
1~$
1z$
1v$
0r$
1J$
1E#
0f$
1i$
1l$
0{"
0o$
0|"
01!
19
18
17
06
13
14
1|"
#425001
1W(
0E(
1D(
0A(
1@(
1;'
0W&
1V&
0S&
1R&
1'#
0|$
1Z
0l
0A
1k
1@
0h
0=
1g
1<
1.&
0(#
0x$
0}$
1+
1)#
0t$
0y$
0~$
18#
0u$
09
0z$
1q$
08
0v$
07
1r$
16
#430000
0!
0@!
0A!
16!
#435000
1!
1@!
1A!
06!
0w"
1~%
1Q#
1?#
19#
05#
02#
0}%
0.#
1#&
1!&
1m%
0{#
1E!
1P#
1>#
17#
04#
01#
13!
1n
1o
1q
0r
0s
13&
0f%
0X$
0U$
0O$
11!
#435001
0W(
0V(
0U(
1R(
0P(
0;'
0:'
09'
16'
04'
0'#
1|$
1(#
1x$
0)#
1t$
0L#
0,#
1N#
0Z
0Y
0X
1U
0S
0.&
0!#
0##
1Y#
0K$
0x$
0t$
08#
1M#
0H$
0+
0*
0)
1&
0$
0N#
#440000
0!
0@!
0A!
16!
#445000
1!
1@!
1A!
06!
1$&
1"&
1p&
0u&
1t&
0q&
1~&
1|&
0!'
1H!
0~%
0G&
0D&
0C&
0@&
1%&
1\#
1Z#
1X#
1D!
0#&
1g%
0d%
1\$
0S$
04&
06&
1r%
0q%
0p%
03!
0.!
0+!
0*!
0'!
03&
0t"
0)$
0.$
0=$
1V$
0c#
0g%
1d#
0P$
1f%
1[$
1U$
1R$
1h%
0e%
1]$
0T$
0s%
1/!
01!
0R
0O
0N
0K
05&
1W$
1P$
0h%
1M$
0Q$
1i%
0f%
1^$
0U$
00!
1X$
1Q$
0i%
1N$
0R$
1R$
1O$
#450000
0!
0@!
0A!
16!
#455000
1!
1@!
1A!
06!
1&&
0$&
1F&
1E&
1D&
1A&
1@&
1)&
0%&
0m%
1{#
0\#
0Z#
0X#
0D!
0r%
1q%
1s%
1p%
1-!
1,!
1+!
1(!
1'!
1}#
1$$
1)$
18$
1=$
0V$
1c#
1g%
0P$
1Q
1P
1O
1L
1K
0W$
0d#
1P$
1h%
0Q$
0M$
1Q$
0N$
#460000
0!
0@!
0A!
16!
#465000
1!
1@!
1A!
06!
0&&
1*&
0)&
1+&
0!&
1x%
1.#
0E!
12!
1-&
15!
#470000
0!
0@!
0A!
16!
#475000
1!
1@!
1A!
06!
1,&
0"&
0H!
0*&
1/#
12&
1u%
0+&
0x%
0.#
1}$
10#
0-#
02!
1t
0=$
08$
0)$
0$$
0}#
11#
0K
0L
0O
0P
0Q
13&
1~$
11!
19
#475001
1V(
1U(
0R(
1P(
1:'
19'
06'
14'
1x$
1t$
1L#
1,#
1N#
1Y
1X
0U
1S
1!#
1##
0Y#
1K$
0M#
1H$
1*
1)
0&
1$
0N#
#480000
0!
0@!
0A!
16!
#485000
1!
1@!
1A!
06!
0,&
1v%
14&
02&
0u%
0y%
0-&
1=$
18$
1)$
1$$
1}#
0~$
0J$
0E#
05!
1K
1L
1O
1P
1Q
09
03
04
15&
03&
10!
01!
#485001
0V(
0U(
0T(
0Q(
0P(
0:'
09'
08'
05'
04'
0x$
0t$
1*#
18#
0/&
0H$
1N#
0Y
0X
0W
0T
0S
0!#
0##
0[#
0W#
0K$
0+#
1_$
0*
0)
0(
0%
0$
0,#
#490000
0!
0@!
0A!
16!
#495000
1!
1@!
1A!
06!
0z%
0v%
16&
1{%
1e$
0d$
0c$
1}"
0y"
1u"
1y%
05&
1~$
1J$
1E#
1f$
0i$
0l$
1{"
1o$
0/!
00!
19
13
14
0~$
0J$
0E#
0|"
09
03
04
#495001
1T(
18'
0*#
08#
1W
1[#
1+#
0_$
1(
1,#
#500000
0!
0@!
0A!
16!
#505000
1!
1@!
1A!
06!
1|%
1z%
01&
00&
0s$
1g$
0b$
04&
12&
1v"
0{%
0e$
0}"
1y"
1h$
0f$
0u
0v
00
0{
1I
0/
0z
15&
1~$
1e$
1}"
0y"
0h$
1f$
0{"
0o$
1i$
10!
19
05&
13&
1h$
0f$
1{"
1o$
0i$
1|"
00!
11!
1i$
0|"
#510000
0!
0@!
0A!
16!
#515000
1!
1@!
1A!
06!
0|%
1w"
1j$
0g$
14&
02&
1}%
0v"
0u"
0q$
0I$
1U#
1.#
0k$
0i$
0h$
1f$
1H
0I
15&
1z$
0~$
0e$
0}"
1y"
1l$
1k$
1i$
10!
18
09
03&
1~$
0z$
0r$
1V#
1E#
0f$
0{"
0o$
0l$
01!
19
08
06
12
14
1|"
#515001
1W(
0D(
0C(
0@(
0?(
1;'
0V&
0U&
0R&
0Q&
1'#
0|$
1Z
0k
0@
0j
0?
0g
0<
0f
0;
1.&
1x$
0}$
1+
1y$
0~$
09
1z$
18
#520000
0!
0@!
0A!
16!
#525000
1!
1@!
1A!
06!
0w"
1~%
1T#
0Q#
09#
12#
0/#
0}%
0.#
1#&
1!&
1m%
0{#
1E!
1S#
0P#
07#
03#
01#
00#
1-#
13!
1m
0n
0q
1s
0t
13&
0^$
0[$
0X$
0R$
0O$
14#
13#
11#
11!
04#
#525001
0W(
1V(
0T(
1R(
1P(
0;'
1:'
08'
16'
14'
0'#
1|$
0(#
0x$
1*#
18#
0L#
0,#
0N#
0Z
1Y
0W
1U
1S
0.&
1!#
0[#
1Y#
1K$
1(#
1x$
1t$
0+#
1_$
1H$
0+
1*
0(
1&
1$
0t$
1L#
1,#
0H$
#530000
0!
0@!
0A!
16!
#535000
1!
1@!
1A!
06!
1$&
1"&
0p&
0t&
0s&
0o&
1z&
0~&
0{&
1"'
1H!
0~%
0F&
0E&
0D&
0A&
0@&
1%&
1L$
1Z#
1"#
1D!
0#&
0g%
0\$
0Y$
0P$
04&
06&
1r%
0q%
0p%
03!
0-!
0,!
0+!
0(!
0'!
03&
0}#
0$$
0)$
08$
0=$
19$
14$
1/$
1*$
1%$
1~#
1g#
1h#
1M$
1g%
1\$
1i%
1^$
1[$
1R$
0h%
0]$
0Z$
0Q$
0s%
1/!
01!
0Q
0P
0O
0L
0K
05&
1;$
16$
11$
1,$
1'$
1"$
1z#
1n%
1N$
1h%
1]$
0i%
0^$
0[$
0R$
00!
1<$
17$
12$
1-$
1($
1#$
1|#
1o%
1O$
1i%
1^$
#540000
0!
0@!
0A!
16!
#545000
1!
1@!
1A!
06!
1&&
0$&
1?&
1B&
1F&
1@&
18&
19&
1:&
1;&
1<&
1=&
1>&
1)&
0%&
0m%
0L$
1{#
0Z#
0"#
0D!
1p%
0r%
1&!
1)!
1-!
1'!
1}
1~
1!!
1"!
1#!
1$!
1%!
13$
1}#
1=$
09$
04$
0/$
0*$
0%$
0~#
0g#
0h#
0M$
0g%
0\$
1M
1Q
1K
0;$
06$
01$
0,$
0'$
0"$
0z#
0n%
0N$
0h%
0]$
#550000
0!
0@!
0A!
16!
#555000
1!
1@!
1A!
06!
0&&
1*&
0l&
0)&
1+&
0!&
1x%
1.#
0E!
1w%
12!
0[
1-&
15!
#560000
0!
0@!
0A!
16!
#565000
1!
1@!
1A!
06!
1,&
0"&
0H!
0*&
1/#
12&
1u%
0+&
0x%
0.#
1}$
10#
0-#
02!
1t
18$
1.$
1)$
1$$
1t"
03#
01#
1L
1N
1O
1P
1R
13&
1~$
14#
11!
19
#570000
0!
0@!
0A!
16!
#575000
1!
1@!
1A!
06!
0,&
1v%
14&
02&
0u%
0y%
0-&
08$
0.$
0)$
0$$
0t"
0~$
1r$
0V#
0E#
05!
0L
0N
0O
0P
0R
09
16
02
04
15&
03&
10!
01!
#575001
1W(
1U(
1T(
1S(
1Q(
1;'
19'
18'
17'
15'
1'#
0|$
1t$
0*#
08#
1+#
0_$
1/&
1H$
1Z
1X
1W
1V
1T
1.&
1##
1[#
1%#
1W#
0(#
0x$
1_$
0L#
0,#
1+
1)
1(
1'
1%
1)#
0t$
1M#
0H$
18#
1N#
#580000
0!
0@!
0A!
16!
#585000
1!
1@!
1A!
06!
0z%
0v%
16&
1{%
1e$
1}"
0y"
1u"
1y%
05&
1~$
0r$
1V#
1E#
1f$
1{"
1o$
0/!
00!
19
06
12
14
0~$
1r$
0V#
0E#
0|"
09
16
02
04
#585001
0W(
0U(
0S(
0R(
0Q(
0P(
0;'
09'
07'
06'
05'
04'
0'#
1|$
0)#
1t$
0_$
1L#
1,#
0/&
0M#
1H$
0N#
0Z
0X
0V
0U
0T
0S
0.&
0##
0%#
0Y#
0W#
0K$
1(#
1x$
08#
0H$
1N#
0+
0)
0'
0&
0%
0$
0t$
#590000
0!
0@!
0A!
16!
#595000
1!
1@!
1A!
06!
1|%
1z%
1s$
1g$
04&
12&
1x%
1v"
0{%
0e$
1d$
0}"
1y"
1h$
0f$
10
1{
1I
15&
1~$
1e$
0d$
1}"
0y"
0h$
1f$
0k$
0{"
0o$
10!
19
05&
13&
1h$
0f$
1k$
1{"
1o$
1l$
1|"
00!
11!
0k$
0i$
0l$
0|"
1l$
#600000
0!
0@!
0A!
16!
#605000
1!
1@!
1A!
06!
0|%
1w"
1m$
0j$
0g$
14&
02&
1}%
0x%
0v"
0u"
1.#
1n$
0l$
1k$
1i$
0h$
1f$
1G
0H
0I
15&
1v$
0z$
0~$
0e$
1d$
0}"
1y"
0{"
0o$
0n$
1l$
0i$
10!
17
08
09
03&
1~$
1z$
0v$
0r$
1V#
1E#
0f$
1i$
1|"
01!
19
18
07
06
12
14
#605001
1W(
1D(
1@(
1;'
1V&
1R&
1'#
0|$
1Z
1k
1@
1g
1<
1.&
0(#
0x$
0}$
1+
1t$
0y$
0~$
1u$
09
0z$
08
1v$
17
#610000
0!
0@!
0A!
16!
#615000
1!
1@!
1A!
06!
0w"
1~%
15#
02#
0/#
0}%
0.#
1#&
1!&
1m%
0{#
1E!
16#
04#
13#
11#
00#
1-#
13!
1r
0s
0t
13&
0o%
0i%
0^$
0O$
0<$
07$
02$
0-$
0($
0#$
0|#
17#
06#
14#
01#
11!
07#
#615001
0W(
0V(
1U(
0T(
1R(
1P(
0;'
0:'
19'
08'
16'
14'
0'#
1|$
1(#
1x$
1)#
0t$
1*#
18#
0L#
0,#
0N#
0Z
0Y
1X
0W
1U
1S
0.&
0!#
1##
0[#
1Y#
1K$
0x$
0)#
1t$
0*#
08#
0+#
1_$
1H$
0+
0*
1)
0(
1&
1$
1*#
18#
1+#
0_$
1L#
1,#
0+#
1_$
0L#
0,#
0H$
1L#
1,#
1H$
0H$
#620000
0!
0@!
0A!
16!
#625000
1!
1@!
1A!
06!
1$&
1"&
1p&
1t&
1!'
0"'
1H!
0~%
0?&
0B&
0F&
0@&
08&
09&
0:&
0;&
0<&
0=&
0>&
1%&
1L$
1Z#
1$#
1D!
0#&
1g%
1\$
04&
06&
1s%
0p%
1r%
03!
0&!
0)!
0-!
0'!
0}
0~
0!!
0"!
0#!
0$!
0%!
03&
03$
0}#
0=$
19$
14$
1/$
1*$
1%$
1~#
1g#
1h#
1M$
0c#
0g%
1Y$
1h%
1]$
0s%
1/!
01!
0M
0Q
0K
05&
1;$
16$
11$
1,$
1'$
1"$
1z#
1n%
1N$
1P$
0h%
1Z$
1i%
1^$
00!
1<$
17$
12$
1-$
1($
1#$
1|#
1o%
1O$
1Q$
0i%
1[$
1R$
#630000
0!
0@!
0A!
16!
#635000
1!
1@!
1A!
06!
1&&
0$&
1?&
1F&
1E&
1A&
1@&
18&
19&
1:&
1;&
1<&
1=&
1>&
1)&
0%&
0m%
0L$
1{#
0Z#
0$#
0D!
1p%
0r%
1q%
1&!
1-!
1,!
1(!
1'!
1}
1~
1!!
1"!
1#!
1$!
1%!
1}#
1$$
18$
1=$
09$
04$
0/$
0*$
0%$
0~#
0g#
0h#
0M$
1c#
1g%
0Y$
1Q
1P
1L
1K
0;$
06$
01$
0,$
0'$
0"$
0z#
0n%
0N$
0P$
1h%
0Z$
0Q$
#640000
0!
0@!
0A!
16!
#645000
1!
1@!
1A!
06!
0&&
1*&
0)&
1+&
0!&
1x%
1.#
0E!
12!
1-&
15!
#650000
0!
0@!
0A!
16!
#655000
1!
1@!
1A!
06!
1,&
0"&
0H!
0*&
1/#
12&
1u%
0+&
0x%
0.#
1}$
10#
0-#
02!
1t
13$
1.$
1)$
1t"
11#
1M
1N
1O
1R
13&
1~$
11!
19
#655001
1V(
0R(
1Q(
1:'
06'
15'
1x$
0,#
1/&
1H$
1Y
0U
1T
1!#
0Y#
1W#
1*
0&
1%
#660000
0!
0@!
0A!
16!
#665000
1!
1@!
1A!
06!
0,&
1v%
14&
02&
0u%
0y%
0-&
03$
0.$
0)$
0t"
0~$
1r$
0V#
0E#
05!
0M
0N
0O
0R
09
16
02
04
15&
03&
10!
01!
#665001
1W(
1T(
1S(
1R(
1;'
18'
17'
16'
1'#
0|$
0*#
08#
1+#
0_$
1,#
1Z
1W
1V
1U
1.&
1[#
1%#
1Y#
0(#
0x$
1_$
0L#
0,#
1+
1(
1'
1&
1)#
0t$
1M#
0H$
18#
1N#
#670000
0!
0@!
0A!
16!
#675000
1!
1@!
1A!
06!
0z%
0v%
16&
1{%
1e$
0d$
1}"
0y"
1u"
1y%
05&
1~$
0r$
1V#
1E#
1f$
0i$
1{"
1o$
0/!
00!
19
06
12
14
0~$
1r$
0V#
0E#
0|"
09
16
02
04
#675001
0W(
0V(
0S(
0R(
0Q(
0P(
0;'
0:'
07'
06'
05'
04'
0'#
1|$
1(#
1x$
0_$
1L#
1,#
0/&
0M#
1H$
0N#
0Z
0Y
0V
0U
0T
0S
0.&
0!#
0%#
0Y#
0W#
0K$
0x$
0)#
1t$
0H$
1N#
0+
0*
0'
0&
0%
0$
08#
#680000
b10 "
0!
1C!
0@!
0A!
16!
1.&
1K$
1%#
0##
1+
1$
1'
0)
#685000
1!
1@!
1A!
06!
1|%
1z%
0s$
1g$
1b$
04&
12&
1x%
0{%
0e$
1c$
0}"
1y"
1h$
0f$
00
0{
1I
1/
1z
15&
1~$
0y%
0h$
1f$
1n$
0l$
0{"
0o$
1i$
10!
19
05&
13&
0i$
1o$
1|"
00!
11!
#690000
0!
0@!
0A!
16!
#695000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
1e$
0c$
1}"
0y"
03&
1y%
1h$
0f$
0n$
1l$
0o$
01!
1i$
1{"
1o$
0|"
#695001
1W(
1E(
0D(
1C(
1B(
1A(
0@(
1?(
1>(
1;'
1W&
0V&
1U&
1T&
1S&
0R&
1Q&
1P&
1'#
0|$
1Z
1l
1A
0k
0@
1j
1?
1i
1>
1h
1=
0g
0<
1f
1;
1e
1:
1x$
#700000
0!
0@!
0A!
16!
#705000
1!
1@!
1A!
06!
1|%
1z%
1j$
0g$
1x"
04&
12&
1x%
0{%
1c$
0}"
1y"
0k$
0i$
0h$
1f$
1H
0I
11
1|
15&
1z$
0~$
0y%
1n$
0{"
0o$
1k$
1i$
10!
18
09
05&
13&
1o$
1|"
0l$
00!
11!
#710000
0!
0@!
0A!
16!
#715000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
0c$
1}"
0y"
03&
1y%
0n$
1l$
0o$
01!
1{"
1o$
0|"
#715001
0W(
1V(
0B(
0>(
0;'
1:'
0T&
0P&
0'#
1|$
0(#
0x$
0Z
1Y
0i
0>
0e
0:
1(#
1x$
1)#
0t$
0)#
1t$
18#
08#
#720000
0!
0@!
0A!
16!
#725000
1!
1@!
1A!
06!
1|%
1z%
1s$
1g$
0x"
04&
12&
1x%
0{%
0e$
1d$
1c$
0}"
1y"
1h$
0f$
10
1{
1I
01
0|
15&
1~$
0y%
0h$
1f$
0k$
1n$
0l$
0{"
0o$
10!
19
05&
13&
0i$
1l$
1o$
1|"
00!
11!
#730000
0!
0@!
0A!
16!
#735000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
1e$
0d$
0c$
1}"
0y"
03&
1y%
1h$
0f$
1k$
1i$
0l$
0o$
01!
0k$
0i$
0n$
1l$
1n$
0l$
1{"
1o$
0{"
0o$
0|"
1|"
#735001
1W(
0E(
1D(
0A(
1@(
1;'
0W&
1V&
0S&
1R&
1'#
0|$
1Z
0l
0A
1k
1@
0h
0=
1g
1<
0(#
0x$
1)#
0t$
18#
#740000
0!
0@!
0A!
16!
#745000
1!
1@!
1A!
06!
1|%
1z%
0p$
0m$
0j$
0g$
1~"
1x"
04&
12&
1x%
0{%
1d$
1c$
0}"
1y"
1{"
1o$
0n$
1l$
1k$
1i$
0h$
1f$
1B#
0|"
0F
0G
0H
0I
1E
11
1|
15&
0r$
0v$
0z$
0~$
1a$
0y%
0B#
1|"
1C#
10!
06
07
08
09
15
05&
13&
0C#
00!
11!
#750000
0!
0@!
0A!
16!
#755000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
0d$
0c$
1}"
0y"
03&
1y%
0i$
0l$
0o$
01!
#755001
0W(
0V(
0U(
0T(
1S(
1E(
1A(
0;'
0:'
09'
08'
17'
1W&
1S&
0'#
1|$
1(#
1x$
0)#
1t$
08#
1_$
0Z
0Y
0X
0W
1V
1l
1A
1h
1=
0x$
0t$
1*#
18#
0_$
#760000
0!
0@!
0A!
16!
#765000
1!
1@!
1A!
06!
1|%
1z%
0c%
1{$
0s$
1g$
0b$
0x"
04&
12&
1x%
0{%
0e$
0}"
1z"
1h$
0f$
0.
0y
1-
1x
00
0{
1I
0/
0z
01
0|
15&
1~$
0y%
0h$
1f$
1B#
0|"
1i$
10!
19
05&
13&
0i$
1C#
00!
11!
#770000
0!
0@!
0A!
16!
#775000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
1e$
1}"
0z"
03&
1y%
1h$
0f$
0B#
1|"
01!
1i$
0C#
#775001
1W(
0E(
0D(
0C(
0A(
0@(
0?(
03(
12(
00(
0/(
1.(
0,(
1;'
0W&
0V&
0U&
0S&
0R&
0Q&
0_&
1^&
0\&
0[&
1Z&
0X&
1x$
08#
0+#
1_$
0L#
0,#
0N#
1Z
0l
0A
0k
0@
0j
0?
0h
0=
0g
0<
0f
0;
0d
1c
0a
0`
1_
0]
0.&
1!#
0[#
0%#
1Y#
0K$
1L#
1,#
1H$
0+
1*
0(
0'
1&
0$
0H$
#780000
0!
0@!
0A!
16!
#785000
1!
1@!
1A!
06!
1|%
1z%
1j$
0g$
1x"
04&
12&
1x%
0{%
0}"
1z"
0k$
0i$
0h$
1f$
1H
0I
11
1|
15&
1z$
0~$
0y%
1B#
0|"
1l$
1k$
1i$
10!
18
09
05&
13&
1C#
0l$
00!
11!
#790000
0!
0@!
0A!
16!
#795000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
1}"
0z"
03&
1y%
0B#
1|"
01!
0C#
#795001
0W(
1V(
1E(
1B(
1A(
1>(
0;'
1:'
1W&
1T&
1S&
1P&
0|$
0(#
0x$
0Z
1Y
1l
1A
1i
1>
1h
1=
1e
1:
1t$
#800000
0!
0@!
0A!
16!
#805000
1!
1@!
1A!
06!
1|%
1z%
1s$
1g$
0x"
04&
12&
1x%
0{%
0e$
1d$
0}"
1z"
1h$
0f$
10
1{
1I
01
0|
15&
1~$
0y%
0h$
1f$
0k$
1B#
0|"
10!
19
05&
13&
0i$
1l$
1C#
00!
11!
#810000
0!
0@!
0A!
16!
#815000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
1e$
0d$
1}"
0z"
03&
1y%
1h$
0f$
1k$
1i$
0B#
1|"
01!
0k$
0i$
0l$
0C#
1l$
#815001
1W(
0E(
1D(
0B(
0A(
1@(
0>(
1;'
0W&
1V&
0T&
0S&
1R&
0P&
1|$
1Z
0l
0A
1k
1@
0i
0>
0h
0=
1g
1<
0e
0:
#820000
0!
0@!
0A!
16!
#825000
1!
1@!
1A!
06!
1|%
1z%
1m$
0j$
0g$
1x"
04&
12&
1x%
0{%
1d$
0}"
1z"
1n$
0l$
1k$
1i$
0h$
1f$
1G
0H
0I
11
1|
15&
1v$
0z$
0~$
0y%
1B#
0|"
1o$
0n$
1l$
10!
17
08
09
05&
13&
1C#
0o$
00!
11!
#830000
0!
0@!
0A!
16!
#835000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
0d$
1}"
0z"
03&
1y%
0i$
0B#
1|"
01!
0C#
#835001
0W(
0V(
1U(
1E(
1A(
0;'
0:'
19'
1W&
1S&
0|$
1(#
1x$
1)#
0t$
0Z
0Y
1X
1l
1A
1h
1=
0)#
1t$
18#
08#
#840000
0!
0@!
0A!
16!
#845000
1!
1@!
1A!
06!
1|%
1z%
0s$
1g$
1b$
0x"
04&
12&
1x%
0{%
0e$
1c$
0}"
1z"
1h$
0f$
00
0{
1I
1/
1z
01
0|
15&
1~$
0y%
0h$
1f$
1n$
0l$
1B#
0|"
1i$
10!
19
05&
13&
0i$
1o$
1C#
00!
11!
#850000
0!
0@!
0A!
16!
#855000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
1e$
0c$
1}"
0z"
03&
1y%
1h$
0f$
0n$
1l$
0B#
1|"
01!
1i$
0o$
0C#
#855001
1W(
0D(
1C(
1B(
0@(
1?(
1>(
1;'
0V&
1U&
1T&
0R&
1Q&
1P&
1|$
1Z
0k
0@
1j
1?
1i
1>
0g
0<
1f
1;
1e
1:
#860000
0!
0@!
0A!
16!
#865000
1!
1@!
1A!
06!
1|%
1z%
1j$
0g$
1x"
04&
12&
1x%
0{%
1c$
0}"
1z"
0k$
0i$
0h$
1f$
1H
0I
11
1|
15&
1z$
0~$
0y%
1n$
1B#
0|"
1k$
1i$
10!
18
09
05&
13&
1o$
1C#
0l$
00!
11!
#870000
0!
0@!
0A!
16!
#875000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
0c$
1}"
0z"
03&
1y%
0n$
1l$
0B#
1|"
01!
0o$
0C#
#875001
0W(
1V(
0B(
0>(
0;'
1:'
0T&
0P&
0|$
0(#
0x$
0Z
1Y
0i
0>
0e
0:
1)#
0t$
18#
#880000
0!
0@!
0A!
16!
#885000
1!
1@!
1A!
06!
1|%
1z%
1s$
1g$
0x"
04&
12&
1x%
0{%
0e$
1d$
1c$
0}"
1z"
1h$
0f$
10
1{
1I
01
0|
15&
1~$
0y%
0h$
1f$
0k$
1n$
0l$
1B#
0|"
10!
19
05&
13&
0i$
1l$
1o$
1C#
00!
11!
#890000
0!
0@!
0A!
16!
#895000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
1e$
0d$
0c$
1}"
0z"
03&
1y%
1h$
0f$
1k$
1i$
0l$
0B#
1|"
01!
0k$
0i$
0n$
1l$
0C#
1n$
0l$
0o$
1o$
#895001
1W(
0E(
1D(
0A(
1@(
1;'
0W&
1V&
0S&
1R&
1|$
1Z
0l
0A
1k
1@
0h
0=
1g
1<
#900000
0!
0@!
0A!
16!
#905000
1!
1@!
1A!
06!
1|%
1z%
1p$
0m$
0j$
0g$
1x"
04&
12&
1x%
0{%
1d$
1c$
0}"
1z"
0{"
0o$
0n$
1l$
1k$
1i$
0h$
1f$
1F
0G
0H
0I
11
1|
15&
1r$
0v$
0z$
0~$
0y%
1B#
1{"
1o$
10!
16
07
08
09
05&
13&
1C#
0|"
00!
11!
#910000
0!
0@!
0A!
16!
#915000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
0d$
0c$
1}"
0z"
03&
1y%
0i$
0l$
0B#
1|"
01!
0C#
#915001
0W(
0V(
0U(
1T(
1E(
1A(
0;'
0:'
09'
18'
1W&
1S&
0|$
1(#
1x$
0)#
1t$
0*#
08#
0Z
0Y
0X
1W
1l
1A
1h
1=
0t$
1*#
18#
1+#
0_$
0+#
1_$
0L#
0,#
1L#
1,#
1H$
0H$
#920000
0!
0@!
0A!
16!
#925000
1!
1@!
1A!
06!
1|%
1z%
1c%
0s$
1g$
0b$
0x"
04&
12&
1x%
0{%
0e$
0}"
1z"
1y"
1h$
0f$
1.
1y
00
0{
1I
0/
0z
01
0|
15&
1~$
0y%
0h$
1f$
1B#
0|"
0{"
0o$
1i$
10!
19
05&
13&
0i$
1C#
1|"
00!
11!
#930000
0!
0@!
0A!
16!
#935000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
1e$
1}"
0z"
0y"
03&
1y%
1h$
0f$
0|"
1{"
1o$
01!
1i$
0B#
1|"
0C#
#935001
1W(
0E(
0D(
0C(
0A(
0@(
0?(
13(
1/(
1;'
0W&
0V&
0U&
0S&
0R&
0Q&
1_&
1[&
1'#
1+#
0_$
1Z
0l
0A
0k
0@
0j
0?
0h
0=
0g
0<
0f
0;
1d
1`
1.&
1%#
0(#
0x$
0L#
0,#
1+
1'
1t$
1H$
#940000
0!
0@!
0A!
16!
#945000
1!
1@!
1A!
06!
1|%
1z%
1j$
0g$
1x"
04&
12&
1x%
0{%
0}"
1z"
1y"
0k$
0i$
0h$
1f$
1H
0I
11
1|
15&
1z$
0~$
0y%
1B#
0|"
0{"
0o$
1l$
1k$
1i$
10!
18
09
05&
13&
1C#
1|"
0l$
00!
11!
#950000
0!
0@!
0A!
16!
#955000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
1}"
0z"
0y"
03&
1y%
0|"
1{"
1o$
01!
0B#
1|"
0C#
#955001
0W(
1V(
1E(
1B(
1A(
1>(
0;'
1:'
1W&
1T&
1S&
1P&
0'#
1|$
1x$
0Z
1Y
1l
1A
1i
1>
1h
1=
1e
1:
0x$
#960000
0!
0@!
0A!
16!
#965000
1!
1@!
1A!
06!
1|%
1z%
1s$
1g$
0x"
04&
12&
1x%
0{%
0e$
1d$
0}"
1z"
1y"
1h$
0f$
10
1{
1I
01
0|
15&
1~$
0y%
0h$
1f$
0k$
1B#
0|"
0{"
0o$
10!
19
05&
13&
0i$
1l$
1C#
1|"
00!
11!
#970000
0!
0@!
0A!
16!
#975000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
1e$
0d$
1}"
0z"
0y"
03&
1y%
1h$
0f$
1k$
1i$
0|"
1{"
1o$
01!
0k$
0i$
0l$
0B#
1|"
1l$
0C#
#975001
1W(
0E(
1D(
0B(
0A(
1@(
0>(
1;'
0W&
1V&
0T&
0S&
1R&
0P&
1'#
0|$
1Z
0l
0A
1k
1@
0i
0>
0h
0=
1g
1<
0e
0:
1x$
#980000
0!
0@!
0A!
16!
#985000
1!
1@!
1A!
06!
1|%
1z%
1m$
0j$
0g$
1x"
04&
12&
1x%
0{%
1d$
0}"
1z"
1y"
1n$
0l$
1k$
1i$
0h$
1f$
1G
0H
0I
11
1|
15&
1v$
0z$
0~$
0y%
1B#
0|"
0{"
0n$
1l$
10!
17
08
09
05&
13&
1C#
1|"
0o$
00!
11!
#990000
0!
0@!
0A!
16!
#995000
1!
1@!
1A!
06!
0|%
0z%
14&
02&
0x%
1{%
0d$
1}"
0z"
0y"
03&
1y%
0i$
0|"
1{"
1o$
01!
0B#
1|"
0C#
#995001
0W(
0V(
1U(
1E(
1A(
0;'
0:'
19'
1W&
1S&
0'#
1|$
0x$
1)#
0t$
0Z
0Y
1X
1l
1A
1h
1=
1(#
1x$
0*#
08#
0)#
1t$
1_$
1*#
18#
0_$
#1000000
