Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Mar 01 13:28:32 2023
| Host         : ECE-VLSI-LAB-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bcddisplay4_control_sets_placed.rpt
| Design       : bcddisplay4
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+----------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+---------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               |                            |                1 |              1 |
|  u2/CLK        |               |                            |                1 |              2 |
|  clk_IBUF_BUFG |               | u2/period_count[0]_i_1_n_0 |                6 |             21 |
+----------------+---------------+----------------------------+------------------+----------------+


