// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "02/27/2022 18:37:44"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AM_MODE (
	clk,
	rst_n,
	dac_clk,
	am_signed,
	am);
input 	clk;
input 	rst_n;
output 	dac_clk;
output 	[13:0] am_signed;
output 	[13:0] am;

// Design Ports Information
// dac_clk	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am_signed[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[1]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[5]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[6]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[7]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[9]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[10]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[12]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am_signed[13]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// am[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[1]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[2]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[3]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[4]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[5]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[6]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[7]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[8]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[9]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[10]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[11]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[12]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// am[13]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("AM_ASK_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \mult_inst|lpm_mult_component|auto_generated|mac_out2~dataout ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_out2~0 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_out2~1 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_out2~2 ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \clk~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~1 ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~3 ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~5 ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~7 ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~9 ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~11 ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ;
wire \rst_n~input_o ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~16_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~15_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~14_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~13_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~12_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~11_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~10_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~9_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~8_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~7_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~6_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~5_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~4_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~3_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|Add0~0_combout ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \timer~5_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \timer~4_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Equal0~8_combout ;
wire \Equal0~7_combout ;
wire \Equal0~9_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \timer~3_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \timer~2_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Equal0~6_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \timer~1_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \timer~0_combout ;
wire \Equal0~5_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Equal0~2_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \Equal0~10_combout ;
wire \binary_data~0_combout ;
wire \binary_data~feeder_combout ;
wire \binary_data~q ;
wire \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29]~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28]~feeder_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3]~feeder_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~29_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~30 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~31_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~32 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~33_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~34 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~35_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~36 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~37_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~38 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~39_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~40 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~41_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~42 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~43_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~44 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~45_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~46 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~47_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~48 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~49_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~50 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~51_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~52 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~53_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~54 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~55_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~56 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~57_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~58 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~59_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~60 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~61_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~62 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~63_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~64 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~65_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~66 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~67_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~68 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~69_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~70 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~71_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~72 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~73_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~74 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~75_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~76 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~77_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~78 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~79_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~80 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~81_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|Add0~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|Add0~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~16_cout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~18_cout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~20_cout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~22_cout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~24_cout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~26 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~28 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~30 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~32 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~34 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~36 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~38 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~40 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~42 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~44 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~46 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~48 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~49_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~25_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~27_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~29_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~3_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~31_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~4_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~3_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~33_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~5_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~4_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~35_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~6_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~5_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~37_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~7_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~6_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~39_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~8_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~7_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~41_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~9_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~8_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~43_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~10_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~9_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~45_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~11_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~10_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~47_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~12_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux007|rom_add~11_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~3_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~4_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~5_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~6_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~7_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~8_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~7_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~9_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~11_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~13_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~15_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~17_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~19_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~20_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~3_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~4_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4]~feeder_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~5_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~6_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~7_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~8_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~7_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~9_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~11_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~13_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~15_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~17_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~19_cout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~20_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~11_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][0]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~8_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][0]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~5_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][0]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][0]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~82 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~83_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~50 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~51_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~14_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~10_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][1]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~7_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][1]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~4_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][1]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][1]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~84 ;
wire \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~85_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~52 ;
wire \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19]~53_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~13_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~9_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][2]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~6_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][2]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~3_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][2]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][2]~q ;
wire \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux122|data_out~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~9_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~21 ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~22_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o~3_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~9_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~21 ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~22_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o~4_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux122|data_out~1_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~10_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~23 ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~24_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~10_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~23 ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~24_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o~5_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o~6_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux122|data_out~2_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~11_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~25 ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~26_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~3_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~11_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~3_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~25 ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~26_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o~7_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o~8_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux122|data_out~3_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~12_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~27 ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~28_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~12_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~27 ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~28_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~4_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~4_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o~9_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|sin_o~10_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux122|data_out~4_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~29 ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13]~30_combout ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~29 ;
wire \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13]~30_combout ;
wire \FskMod_inst|u0|nco_ii_0|rot|Mux0~0_combout ;
wire \FskMod_inst|u0|nco_ii_0|ux122|data_out~5_combout ;
wire \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~dataout ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~0 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~1 ;
wire \mult_inst|lpm_mult_component|auto_generated|mac_mult1~2 ;
wire \Add1~0_combout ;
wire \Add1~2_combout ;
wire \Add1~1 ;
wire \Add1~3_combout ;
wire \Add1~5_combout ;
wire \Add1~4 ;
wire \Add1~6_combout ;
wire \Add1~8_combout ;
wire \Add1~7 ;
wire \Add1~9_combout ;
wire \Add1~11_combout ;
wire \Add1~10 ;
wire \Add1~12_combout ;
wire \Add1~14_combout ;
wire \Add1~13 ;
wire \Add1~15_combout ;
wire \Add1~17_combout ;
wire \Add1~16 ;
wire \Add1~18_combout ;
wire \Add1~20_combout ;
wire \Add1~19 ;
wire \Add1~21_combout ;
wire \Add1~23_combout ;
wire \Add1~22 ;
wire \Add1~24_combout ;
wire \Add1~26_combout ;
wire \Add1~25 ;
wire \Add1~27_combout ;
wire \Add1~29_combout ;
wire \Add1~28 ;
wire \Add1~30_combout ;
wire \Add1~32_combout ;
wire \Add1~31 ;
wire \Add1~33_combout ;
wire \Add1~35_combout ;
wire \Add1~34 ;
wire \Add1~36_combout ;
wire \Add1~38_combout ;
wire \Add1~37 ;
wire \Add1~39_combout ;
wire \Add1~41_combout ;
wire [15:0] \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg ;
wire [4:0] \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [12:0] \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a ;
wire [19:0] \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w ;
wire [13:0] \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c ;
wire [6:0] \source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a ;
wire [12:0] \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d ;
wire [13:0] \mult_inst|lpm_mult_component|auto_generated|result ;
wire [12:0] \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a ;
wire [12:0] \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg ;
wire [13:0] \FskMod_inst|u0|nco_ii_0|rot|sin_o ;
wire [13:0] \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c ;
wire [11:0] \FskMod_inst|u0|nco_ii_0|ux007|rom_add ;
wire [3:0] \FskMod_inst|u0|nco_ii_0|ux001|dxxrv ;
wire [31:0] \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe ;
wire [2:0] \FskMod_inst|u0|nco_ii_0|tdl|seg_rot ;
wire [12:0] \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d ;
wire [19:0] \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo ;
wire [12:0] \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg ;
wire [31:0] \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg ;
wire [31:0] \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe ;
wire [31:0] timer;

wire [4:0] \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;

assign \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \mult_inst|lpm_mult_component|auto_generated|mac_out2~0  = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [0];
assign \mult_inst|lpm_mult_component|auto_generated|mac_out2~1  = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [1];
assign \mult_inst|lpm_mult_component|auto_generated|mac_out2~2  = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [2];
assign \mult_inst|lpm_mult_component|auto_generated|mac_out2~dataout  = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [3];
assign \mult_inst|lpm_mult_component|auto_generated|result [0] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [4];
assign \mult_inst|lpm_mult_component|auto_generated|result [1] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [5];
assign \mult_inst|lpm_mult_component|auto_generated|result [2] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [6];
assign \mult_inst|lpm_mult_component|auto_generated|result [3] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [7];
assign \mult_inst|lpm_mult_component|auto_generated|result [4] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [8];
assign \mult_inst|lpm_mult_component|auto_generated|result [5] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [9];
assign \mult_inst|lpm_mult_component|auto_generated|result [6] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [10];
assign \mult_inst|lpm_mult_component|auto_generated|result [7] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [11];
assign \mult_inst|lpm_mult_component|auto_generated|result [8] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [12];
assign \mult_inst|lpm_mult_component|auto_generated|result [9] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [13];
assign \mult_inst|lpm_mult_component|auto_generated|result [10] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [14];
assign \mult_inst|lpm_mult_component|auto_generated|result [11] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [15];
assign \mult_inst|lpm_mult_component|auto_generated|result [12] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [16];
assign \mult_inst|lpm_mult_component|auto_generated|result [13] = \mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [17];

assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~0  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~1  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~2  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~dataout  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14  = \mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [17];

assign \source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [0] = \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [1] = \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [2] = \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [3] = \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [4] = \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [5] = \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6] = \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];

assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [7] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [8] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [5] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [6] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [3] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [4] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [1] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [2] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [0] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [8] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [6] = \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [7] = \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [4] = \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [5] = \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [2] = \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [3] = \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [0] = \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [1] = \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [9] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [9] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [10] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [10] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [11] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [11] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [12] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [12] = \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \dac_clk~output (
	.i(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_clk),
	.obar());
// synopsys translate_off
defparam \dac_clk~output .bus_hold = "false";
defparam \dac_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \am_signed[0]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[0]),
	.obar());
// synopsys translate_off
defparam \am_signed[0]~output .bus_hold = "false";
defparam \am_signed[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \am_signed[1]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[1]),
	.obar());
// synopsys translate_off
defparam \am_signed[1]~output .bus_hold = "false";
defparam \am_signed[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \am_signed[2]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[2]),
	.obar());
// synopsys translate_off
defparam \am_signed[2]~output .bus_hold = "false";
defparam \am_signed[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \am_signed[3]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[3]),
	.obar());
// synopsys translate_off
defparam \am_signed[3]~output .bus_hold = "false";
defparam \am_signed[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \am_signed[4]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[4]),
	.obar());
// synopsys translate_off
defparam \am_signed[4]~output .bus_hold = "false";
defparam \am_signed[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \am_signed[5]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[5]),
	.obar());
// synopsys translate_off
defparam \am_signed[5]~output .bus_hold = "false";
defparam \am_signed[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \am_signed[6]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[6]),
	.obar());
// synopsys translate_off
defparam \am_signed[6]~output .bus_hold = "false";
defparam \am_signed[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \am_signed[7]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[7]),
	.obar());
// synopsys translate_off
defparam \am_signed[7]~output .bus_hold = "false";
defparam \am_signed[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \am_signed[8]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[8]),
	.obar());
// synopsys translate_off
defparam \am_signed[8]~output .bus_hold = "false";
defparam \am_signed[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \am_signed[9]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[9]),
	.obar());
// synopsys translate_off
defparam \am_signed[9]~output .bus_hold = "false";
defparam \am_signed[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \am_signed[10]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[10]),
	.obar());
// synopsys translate_off
defparam \am_signed[10]~output .bus_hold = "false";
defparam \am_signed[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \am_signed[11]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[11]),
	.obar());
// synopsys translate_off
defparam \am_signed[11]~output .bus_hold = "false";
defparam \am_signed[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \am_signed[12]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[12]),
	.obar());
// synopsys translate_off
defparam \am_signed[12]~output .bus_hold = "false";
defparam \am_signed[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \am_signed[13]~output (
	.i(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am_signed[13]),
	.obar());
// synopsys translate_off
defparam \am_signed[13]~output .bus_hold = "false";
defparam \am_signed[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \am[0]~output (
	.i(\Add1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[0]),
	.obar());
// synopsys translate_off
defparam \am[0]~output .bus_hold = "false";
defparam \am[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \am[1]~output (
	.i(\Add1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[1]),
	.obar());
// synopsys translate_off
defparam \am[1]~output .bus_hold = "false";
defparam \am[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \am[2]~output (
	.i(\Add1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[2]),
	.obar());
// synopsys translate_off
defparam \am[2]~output .bus_hold = "false";
defparam \am[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \am[3]~output (
	.i(\Add1~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[3]),
	.obar());
// synopsys translate_off
defparam \am[3]~output .bus_hold = "false";
defparam \am[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \am[4]~output (
	.i(\Add1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[4]),
	.obar());
// synopsys translate_off
defparam \am[4]~output .bus_hold = "false";
defparam \am[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \am[5]~output (
	.i(\Add1~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[5]),
	.obar());
// synopsys translate_off
defparam \am[5]~output .bus_hold = "false";
defparam \am[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \am[6]~output (
	.i(\Add1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[6]),
	.obar());
// synopsys translate_off
defparam \am[6]~output .bus_hold = "false";
defparam \am[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \am[7]~output (
	.i(\Add1~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[7]),
	.obar());
// synopsys translate_off
defparam \am[7]~output .bus_hold = "false";
defparam \am[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \am[8]~output (
	.i(\Add1~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[8]),
	.obar());
// synopsys translate_off
defparam \am[8]~output .bus_hold = "false";
defparam \am[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \am[9]~output (
	.i(\Add1~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[9]),
	.obar());
// synopsys translate_off
defparam \am[9]~output .bus_hold = "false";
defparam \am[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \am[10]~output (
	.i(\Add1~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[10]),
	.obar());
// synopsys translate_off
defparam \am[10]~output .bus_hold = "false";
defparam \am[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \am[11]~output (
	.i(\Add1~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[11]),
	.obar());
// synopsys translate_off
defparam \am[11]~output .bus_hold = "false";
defparam \am[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \am[12]~output (
	.i(\Add1~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[12]),
	.obar());
// synopsys translate_off
defparam \am[12]~output .bus_hold = "false";
defparam \am[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \am[13]~output (
	.i(\Add1~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(am[13]),
	.obar());
// synopsys translate_off
defparam \am[13]~output .bus_hold = "false";
defparam \am[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sin.mif";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "source_data:source_data_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_9u81:auto_generated|ALTSYNCRAM";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 7;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \source_data_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 36'h000040000;
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneive_lcell_comb \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~0 (
// Equation(s):
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  = (\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [2] & (\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [1] $ (VCC))) # 
// (!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [2] & (\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [1] & VCC))
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~1  = CARRY((\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [2] & \source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.cout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~2 (
// Equation(s):
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  = (\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [3] & (\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~1  & VCC)) # 
// (!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [3] & (!\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~1 ))
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~3  = CARRY((!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [3] & !\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~1 ))

	.dataa(\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~1 ),
	.combout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.cout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~2 .lut_mask = 16'hA505;
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~4 (
// Equation(s):
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  = (\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [4] & (\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~3  $ (GND))) # 
// (!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [4] & (!\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~3  & VCC))
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~5  = CARRY((\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [4] & !\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~3 ))

	.dataa(\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~3 ),
	.combout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.cout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~4 .lut_mask = 16'hA50A;
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~6 (
// Equation(s):
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  = (\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [5] & (\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~5  & VCC)) # 
// (!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [5] & (!\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~5 ))
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~7  = CARRY((!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [5] & !\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~5 ))

	.dataa(\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~5 ),
	.combout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.cout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~6 .lut_mask = 16'hA505;
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~8 (
// Equation(s):
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  = (\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6] & (\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~7  $ (GND))) # 
// (!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6] & (!\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~7  & VCC))
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~9  = CARRY((\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6] & !\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~7 ))

	.dataa(\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~7 ),
	.combout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.cout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~8 .lut_mask = 16'hA50A;
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~10 (
// Equation(s):
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  = (\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6] & (\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~9  & VCC)) # 
// (!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6] & (!\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~9 ))
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~11  = CARRY((!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6] & !\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~9 ))

	.dataa(\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~9 ),
	.combout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.cout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~10 .lut_mask = 16'hA505;
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~12 (
// Equation(s):
// \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  = \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~11  $ (!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~11 ),
	.combout(\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~12 .lut_mask = 16'hF00F;
defparam \add_inst|LPM_ADD_SUB_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~16 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [3]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [14]),
	.datad(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [15]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~16 .lut_mask = 16'h6996;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~16_combout ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N13
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~15 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [0]),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~15 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N1
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[1] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[1] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~14 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [1]),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~14 .lut_mask = 16'hCFCF;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N31
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[2] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[2] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~13 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~13 .lut_mask = 16'hF5F5;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N29
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[3] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[3] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~12 (
	.dataa(\rst_n~input_o ),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~12 .lut_mask = 16'hDDDD;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N27
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[4] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[4] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~11 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~11 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N5
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[5] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[5] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~10 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~10 .lut_mask = 16'hF5F5;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N15
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[6] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[6] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~9 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~9 .lut_mask = 16'hF5F5;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N25
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[7] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[7] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~8 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [7]),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~8 .lut_mask = 16'hC0C0;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N23
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~7 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~7 .lut_mask = 16'hF5F5;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N17
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~6 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [9]),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~6 .lut_mask = 16'hC0C0;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N3
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~5 (
	.dataa(\rst_n~input_o ),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~5 .lut_mask = 16'hDDDD;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N21
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~4 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [11]),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~4 .lut_mask = 16'hCFCF;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N7
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [12]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~3 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N9
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[13] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[13] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~2 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~2 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N9
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[14] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[14] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~1 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~1 .lut_mask = 16'hF5F5;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y5_N19
dffeas \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[15] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[15] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|Add0~0 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [15]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [13]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [12]),
	.datad(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [14]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|Add0~0 .lut_mask = 16'h2AAA;
defparam \FskMod_inst|u0|nco_ii_0|ux001|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N1
dffeas \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[3] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[3] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = timer[0] $ (VCC)
// \Add0~1  = CARRY(timer[0])

	.dataa(gnd),
	.datab(timer[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N1
dffeas \timer[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[0] .is_wysiwyg = "true";
defparam \timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (timer[1] & (!\Add0~1 )) # (!timer[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!timer[1]))

	.dataa(gnd),
	.datab(timer[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N3
dffeas \timer[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[1] .is_wysiwyg = "true";
defparam \timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (timer[2] & (\Add0~3  $ (GND))) # (!timer[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((timer[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(timer[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \timer[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[2] .is_wysiwyg = "true";
defparam \timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (timer[3] & (!\Add0~5 )) # (!timer[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!timer[3]))

	.dataa(timer[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N7
dffeas \timer[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[3] .is_wysiwyg = "true";
defparam \timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (timer[4] & (\Add0~7  $ (GND))) # (!timer[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((timer[4] & !\Add0~7 ))

	.dataa(timer[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N4
cycloneive_lcell_comb \timer~5 (
// Equation(s):
// \timer~5_combout  = (\Add0~8_combout  & !\Equal0~10_combout )

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(\Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer~5_combout ),
	.cout());
// synopsys translate_off
defparam \timer~5 .lut_mask = 16'h0A0A;
defparam \timer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N5
dffeas \timer[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[4] .is_wysiwyg = "true";
defparam \timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (timer[5] & (!\Add0~9 )) # (!timer[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!timer[5]))

	.dataa(timer[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \timer[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[5] .is_wysiwyg = "true";
defparam \timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (timer[6] & (\Add0~11  $ (GND))) # (!timer[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((timer[6] & !\Add0~11 ))

	.dataa(timer[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N2
cycloneive_lcell_comb \timer~4 (
// Equation(s):
// \timer~4_combout  = (\Add0~12_combout  & !\Equal0~10_combout )

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(\Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer~4_combout ),
	.cout());
// synopsys translate_off
defparam \timer~4 .lut_mask = 16'h0A0A;
defparam \timer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N3
dffeas \timer[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[6] .is_wysiwyg = "true";
defparam \timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (timer[7] & (!\Add0~13 )) # (!timer[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!timer[7]))

	.dataa(gnd),
	.datab(timer[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N15
dffeas \timer[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[7] .is_wysiwyg = "true";
defparam \timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N28
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (timer[0] & (timer[2] & (timer[3] & timer[1])))

	.dataa(timer[0]),
	.datab(timer[2]),
	.datac(timer[3]),
	.datad(timer[1]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N14
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!timer[5] & !timer[4])

	.dataa(timer[5]),
	.datab(gnd),
	.datac(timer[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0505;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N10
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!timer[7] & (\Equal0~8_combout  & (\Equal0~7_combout  & timer[6])))

	.dataa(timer[7]),
	.datab(\Equal0~8_combout ),
	.datac(\Equal0~7_combout ),
	.datad(timer[6]),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h4000;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (timer[8] & (\Add0~15  $ (GND))) # (!timer[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((timer[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(timer[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N22
cycloneive_lcell_comb \timer~3 (
// Equation(s):
// \timer~3_combout  = (!\Equal0~10_combout  & \Add0~16_combout )

	.dataa(gnd),
	.datab(\Equal0~10_combout ),
	.datac(\Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer~3_combout ),
	.cout());
// synopsys translate_off
defparam \timer~3 .lut_mask = 16'h3030;
defparam \timer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \timer[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[8] .is_wysiwyg = "true";
defparam \timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (timer[9] & (!\Add0~17 )) # (!timer[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!timer[9]))

	.dataa(timer[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N20
cycloneive_lcell_comb \timer~2 (
// Equation(s):
// \timer~2_combout  = (\Add0~18_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(\Add0~18_combout ),
	.datac(\Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer~2_combout ),
	.cout());
// synopsys translate_off
defparam \timer~2 .lut_mask = 16'h0C0C;
defparam \timer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N21
dffeas \timer[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[9] .is_wysiwyg = "true";
defparam \timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (timer[10] & (\Add0~19  $ (GND))) # (!timer[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((timer[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(timer[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N21
dffeas \timer[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[10] .is_wysiwyg = "true";
defparam \timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (timer[11] & (!\Add0~21 )) # (!timer[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!timer[11]))

	.dataa(timer[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \timer[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[11] .is_wysiwyg = "true";
defparam \timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N0
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (timer[8] & (!timer[10] & (timer[9] & !timer[11])))

	.dataa(timer[8]),
	.datab(timer[10]),
	.datac(timer[9]),
	.datad(timer[11]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0020;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (timer[12] & (\Add0~23  $ (GND))) # (!timer[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((timer[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(timer[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N25
dffeas \timer[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[12] .is_wysiwyg = "true";
defparam \timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (timer[13] & (!\Add0~25 )) # (!timer[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!timer[13]))

	.dataa(timer[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N27
dffeas \timer[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[13] .is_wysiwyg = "true";
defparam \timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (timer[14] & (\Add0~27  $ (GND))) # (!timer[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((timer[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(timer[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N16
cycloneive_lcell_comb \timer~1 (
// Equation(s):
// \timer~1_combout  = (\Add0~28_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(\Add0~28_combout ),
	.datac(\Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer~1_combout ),
	.cout());
// synopsys translate_off
defparam \timer~1 .lut_mask = 16'h0C0C;
defparam \timer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \timer[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[14] .is_wysiwyg = "true";
defparam \timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (timer[15] & (!\Add0~29 )) # (!timer[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!timer[15]))

	.dataa(timer[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N30
cycloneive_lcell_comb \timer~0 (
// Equation(s):
// \timer~0_combout  = (\Add0~30_combout  & !\Equal0~10_combout )

	.dataa(\Add0~30_combout ),
	.datab(gnd),
	.datac(\Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \timer~0 .lut_mask = 16'h0A0A;
defparam \timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N31
dffeas \timer[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\timer~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[15] .is_wysiwyg = "true";
defparam \timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N26
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (timer[15] & (!timer[12] & (!timer[13] & timer[14])))

	.dataa(timer[15]),
	.datab(timer[12]),
	.datac(timer[13]),
	.datad(timer[14]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0200;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (timer[16] & (\Add0~31  $ (GND))) # (!timer[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((timer[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(timer[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N1
dffeas \timer[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[16] .is_wysiwyg = "true";
defparam \timer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (timer[17] & (!\Add0~33 )) # (!timer[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!timer[17]))

	.dataa(gnd),
	.datab(timer[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N3
dffeas \timer[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[17] .is_wysiwyg = "true";
defparam \timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (timer[18] & (\Add0~35  $ (GND))) # (!timer[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((timer[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(timer[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N5
dffeas \timer[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[18] .is_wysiwyg = "true";
defparam \timer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (timer[19] & (!\Add0~37 )) # (!timer[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!timer[19]))

	.dataa(timer[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N7
dffeas \timer[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[19] .is_wysiwyg = "true";
defparam \timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (timer[20] & (\Add0~39  $ (GND))) # (!timer[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((timer[20] & !\Add0~39 ))

	.dataa(gnd),
	.datab(timer[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N9
dffeas \timer[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[20] .is_wysiwyg = "true";
defparam \timer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (timer[21] & (!\Add0~41 )) # (!timer[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!timer[21]))

	.dataa(timer[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N11
dffeas \timer[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[21] .is_wysiwyg = "true";
defparam \timer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (timer[22] & (\Add0~43  $ (GND))) # (!timer[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((timer[22] & !\Add0~43 ))

	.dataa(timer[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N13
dffeas \timer[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[22] .is_wysiwyg = "true";
defparam \timer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (timer[23] & (!\Add0~45 )) # (!timer[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!timer[23]))

	.dataa(gnd),
	.datab(timer[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N15
dffeas \timer[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[23] .is_wysiwyg = "true";
defparam \timer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (timer[24] & (\Add0~47  $ (GND))) # (!timer[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((timer[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(timer[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N17
dffeas \timer[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[24]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[24] .is_wysiwyg = "true";
defparam \timer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (timer[25] & (!\Add0~49 )) # (!timer[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!timer[25]))

	.dataa(gnd),
	.datab(timer[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N19
dffeas \timer[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[25]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[25] .is_wysiwyg = "true";
defparam \timer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (timer[26] & (\Add0~51  $ (GND))) # (!timer[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((timer[26] & !\Add0~51 ))

	.dataa(gnd),
	.datab(timer[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N21
dffeas \timer[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[26]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[26] .is_wysiwyg = "true";
defparam \timer[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (timer[27] & (!\Add0~53 )) # (!timer[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!timer[27]))

	.dataa(timer[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N23
dffeas \timer[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[27]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[27] .is_wysiwyg = "true";
defparam \timer[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N10
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!timer[27] & (!timer[26] & (!timer[24] & !timer[25])))

	.dataa(timer[27]),
	.datab(timer[26]),
	.datac(timer[24]),
	.datad(timer[25]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N18
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!timer[16] & (!timer[19] & (!timer[18] & !timer[17])))

	.dataa(timer[16]),
	.datab(timer[19]),
	.datac(timer[18]),
	.datad(timer[17]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N8
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!timer[20] & (!timer[22] & (!timer[21] & !timer[23])))

	.dataa(timer[20]),
	.datab(timer[22]),
	.datac(timer[21]),
	.datad(timer[23]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (timer[28] & (\Add0~55  $ (GND))) # (!timer[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((timer[28] & !\Add0~55 ))

	.dataa(gnd),
	.datab(timer[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hC30C;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \timer[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[28]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[28] .is_wysiwyg = "true";
defparam \timer[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (timer[29] & (!\Add0~57 )) # (!timer[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!timer[29]))

	.dataa(timer[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N27
dffeas \timer[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[29]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[29] .is_wysiwyg = "true";
defparam \timer[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (timer[30] & (\Add0~59  $ (GND))) # (!timer[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((timer[30] & !\Add0~59 ))

	.dataa(gnd),
	.datab(timer[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N29
dffeas \timer[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[30]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[30] .is_wysiwyg = "true";
defparam \timer[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = timer[31] $ (\Add0~61 )

	.dataa(timer[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h5A5A;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y3_N31
dffeas \timer[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~62_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(timer[31]),
	.prn(vcc));
// synopsys translate_off
defparam \timer[31] .is_wysiwyg = "true";
defparam \timer[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N28
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!timer[30] & (!timer[31] & (!timer[29] & !timer[28])))

	.dataa(timer[30]),
	.datab(timer[31]),
	.datac(timer[29]),
	.datad(timer[28]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N0
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~3_combout  & (\Equal0~2_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N8
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~9_combout  & (\Equal0~6_combout  & (\Equal0~5_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~9_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\Equal0~5_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N6
cycloneive_lcell_comb \binary_data~0 (
// Equation(s):
// \binary_data~0_combout  = \Equal0~10_combout  $ (\binary_data~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~10_combout ),
	.datad(\binary_data~q ),
	.cin(gnd),
	.combout(\binary_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \binary_data~0 .lut_mask = 16'h0FF0;
defparam \binary_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N24
cycloneive_lcell_comb \binary_data~feeder (
// Equation(s):
// \binary_data~feeder_combout  = \binary_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\binary_data~0_combout ),
	.cin(gnd),
	.combout(\binary_data~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \binary_data~feeder .lut_mask = 16'hFF00;
defparam \binary_data~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N25
dffeas binary_data(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\binary_data~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\binary_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam binary_data.is_wysiwyg = "true";
defparam binary_data.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\binary_data~q ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29]~0 .lut_mask = 16'h00FF;
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N19
dffeas \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe [29]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~1 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N3
dffeas \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\binary_data~q ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28]~feeder .lut_mask = 16'hFF00;
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N11
dffeas \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~0 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~0 .lut_mask = 16'hAA00;
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N1
dffeas \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3]~feeder .lut_mask = 16'hFFFF;
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N31
dffeas \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe [3]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~2 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N5
dffeas \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[3] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[3] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~29 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~29_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~30 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~29 .lut_mask = 16'h6688;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N5
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~31 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~30 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~31_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~32 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~31 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N7
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~33 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [10]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~32 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~33_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~34 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~33 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N9
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~35 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~34 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~35_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~36 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~35 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N11
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~37 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~36 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~37_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~38 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~37 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N13
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~39 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~38 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~39_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~40 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~39 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N15
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~39_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~41 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~40 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~41_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~42 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~41 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N17
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~41_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~43 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~42 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~43_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~44 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~43 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N19
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~43_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~45 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~44 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~45_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~46 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~45 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N21
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~45_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~47 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~46 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~47_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~48 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~47 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N23
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~47_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~49 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~48 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~49_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~50 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~49 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N25
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~49_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~51 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~50 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~51_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~52 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~51 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N27
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~51_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~53 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~52 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~53_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~54 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~53 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~53_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~55 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~54 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~55_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~56 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~55 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y4_N31
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~55_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~57 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~56 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~57_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~58 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~57 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N1
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~57_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~59 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~58 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~59_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~60 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~59 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N3
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~59_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~61 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~60 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~61_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~62 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~61 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N5
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~61_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~63 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~62 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~63_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~64 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~63 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N7
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~63_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~65 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~64 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~65_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~66 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~65 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N9
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~65_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~67 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~66 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~67_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~68 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~67 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N11
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~67_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~69 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~68 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~69_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~70 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~69 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N13
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~69_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~71 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~70 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~71_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~72 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~71 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N15
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~71_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~73 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~72 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~73_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~74 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~73 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N17
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~73_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~75 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~74 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~75_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~76 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~75 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N19
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~75_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~77 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~76 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~77_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~78 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~77 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N21
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~77_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~79 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~78 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~79_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~80 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~79 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N23
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~79_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~81 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg [10]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~80 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~81_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~82 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~81 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N25
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~81_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|Add0~1 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [15]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [13]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [12]),
	.datad(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [14]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|Add0~1 .lut_mask = 16'h7F80;
defparam \FskMod_inst|u0|nco_ii_0|ux001|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N3
dffeas \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[2] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[2] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|Add0~2 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [13]),
	.datad(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [15]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|Add0~2 .lut_mask = 16'h5AF0;
defparam \FskMod_inst|u0|nco_ii_0|ux001|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N5
dffeas \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[1] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[1] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [12]),
	.datad(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg [15]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~0 .lut_mask = 16'h0FF0;
defparam \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N7
dffeas \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[0] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[0] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~16 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [0]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~16_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~16 .lut_mask = 16'h0088;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~18 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~16_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~18_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~18 .lut_mask = 16'h0017;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~20 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~18_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~20_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~20 .lut_mask = 16'h008E;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~22 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~20_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~22_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~22 .lut_mask = 16'h0017;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~24 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~22_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~24_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~24 .lut_mask = 16'h008E;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~25 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~24_cout ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~25_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~26 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~25 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~27 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~26 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~27_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~28 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~27 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~29 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~28 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~29_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~30 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~29 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~31 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~30 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~31_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~32 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~31 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~33 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~32 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~33_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~34 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~33 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~35 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~34 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~35_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~36 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~35 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~37 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~36 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~37_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~38 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~37 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~39 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~38 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~39_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~40 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~39 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~41 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~40 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~41_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~42 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~41 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~43 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~42 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~43_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~44 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~43 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~45 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~44 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~45_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~46 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~45 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~47 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~46 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~47_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~48 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~47 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~49 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~48 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~49_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~50 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~49 .lut_mask = 16'h9617;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y3_N15
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~1 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~1 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N23
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[17] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[17] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N23
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [5]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~0 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N5
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[5] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[5] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~0 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~0 .lut_mask = 16'h3C3C;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N1
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[0] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[0] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N25
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [6]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~2 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N31
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[6] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[6] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~1 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~1 .lut_mask = 16'h3C3C;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N15
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[1] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[1] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N27
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~3 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [7]),
	.datac(gnd),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~3 .lut_mask = 16'hCC00;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N9
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[7] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[7] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~2 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [7]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~2 .lut_mask = 16'h3C3C;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N13
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[2] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[2] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [8]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~4 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N11
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~3 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [8]),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~3_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~3 .lut_mask = 16'h5A5A;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N7
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[3] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[3] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N31
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~5 (
	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~5 .lut_mask = 16'hC0C0;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N13
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~4 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~4_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~4 .lut_mask = 16'h3C3C;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N17
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[4] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[4] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N1
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [10]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~6 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N21
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datad(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [10]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~5_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~5 .lut_mask = 16'h0FF0;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N23
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[5] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[5] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N3
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [11]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~7 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N9
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [11]),
	.datad(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~6_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~6 .lut_mask = 16'h0FF0;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N21
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[6] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[6] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N5
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~8 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~8_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~8 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N25
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datad(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [12]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~7_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~7 .lut_mask = 16'h0FF0;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N1
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[7] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[7] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N7
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~9 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [13]),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~9_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~9 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N31
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[13] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[13] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~8 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~8_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~8 .lut_mask = 16'h3C3C;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N11
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N9
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [14]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~10_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~10 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N27
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[14] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[14] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~9 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~9_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~9 .lut_mask = 16'h3C3C;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N25
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N11
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [15]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~11_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~11 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N29
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[15] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[15] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~10 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [15]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~10_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~10 .lut_mask = 16'h3C3C;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y4_N19
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N13
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~12 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [16]),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~12_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~12 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N29
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[16] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[16] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux007|rom_add~11 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [16]),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~11_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~11 .lut_mask = 16'h3C3C;
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N21
dffeas \FskMod_inst|u0|nco_ii_0|ux007|rom_add[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux007|rom_add~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux007|rom_add[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .init_file = "fsk_nco_ii_0_sin.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init3 = 2048'h55555555555555400000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555540000000000000000000000;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init1 = 2048'h0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555555555555555555550000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555554000000000000000000000;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555500000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555500000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555500000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~0 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~0 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N27
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~1 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N11
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[7] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[7] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .init_file = "fsk_nco_ii_0_sin.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init3 = 2048'h000000000000003FFFFFFFFFFFFFEAAAAAAAAAAAAAA5555555555555500000000000000FFFFFFFFFFFFFFAAAAAAAAAAAAAA5555555555555500000000000003FFFFFFFFFFFFFEAAAAAAAAAAAAA555555555555540000000000000FFFFFFFFFFFFFEAAAAAAAAAAAAA555555555555540000000000003FFFFFFFFFFFFFAAAAAAAAAAAAA55555555555550000000000000FFFFFFFFFFFFFEAAAAAAAAAAAA55555555555550000000000000FFFFFFFFFFFFFAAAAAAAAAAAA95555555555554000000000000FFFFFFFFFFFFEAAAAAAAAAAAA95555555555550000000000003FFFFFFFFFFFFAAAAAAAAAAAA5555555555554000000000000FFFFFFFFFFFFAAAAAAAAAA;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init2 = 2048'hAA9555555555554000000000000FFFFFFFFFFFFAAAAAAAAAAAA5555555555550000000000003FFFFFFFFFFFEAAAAAAAAAAA955555555555000000000000FFFFFFFFFFFFAAAAAAAAAAAA555555555554000000000003FFFFFFFFFFFAAAAAAAAAAAA55555555555400000000000FFFFFFFFFFFFAAAAAAAAAAA955555555555000000000003FFFFFFFFFFFAAAAAAAAAAA955555555555000000000003FFFFFFFFFFFAAAAAAAAAAA95555555555400000000000FFFFFFFFFFFEAAAAAAAAAA95555555555500000000000FFFFFFFFFFFEAAAAAAAAAA95555555555400000000000FFFFFFFFFFFAAAAAAAAAAA55555555555400000000003FFFFFFFFFFEAAAAAAAAAA9;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init1 = 2048'h5555555555400000000003FFFFFFFFFFEAAAAAAAAAA95555555555400000000003FFFFFFFFFFAAAAAAAAAAA5555555555500000000000FFFFFFFFFFEAAAAAAAAAA9555555555540000000000FFFFFFFFFFFAAAAAAAAAA9555555555540000000000FFFFFFFFFFFAAAAAAAAAA9555555555500000000000FFFFFFFFFFEAAAAAAAAAA5555555555500000000003FFFFFFFFFFAAAAAAAAAA9555555555500000000000FFFFFFFFFFEAAAAAAAAAA555555555540000000000FFFFFFFFFFEAAAAAAAAAA555555555540000000000FFFFFFFFFFEAAAAAAAAAA555555555540000000000FFFFFFFFFFAAAAAAAAAA9555555555500000000003FFFFFFFFFFAAAAAAAAAA9;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init0 = 2048'h55555555540000000000FFFFFFFFFFEAAAAAAAAA9555555555500000000003FFFFFFFFFFAAAAAAAAAA555555555540000000003FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFAAAAAAAAAA955555555550000000000FFFFFFFFFFEAAAAAAAAA955555555550000000000FFFFFFFFFFEAAAAAAAAA955555555550000000000FFFFFFFFFFEAAAAAAAAA955555555540000000000FFFFFFFFFFAAAAAAAAAA955555555540000000000FFFFFFFFFFAAAAAAAAAA555555555540000000003FFFFFFFFFFAAAAAAAAAA555555555500000000003FFFFFFFFFEAAAAAAAAAA55555555550000000000FFFFFFFFFFEAAAAAAAAA955555555540000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~2 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~2 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[6] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[6] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [5]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~3 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N1
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[5] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[5] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y2_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .init_file = "fsk_nco_ii_0_sin.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFEAAA55540003FFFAAA95550003FFFAAA95554000FFFEAAA5554000FFFEAAA5554000FFFEAAA5554000FFFEAAA5554000FFFEAAA5554000FFFAAA95550003FFFAAA95550003FFEAAA5554000FFFEAA95550003FFFAAA9554000FFFEAAA5550003FFFAAA9554000FFFEAA95550003FFEAAA5554003FFFAAA5554000FFFAAA9554000FFFEAA9555000FFFEAA9555000FFFEAA95550003FFEAA9555000FFFEAA9555000FFFEAA9555000FFFAAA9554000FFFAAA5554003FFFAAA5550003FFEAA9555000FFFAAA9554003FFFAAA5550003FFEAA9554000FFFAAA5550003FFEAA9554000FFFAAA555000FFFEAA9554003FFEAAA555000FFFAAA555000FFFEAA9554;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init2 = 2048'h003FFEAA9554003FFFAAA555000FFFAAA555000FFFAAA555000FFFAAA555000FFFEAA9554003FFEAA9554003FFEAA9554003FFEAA555000FFFAAA555000FFFAAA555000FFFAAA555000FFFAA9554003FFEAA9554003FFEAA955000FFFAAA555000FFFAA9554003FFEAA955400FFFAAA555000FFFAA9554003FFEAA955000FFFAAA554003FFEAA955000FFFAAA554003FFEAA955000FFFAAA554003FFEAA555000FFFAA9554003FFAAA555003FFEAA955000FFFAA9554003FFAAA555003FFEAA955000FFEAA955400FFFAAA554003FFAAA555003FFEAA555003FFEAA955000FFEAA955400FFFAA955400FFFAA9554003FFAAA554003FFAAA554003FFAAA554003;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFAAA554003FFAAA554003FFAAA554003FFAAA554003FFAAA554003FFAAA554003FFAA955400FFFAA955400FFFAA955000FFEAA955000FFEAA555003FFEAA554003FFAAA554003FFAA955400FFEAA955000FFEAA555003FFEAA554003FFAA955400FFEAA955000FFEAA555003FFAAA55400FFFAA955000FFEAA555003FFAAA55400FFFAA955000FFEAA555003FFAA955400FFEAA955003FFEAA55400FFFAA955000FFEAA554003FFAA955000FFEAA555003FFAA955400FFEAA555003FFAA955400FFEAA555003FFAA955400FFEAA555003FFAA955400FFEAA554003FFAA955000FFEAA55400FFFAA955003FFAAA55400FFEAA955003FFAA955400FFEAA554003;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFAA955003FFAAA55400FFEAA555003FFAA955003FFEAA55400FFEAA955003FFAA955000FFEAA55400FFEAA955003FFAA955003FFEAA55400FFEAA555003FFAA955003FFAAA55400FFEAA55400FFFAA955003FFAA955000FFEAA55400FFEAA555003FFAA955003FFAA955400FFEAA55400FFEAA555003FFAA955003FFAA955400FFEAA55400FFEAA554003FFAA955003FFAA955003FFEAA55400FFEAA55400FFEAA955003FFAA955003FFAA955400FFEAA55400FFEAA55400FFFAA955003FFAA955003FFAA955400FFEAA55400FFEAA55400FFFAA955003FFAA955003FFAA955000FFEAA55400FFEAA55400FFEAA955003FFAA955003FFAA955003FFEAA55400;
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~4 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N3
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[4] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[4] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~5 (
	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~5 .lut_mask = 16'hCC00;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N3
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[3] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[3] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y1_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .init_file = "fsk_nco_ii_0_sin.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init3 = 2048'hF943E90FA53E943A50F943E50FA43E94FA53E943A50E943A50F943E50F943E50F943E90FA43E90FA43E90F943E50F943E50F943E50E943A50E94FA53E94FA43E90F943E50E943A53E94FA43E50F943A53E94FA43E50F943A53E90FA43E50E94FA43E50E943A53E90F943A53E90F943A53E90F943A53E90E94FA43E50E94FA43E53E90F943A53E50E94FA43A53E90F94FA43E53E90F943A43E53E90F94FA43E53E90E94FA43A53E50E90F94FA43A53E50E90F94FA43A53E50E90F94FA43A43E53E90E90F94FA43A43E53E90E90F94F943A43A53E53E90E90E94F94FA43A43A53E53E50E90E90F94F94FA43A43A43E53E53E50E90E90E90F94F94F94FA43A43A43;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init2 = 2048'hA43E53E53E53E53E50E90E90E90E90E90E94F94F94F94F94F94F94F94F94F94FA43A43A43A43A43A43A43A43A43A43A43A43A4394F94F94F94F94F94F94F94F94F94F90E90E90E90E90E90E93E53E53E53E53E43A43A43A43A4F94F94F94F90E90E90E93E53E53E53A43A43A4F94F94F90E90E90E53E53E43A43A4394F94F90E90E93E53E43A43A4F94F94E90E93E53E43A43A4F94F90E90E53E53A43A4F94F90E90E53E43A4394F94E90E53E53A43A4F94E90E93E53A4394F94E90E53E43A4394F90E93E53A4394F90E90E53E43A4F94E90E53E43A4F94E93E53A4394F90E93E53A4394E90E53E43A4F90E93E53A4394E90E53E4394F90E53E43A4F90E93E43;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init1 = 2048'hA4F90E93E53A4F94E93E53A4F90E93E43A4F90E93E43A4F90E53E4394E90E53A4394E93E53A4F90E53E4394E90E53A4F90E93E4394E90E53A4F90E93E4394E93E53A4F90E53A4394E93E4394E93E53A4F90E53A4F90E53E4394E93E4394E93E4394E93E43A4F90E53A4F90E53A4F90E53A4F90E53A4F90E53A4F90E53A4F90E53A4F90E53A4F90E53A4F90E4394E93E4394E93E4394E93E4390E53A4F90E53A4F90E5394E93E4394E93E4F90E53A4F90E5394E93E4394E93A4F90E53A4E93E4394E93A4F90E53A4E93E4394E93A4F90E5394E93E4390E53A4F93E4394E93A4F90E4394E93E4F90E5394E93E4F90E53A4E93E4390E53A4E93E4390E53A4E93E43;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init0 = 2048'h90E5394E93E4F90E5394E93E4F90E4394E93A4F93E4394E53A4E93E4390E5394E93E4F90E4394E53A4F93E4390E5394E93A4F93E4394E53A4E93E4F90E4394E53A4E93E4F90E4394E53A4E93E4F90E4394E53A4E93E4F90E4394E53A4E93E4F90E4394E5394E93A4F93E4390E5394E93A4E93E4F90E4394E5394E93A4F93E4390E4394E53A4E93E4F93E4390E5394E53A4E93E4F93E4390E5394E53A4E93E4F93E4390E5394E53A4E93A4F93E4390E4394E5394E93A4F93E4F90E4390E5394E53A4E93E4F93E4390E4394E5394E93A4E93E4F90E4390E5394E53A4E93A4F93E4F90E4390E5394E53A4E93A4F93E4390E4394E5394E93A4E93E4F93E4390E4394;
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~6 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N25
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[2] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[2] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [1]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~7 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N31
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[1] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[1] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .init_file = "fsk_nco_ii_0_sin.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init3 = 2048'h4511114444511104444111144445111044451110444BBBBEEEEBBBAEEEFBBBEEEFBBBAEEEBBBAEEEBBBAEEFBBBEEEFBBBEEEBBBAEEFBBBEEEBBBEEEBBBAEEFBBAEEFBBAEEFBBAEEFBBAEEFBBEEEBBBEEFBB8445114441104451144411044111445114451104411044110441104411044110441104411045114451144510441104511445104411445104411445104411445BAEFBBEEBBAEFBAEFBBEEBBEEBBAEFBAEFBAEEBBEEBBEEBBEEBBEEBBEEBBEEBBEEBBEEBBEEBBEEBBEEBBEEBAEFBAEFBAEFBEEBBEEBBEFBAEFBAEBBEEBAEFBAEBBEEBAEF104114510411441045144104514410451441045144104114510410451441041145144104114514410411451;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init2 = 2048'h45104104114514514410410411451451451041041041045145145145147BEFBEEBAEBAEBAEBAEBAEBAEBAEBAEBAEBAEBAEBAEBAFBEFBEFBEFBEFBEFBEFAEBAEBAEBAEBEFBEFBEFBEBAEBAEBAFBEFBEFAEBAEBAFBEFBEFAEBAEBEFBEFAEBAEBEFBEBAEBAFBEFAEBAEBEFBEBAEBE514104145141041451410514504105141041450410514105145041450410514105141051450414504145041450414504145041450414505141051410514145041450414105141050414505141050414505141050414105141450FBEBEFAEBEBAFAEBEBAFAEBEBAFAEBEBAFAFBEBEFAFBEBEFAFAEBEBAFAFBEBEFAFAEBEBEFAFBEBEBAFAFBEBEBAFAFBEBEBEFAFAEBEBEFAFAFB;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init1 = 2048'hEBEBEFAFAEBEBEBAFAFAEBEBEBEFAFAFBEBEBEBAFAFAEBEBEBEFAFAFAFBEBEBEBAFAFAFAEBEBEBEBEFAFAFAFAEBEBEBEBC505050505141414141410505050505141414141414105050505050505041414141414141414105050505050505050505050505141414141414141414141414141414141414141414141414141414141414141414141414141414050505050505050505050505050541414141414141414140505050505050505414141414141405050505050501416BEBEBEBFAFAFAFAFAFEBEBEBEBEBFAFAFAFAFABEBEBEBEAFAFAFAFABEBEBEBEAFAFAFAFABEBEBEBFAFAFAFABEBEBEBFAFAFAFEBEBEBEAFAFAFABEBEBEAFAFAFABEBEBEAFAFAFA;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init0 = 2048'hBEBEBFAFAFAFEBEBEAFAFAFABEBEBFAFAFABEBEBFAFAFABEBEBFAFAFABEBEBFAFAFABEBEAFAFAFEBEBEAFAFABEBEBFAFAFEBEBFAFAFABEBEAFAFABEBEBFAFAFEBEBFAFAFEBEBFAFAFEBEBFAFAFEBEBFAFAFEBEBFAFAFEBEBFAFAFEBEAFAFABEBEAFAFABEBFAFAFEBEBFAFABEBEAFAFABEBFAFAFEBEAFAFABEBFAFAFEBEAFAFABEBFAFAFEBEAFAFABEBFAFABEBEAFAFEBEBFAFABEBFAFAFEBEAFAFEBEAFAFABEBFAFABEBEAFAFEBEAFAFEBEAFAFABEBFAFABEBFAFABEBEAFAFEBEAFAFEBEAFAFEBEBFAFABEBFAFABEBFAFABEBFAFABEBFAFAFEBEAFAFEBEAFAFEBEAFAFEBEAFAFEBEAFAFEBEAFAFEBEAFAFEBEBFAFABEBFAFABEBFAFABEBFAFABEBFAFABEBFAFA;
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~8 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~8 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N19
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[0] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[0] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~7 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [1]),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~7_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~7 .lut_mask = 16'h0011;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~9 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~7_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~9_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~9 .lut_mask = 16'h00CF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~11 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~9_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~11_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~11 .lut_mask = 16'h0003;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~13 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~11_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~13_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~13 .lut_mask = 16'h00AF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~15 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~13_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~15_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~15 .lut_mask = 16'h0003;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~17 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~15_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~17_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~17 .lut_mask = 16'h00CF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~19 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~17_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~19_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~19 .lut_mask = 16'h0003;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~20 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~19_cout ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~20_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~21 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~20 .lut_mask = 16'hA5AF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N19
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~0 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~0 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N9
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .init_file = "fsk_nco_ii_0_cos.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init3 = 2048'hAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000001555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000015555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000005555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001555555555555555555555555555555555556AAAAAAAAAAAAAAA;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000005555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000055555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555556AAAAAAAAAAAAA;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init0 = 2048'h555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~1 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~1 .lut_mask = 16'hAA00;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N1
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[7] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[7] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~2 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~2 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N31
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[6] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[6] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .init_file = "fsk_nco_ii_0_cos.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init3 = 2048'hAAAAAAAFFFFFFF000000015555556AAAAAAAFFFFFFF000000015555555AAAAAAAFFFFFFFC000000055555556AAAAAAAFFFFFFFC000000055555556AAAAAAAFFFFFFFC000000015555555AAAAAAABFFFFFFFC000000055555556AAAAAAABFFFFFFFC000000055555555AAAAAAAAFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555555AAAAAAAAFFFFFFFF00000000555555556AAAAAAABFFFFFFFF00000000555555556AAAAAAAAFFFFFFFFC00000000555555556AAAAAAAAFFFFFFFFC00000000555555556AAAAAAAABFFFFFFFF000000000555555556AAAAAAAABFFFFFFFFC00000000155555555AAAAAAAAAFFFFFFFFFC000000001555555;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init2 = 2048'h556AAAAAAAAAFFFFFFFFF0000000001555555556AAAAAAAAAFFFFFFFFFC0000000005555555556AAAAAAAAABFFFFFFFFF00000000015555555556AAAAAAAAABFFFFFFFFFC00000000015555555556AAAAAAAAABFFFFFFFFFC000000000055555555556AAAAAAAAABFFFFFFFFFF0000000000055555555556AAAAAAAAAAFFFFFFFFFFF0000000000055555555555AAAAAAAAAAAFFFFFFFFFFF00000000000155555555556AAAAAAAAAAAFFFFFFFFFFFC00000000000155555555555AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAABFFFFFFFFFFFF00000000000005555555555556AAAAAAAAAAAABFFFFFFFFFFFFC0000000000000;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init1 = 2048'h5555555555555AAAAAAAAAAAAABFFFFFFFFFFFFFC0000000000000155555555555556AAAAAAAAAAAAAAFFFFFFFFFFFFFFC00000000000000555555555555555AAAAAAAAAAAAAAABFFFFFFFFFFFFFFF00000000000000015555555555555556AAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFC0000000000000000155555555555555555AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFF00000000000000000015555555555555555555AAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFC000000000000000000001555555555555555555555AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000055555555555555555555555556AAA;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000055555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~3 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [5]),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~3 .lut_mask = 16'hC0C0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N17
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[5] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[5] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~4 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~4_combout ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N3
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .init_file = "fsk_nco_ii_0_cos.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init3 = 2048'h015AAFF0156AFF0056ABFC055ABFC015AAFF0156ABF0055ABFC015AAFF0156ABF0055AAFC0156AFF0055ABFC015AAFF0056ABFC015AAFF0056ABFC0156AFF0055AAFC0156ABFC055AAFF0056ABFC0156ABFC055AAFF0055AAFC0156ABFC0156ABFC055AAFF0055AAFF0055AAFF0055AAFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156AAFF0055AAFF0055AAFF0055AAFF00156ABFC0156ABFC0155AAFF0055AAFF00156ABFC0155AAFF0055AABFC0156ABFF0055AAFFC0156ABFF0055AABFC0156AAFF00556ABFC0055AAFFC0156AAFF00556ABFF0055AABFC0055AAFFC0155AAFFC0155AAFFC0156AAFF00156AAFF00155AAFFC0155AAFFC0155AA;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init2 = 2048'hBFC0055AABFF00556ABFF00156AAFFC0155AABFC00556AAFF00155AAFFC00556ABFF00155AABFC00556AAFFC0155AABFF00155AABFC00556AAFFC00556AAFFC00556AAFFC00556AAFFC00556AAFFC00556AAFFC00556AAFFC00155AABFF00155AABFFC00556AAFFC00155AABFF000556AAFFF00155AAAFFC00555AABFF000556AAFFF001556AAFFF001556AAFFF001556AAFFF001556AAFFF000556AABFFC00555AAAFFC001556AAFFF000555AABFFC001556AABFFC00555AAAFFF000555AAAFFF000555AAAFFF000555AAAFFF000555AAAFFFC001556AABFFC001555AAAFFF0001556AABFFF000555AAABFFC001555AAAFFFC001555AAAFFFC000555AAABFFF;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init1 = 2048'h0005556AAAFFF0001555AAABFFC0005556AAAFFFC0005556AAAFFFC0005556AAAFFFC0005556AAAFFFF0001555AAABFFFC0005556AAABFFF00005556AAABFFF00005556AAABFFFC0005555AAAAFFFF00015556AAABFFFC00015556AAABFFFC00015555AAAAFFFF000055556AAABFFFC00005555AAAABFFFC000055556AAABFFFF000015555AAAABFFFF000015555AAAABFFFF0000155556AAAAFFFFC000015555AAAAAFFFFF0000155556AAAABFFFFC0000155556AAAABFFFFC0000055555AAAAABFFFFC00000555556AAAABFFFFF000001555556AAAAAFFFFFC00000155555AAAAAAFFFFFF000001555555AAAAAAFFFFFF0000005555556AAAAAAFFFFFFC000;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init0 = 2048'h0005555556AAAAAAFFFFFFF00000005555555AAAAAAAFFFFFFF000000015555555AAAAAAABFFFFFFF0000000055555555AAAAAAAAFFFFFFFF000000001555555556AAAAAAAAFFFFFFFFF0000000001555555555AAAAAAAAAAFFFFFFFFFF000000000015555555555AAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFFFFFFFFFFF0000000000000005555555555555555AAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFC000000000000000000000155555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~5 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~5 .lut_mask = 16'hAA00;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[3] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[3] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~6 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N3
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[2] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[2] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .init_file = "fsk_nco_ii_0_cos.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init3 = 2048'h6C71B1B6C6C71B1B2C6C6DB1B186C6C71B1B2C6C6CB1B1B2C6C6CB1B1B1C6C6C61B1B1B6C6C6C71B1B1B6C6C6C61B1B1B1C6C6C6C71B1B1B186C6C6C6CB1B1B1B1B6C6C6C6C6CB1B1B1B1B186C6C6C6C6C6CB1B1B1B1B1B1B1C6C6C6C6C6C6C6C6C61B1B1B1B1B1B1B1B1B1B1B1B1B1B2C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6F1B1B1B1B1B1B1B1B1B1B1B1B1B1BC6C6C6C6C6C6C6C6C5B1B1B1B1B1B1B06C6C6C6C6C6B1B1B1B1B1BC6C6C6C6C5B1B1B1B16C6C6C6C5B1B1B1BC6C6C6C5B1B1B1AC6C6C6B1B1B1AC6C6C5B1B1B06C6C6F1B1B16C6C6F1B1B06C6C5B1B1AC6C6F1B1BC6C6C1B1B06C6C1B1B06C6F1B1BC6C6B1B16C6C1B1B;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init2 = 2048'hC6C6B1B06C6F1B16C6C1B1AC6C1B1AC6C1B1AC6C1B1AC6F1B16C6B1B06C5B1BC6C1B16C6B1BC6C1B16C6B1BC6C1B16C5B1AC6B1BC6C1B06C5B16C5B1AC6B1AC6B1AC6F1BC6F1BC6F1BC6F1BC6B1AC6B1AC6B16C5B16C1B06C1BC6F1AC6B16C5B06C1BC6B1AC5B06C1BC6B16C5B06F1AC5B06F1AC5B06F1AC5B06F1AC5B06F1AC5B06B16C1BC6B06F1AC1BC6B16F1AC1BC6B06F16C1BC5B06B16F1AC1AC5BC6B06F16F1AC1AC5BC5B06B06F16F16C1AC1AC1BC5BC5BC5B06B06B06B06B06F16F16F16F16F16F16F16F16F16F06B06B06B06B06BC5BC5BC5AC1AC1AC16F16F06B06BC5BC5AC1AF16F16B06BC5BC1AC16F06B05BC1AC16F06B05BC1AF16B05BC1AF;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init1 = 2048'h16B05BC1AF16B05BC1AF06BC5AC16B05BC16F06BC1AF06BC1AF06BC1AF06BC1AF06BC16F05BC16B05AF16BC1AF05AC16BC1AF05AC16BC16F05AF06BC16BC1AF05AF05BC16BC16BC16F05AF05AF05AF05AC16BC16BC16BC16BC16BC16BC16BC16BC16AF05AF05AF05AF05AFC16BC16BC15AF05AF056BC16BC05AF05AFC16BC05AF056BC16AF05AFC16BF05AFC16AF05ABC16AF056BC05AFC16AF056BC05AFC15AF016AF056BF056BC05ABC05ABC05ABC15AFC05ABC05ABC05ABC056BF056AF016AFC15ABC056BF016AFC15ABC056AF015ABC056AFC15ABF016AFC056AFC15ABF015ABF015ABF015AFC056AFF015ABF015ABF015ABF0056AFC056ABF015ABFC056;
defparam \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init0 = 2048'hAFF015AAFC055ABF0056AFF0156AFF0156AFF0156AFF0156ABF0056ABFC055AAFF0156ABFC055AAFF0055AAFF0055AAFF0055AAFF0055AAFF00156ABFC0055AAFFC0156AAFF00156AAFF00155AAFFC0055AABFF00155AABFF00555AABFF00155AABFFC00556AABFF000556AABFF000555AAAFFF000555AAAFFF000555AAABFFC000555AAABFFF0001555AAABFFF00015556AAAFFFF00005555AAAAFFFF000015555AAAAFFFFF0000155556AAAAFFFFFC0000155555AAAAABFFFFFC000001555555AAAAAAAFFFFFFF0000000055555555AAAAAAAAABFFFFFFFFFC00000000000155555555555555AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~7 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N31
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[1] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[1] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~8 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~8 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[0] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[0] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~7 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [1]),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~7_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~7 .lut_mask = 16'h0011;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~9 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~7_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~9_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~9 .lut_mask = 16'h00CF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~11 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~9_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~11_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~11 .lut_mask = 16'h0003;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~13 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~11_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~13_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~13 .lut_mask = 16'h00AF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~15 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~13_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~15_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~15 .lut_mask = 16'h0005;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~17 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~15_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~17_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~17 .lut_mask = 16'h00CF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~19 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~17_cout ),
	.combout(),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~19_cout ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~19 .lut_mask = 16'h0003;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~20 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~19_cout ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~20_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~21 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~20 .lut_mask = 16'hC3CF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~0 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~0 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~0 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~0 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~11 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [17]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~11_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~11 .lut_mask = 16'hAA00;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N3
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][0] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][0] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~8 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][0]~q ),
	.datac(gnd),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~8_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~8 .lut_mask = 16'hCC00;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N27
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][0] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][0] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][0]~q ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~5_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~5 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N15
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][0] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][0] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][0]~q ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~2 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N31
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][0] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][0] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][0]~q ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~2 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[0] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[0] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~83 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~82 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~83_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~84 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~83 .lut_mask = 16'h5A5F;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N27
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~83_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~51 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~50 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~51_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~52 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~51 .lut_mask = 16'h698E;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y3_N17
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~14 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [18]),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~14_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~14 .lut_mask = 16'hC0C0;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y3_N27
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[18] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[18] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~10 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [18]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~10_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~10 .lut_mask = 16'hAA00;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N21
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][1] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][1] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~7 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][1]~q ),
	.datac(gnd),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~7_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~7 .lut_mask = 16'hCC00;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N9
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][1] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][1] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][1]~q ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~4_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~4 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][1] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][1] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~1 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][1]~q ),
	.datac(gnd),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~1 .lut_mask = 16'hCC00;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N5
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][1] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][1] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][1]~q ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~1 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[1] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[1] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0 (
	.dataa(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [1]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0 .lut_mask = 16'h55AA;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~85 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.cin(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~84 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~85 .lut_mask = 16'hF00F;
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y3_N29
dffeas \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~85_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19]~53 (
	.dataa(\FskMod_inst|u0|nco_ii_0|ux001|dxxrv [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.cin(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~52 ),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19]~53_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19]~53 .lut_mask = 16'hA55A;
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y3_N19
dffeas \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~13 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~13_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~13 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N15
dffeas \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[19] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[19] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~9 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux002|dxxpdo [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~9_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~9 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N9
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][2] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][2] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~6 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~6_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~6 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N27
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][2] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][2] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~3 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~3_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~3 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N23
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][2] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][2] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~0 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~0 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N5
dffeas \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][2] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][2] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~0 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~0 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N21
dffeas \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[2] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[2] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o~1 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d [8]),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d [8]),
	.datac(\FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datad(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [2]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~1 .lut_mask = 16'hF0AC;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o~2 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [8]),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [8]),
	.datac(\FskMod_inst|u0|nco_ii_0|rot|sin_o~1_combout ),
	.datad(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [2]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~2 .lut_mask = 16'hCAF0;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N21
dffeas \FskMod_inst|u0|nco_ii_0|rot|sin_o[8] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|rot|sin_o~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|rot|sin_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[8] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux122|data_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|rot|sin_o [8]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux122|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~0 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .init_file = "fsk_nco_ii_0_sin.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAA;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000015555555555555555555555555555555555555555555555555555555555555555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [9]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~9 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~22 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~21 ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~22_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~23 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~22 .lut_mask = 16'h5A05;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N21
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [9]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~1 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o~3 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [9]),
	.datab(\FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d [9]),
	.datad(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [2]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~3 .lut_mask = 16'hEE30;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~9 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~9 .lut_mask = 16'hAA00;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N23
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [9]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~1 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~22 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~21 ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~22_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~23 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~22 .lut_mask = 16'h5A05;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N21
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o~4 (
	.dataa(\FskMod_inst|u0|nco_ii_0|rot|sin_o~3_combout ),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d [9]),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [9]),
	.datad(\FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0_combout ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o~4_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~4 .lut_mask = 16'hE4AA;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N29
dffeas \FskMod_inst|u0|nco_ii_0|rot|sin_o[9] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|rot|sin_o~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|rot|sin_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[9] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux122|data_out~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|rot|sin_o [9]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux122|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~1 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .init_file = "fsk_nco_ii_0_sin.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [10]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~10 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N23
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~24 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~23 ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~24_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~25 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~24 .lut_mask = 16'hC3CF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [10]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~10 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N9
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~24 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~23 ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~24_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~25 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~24 .lut_mask = 16'hA5AF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [10]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~2 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [10]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~2 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o~5 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d [10]),
	.datab(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [2]),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d [10]),
	.datad(\FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0_combout ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o~5_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~5 .lut_mask = 16'hFC22;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o~6 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [10]),
	.datab(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [2]),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [10]),
	.datad(\FskMod_inst|u0|nco_ii_0|rot|sin_o~5_combout ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o~6_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~6 .lut_mask = 16'hF388;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \FskMod_inst|u0|nco_ii_0|rot|sin_o[10] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|rot|sin_o~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|rot|sin_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[10] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux122|data_out~2 (
	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(\FskMod_inst|u0|nco_ii_0|rot|sin_o [10]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux122|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~2 .lut_mask = 16'hCC00;
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .init_file = "fsk_nco_ii_0_sin.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [11]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~11 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N15
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~26 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~25 ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~26_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~27 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~26 .lut_mask = 16'h5A05;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N25
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [11]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~3 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N27
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [11]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~11 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~3 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [11]),
	.datac(gnd),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~3 .lut_mask = 16'hCC00;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~26 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~25 ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~26_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~27 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~26 .lut_mask = 16'h5A05;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o~7 (
	.dataa(\FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d [11]),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [11]),
	.datad(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [2]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o~7_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~7 .lut_mask = 16'hFA44;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o~8 (
	.dataa(\FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [11]),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d [11]),
	.datad(\FskMod_inst|u0|nco_ii_0|rot|sin_o~7_combout ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o~8_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~8 .lut_mask = 16'hDDA0;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \FskMod_inst|u0|nco_ii_0|rot|sin_o[11] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|rot|sin_o~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|rot|sin_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[11] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux122|data_out~3 (
	.dataa(\FskMod_inst|u0|nco_ii_0|rot|sin_o [11]),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux122|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~3 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\FskMod_inst|u0|nco_ii_0|ux007|rom_add [11],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [10],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [9],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [8],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [7],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [6],
\FskMod_inst|u0|nco_ii_0|ux007|rom_add [5],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [4],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [3],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [2],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [1],\FskMod_inst|u0|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .init_file = "fsk_nco_ii_0_sin.hex";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .logical_ram_name = "FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ALTSYNCRAM";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 13;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~12 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~28 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~27 ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~28_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~29 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~28 .lut_mask = 16'hA5AF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N27
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~12 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~12 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~28 (
	.dataa(gnd),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~27 ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~28_combout ),
	.cout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~29 ));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~28 .lut_mask = 16'hC3CF;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N27
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~4 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|sin_reg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~4 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~4 (
	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|cos_reg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~4 .lut_mask = 16'hA0A0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o~9 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d [12]),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d [12]),
	.datac(\FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datad(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [2]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o~9_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~9 .lut_mask = 16'hF0CA;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|sin_o~10 (
	.dataa(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [12]),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [12]),
	.datac(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [2]),
	.datad(\FskMod_inst|u0|nco_ii_0|rot|sin_o~9_combout ),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|sin_o~10_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~10 .lut_mask = 16'hAFC0;
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \FskMod_inst|u0|nco_ii_0|rot|sin_o[12] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|rot|sin_o~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|rot|sin_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[12] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux122|data_out~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|rot|sin_o [12]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux122|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~4 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13]~30 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~29 ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13]~30 .lut_mask = 16'hF0F0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N28
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13]~30 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~29 ),
	.combout(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13]~30 .lut_mask = 16'hF0F0;
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|rot|Mux0~0 (
	.dataa(\FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datab(\FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c [13]),
	.datac(\FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c [13]),
	.datad(\FskMod_inst|u0|nco_ii_0|tdl|seg_rot [2]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|rot|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|Mux0~0 .lut_mask = 16'hD800;
defparam \FskMod_inst|u0|nco_ii_0|rot|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N21
dffeas \FskMod_inst|u0|nco_ii_0|rot|sin_o[13] (
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\FskMod_inst|u0|nco_ii_0|rot|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FskMod_inst|u0|nco_ii_0|rot|sin_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[13] .is_wysiwyg = "true";
defparam \FskMod_inst|u0|nco_ii_0|rot|sin_o[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \FskMod_inst|u0|nco_ii_0|ux122|data_out~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\FskMod_inst|u0|nco_ii_0|rot|sin_o [13]),
	.cin(gnd),
	.combout(\FskMod_inst|u0|nco_ii_0|ux122|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~5 .lut_mask = 16'hF000;
defparam \FskMod_inst|u0|nco_ii_0|ux122|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y4_N0
cycloneive_mac_mult \mult_inst|lpm_mult_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ,\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ,\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ,\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ,
\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ,\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ,\add_inst|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ,!\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [1],
\source_data_inst|sin_inst|altsyncram_component|auto_generated|q_a [0]}),
	.datab({\FskMod_inst|u0|nco_ii_0|ux122|data_out~5_combout ,\FskMod_inst|u0|nco_ii_0|ux122|data_out~4_combout ,\FskMod_inst|u0|nco_ii_0|ux122|data_out~3_combout ,\FskMod_inst|u0|nco_ii_0|ux122|data_out~2_combout ,\FskMod_inst|u0|nco_ii_0|ux122|data_out~1_combout ,
\FskMod_inst|u0|nco_ii_0|ux122|data_out~0_combout ,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mult_inst|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \mult_inst|lpm_mult_component|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \mult_inst|lpm_mult_component|auto_generated|mac_mult1 .dataa_width = 9;
defparam \mult_inst|lpm_mult_component|auto_generated|mac_mult1 .datab_clock = "0";
defparam \mult_inst|lpm_mult_component|auto_generated|mac_mult1 .datab_width = 9;
defparam \mult_inst|lpm_mult_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \mult_inst|lpm_mult_component|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y4_N2
cycloneive_mac_out \mult_inst|lpm_mult_component|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12 ,
\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9 ,
\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5 ,
\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1 ,
\mult_inst|lpm_mult_component|auto_generated|mac_mult1~dataout ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~2 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~1 ,\mult_inst|lpm_mult_component|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\mult_inst|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \mult_inst|lpm_mult_component|auto_generated|mac_out2 .dataa_width = 18;
defparam \mult_inst|lpm_mult_component|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = \mult_inst|lpm_mult_component|auto_generated|result [0] $ (VCC)
// \Add1~1  = CARRY(\mult_inst|lpm_mult_component|auto_generated|result [0])

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h55AA;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~0_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [0])))

	.dataa(\Add1~0_combout ),
	.datab(\mult_inst|lpm_mult_component|auto_generated|result [0]),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hACAC;
defparam \Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneive_lcell_comb \Add1~3 (
// Equation(s):
// \Add1~3_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [1] & (\Add1~1  & VCC)) # (!\mult_inst|lpm_mult_component|auto_generated|result [1] & (!\Add1~1 ))
// \Add1~4  = CARRY((!\mult_inst|lpm_mult_component|auto_generated|result [1] & !\Add1~1 ))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~3_combout ),
	.cout(\Add1~4 ));
// synopsys translate_off
defparam \Add1~3 .lut_mask = 16'hA505;
defparam \Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cycloneive_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~3_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [1])))

	.dataa(\Add1~3_combout ),
	.datab(gnd),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datad(\mult_inst|lpm_mult_component|auto_generated|result [1]),
	.cin(gnd),
	.combout(\Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~5 .lut_mask = 16'hAFA0;
defparam \Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [2] & ((GND) # (!\Add1~4 ))) # (!\mult_inst|lpm_mult_component|auto_generated|result [2] & (\Add1~4  $ (GND)))
// \Add1~7  = CARRY((\mult_inst|lpm_mult_component|auto_generated|result [2]) # (!\Add1~4 ))

	.dataa(gnd),
	.datab(\mult_inst|lpm_mult_component|auto_generated|result [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~4 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3CCF;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~6_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [2])))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datab(gnd),
	.datac(\Add1~6_combout ),
	.datad(\mult_inst|lpm_mult_component|auto_generated|result [2]),
	.cin(gnd),
	.combout(\Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hF5A0;
defparam \Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cycloneive_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [3] & (\Add1~7  & VCC)) # (!\mult_inst|lpm_mult_component|auto_generated|result [3] & (!\Add1~7 ))
// \Add1~10  = CARRY((!\mult_inst|lpm_mult_component|auto_generated|result [3] & !\Add1~7 ))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~9_combout ),
	.cout(\Add1~10 ));
// synopsys translate_off
defparam \Add1~9 .lut_mask = 16'hA505;
defparam \Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
cycloneive_lcell_comb \Add1~11 (
// Equation(s):
// \Add1~11_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\Add1~9_combout ))) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & (\mult_inst|lpm_mult_component|auto_generated|result [3]))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [3]),
	.datab(\Add1~9_combout ),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~11 .lut_mask = 16'hCACA;
defparam \Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [4] & ((GND) # (!\Add1~10 ))) # (!\mult_inst|lpm_mult_component|auto_generated|result [4] & (\Add1~10  $ (GND)))
// \Add1~13  = CARRY((\mult_inst|lpm_mult_component|auto_generated|result [4]) # (!\Add1~10 ))

	.dataa(gnd),
	.datab(\mult_inst|lpm_mult_component|auto_generated|result [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~10 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h3CCF;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\Add1~12_combout ))) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & (\mult_inst|lpm_mult_component|auto_generated|result [4]))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [4]),
	.datab(\Add1~12_combout ),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hCACA;
defparam \Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cycloneive_lcell_comb \Add1~15 (
// Equation(s):
// \Add1~15_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [5] & (\Add1~13  & VCC)) # (!\mult_inst|lpm_mult_component|auto_generated|result [5] & (!\Add1~13 ))
// \Add1~16  = CARRY((!\mult_inst|lpm_mult_component|auto_generated|result [5] & !\Add1~13 ))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~15_combout ),
	.cout(\Add1~16 ));
// synopsys translate_off
defparam \Add1~15 .lut_mask = 16'hA505;
defparam \Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
cycloneive_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~15_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [5])))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datab(gnd),
	.datac(\Add1~15_combout ),
	.datad(\mult_inst|lpm_mult_component|auto_generated|result [5]),
	.cin(gnd),
	.combout(\Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~17 .lut_mask = 16'hF5A0;
defparam \Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [6] & ((GND) # (!\Add1~16 ))) # (!\mult_inst|lpm_mult_component|auto_generated|result [6] & (\Add1~16  $ (GND)))
// \Add1~19  = CARRY((\mult_inst|lpm_mult_component|auto_generated|result [6]) # (!\Add1~16 ))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~16 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h5AAF;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~18_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [6])))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datab(\Add1~18_combout ),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hD8D8;
defparam \Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneive_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [7] & (\Add1~19  & VCC)) # (!\mult_inst|lpm_mult_component|auto_generated|result [7] & (!\Add1~19 ))
// \Add1~22  = CARRY((!\mult_inst|lpm_mult_component|auto_generated|result [7] & !\Add1~19 ))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~21_combout ),
	.cout(\Add1~22 ));
// synopsys translate_off
defparam \Add1~21 .lut_mask = 16'hA505;
defparam \Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneive_lcell_comb \Add1~23 (
// Equation(s):
// \Add1~23_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~21_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [7])))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datab(\Add1~21_combout ),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~23 .lut_mask = 16'hD8D8;
defparam \Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [8] & ((GND) # (!\Add1~22 ))) # (!\mult_inst|lpm_mult_component|auto_generated|result [8] & (\Add1~22  $ (GND)))
// \Add1~25  = CARRY((\mult_inst|lpm_mult_component|auto_generated|result [8]) # (!\Add1~22 ))

	.dataa(gnd),
	.datab(\mult_inst|lpm_mult_component|auto_generated|result [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~22 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h3CCF;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~24_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [8])))

	.dataa(gnd),
	.datab(\Add1~24_combout ),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datad(\mult_inst|lpm_mult_component|auto_generated|result [8]),
	.cin(gnd),
	.combout(\Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'hCFC0;
defparam \Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneive_lcell_comb \Add1~27 (
// Equation(s):
// \Add1~27_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [9] & (\Add1~25  & VCC)) # (!\mult_inst|lpm_mult_component|auto_generated|result [9] & (!\Add1~25 ))
// \Add1~28  = CARRY((!\mult_inst|lpm_mult_component|auto_generated|result [9] & !\Add1~25 ))

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~27_combout ),
	.cout(\Add1~28 ));
// synopsys translate_off
defparam \Add1~27 .lut_mask = 16'hA505;
defparam \Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneive_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~27_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [9])))

	.dataa(gnd),
	.datab(\Add1~27_combout ),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datad(\mult_inst|lpm_mult_component|auto_generated|result [9]),
	.cin(gnd),
	.combout(\Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~29 .lut_mask = 16'hCFC0;
defparam \Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [10] & ((GND) # (!\Add1~28 ))) # (!\mult_inst|lpm_mult_component|auto_generated|result [10] & (\Add1~28  $ (GND)))
// \Add1~31  = CARRY((\mult_inst|lpm_mult_component|auto_generated|result [10]) # (!\Add1~28 ))

	.dataa(gnd),
	.datab(\mult_inst|lpm_mult_component|auto_generated|result [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~28 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h3CCF;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~30_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [10])))

	.dataa(\Add1~30_combout ),
	.datab(\mult_inst|lpm_mult_component|auto_generated|result [10]),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hACAC;
defparam \Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneive_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [11] & (\Add1~31  & VCC)) # (!\mult_inst|lpm_mult_component|auto_generated|result [11] & (!\Add1~31 ))
// \Add1~34  = CARRY((!\mult_inst|lpm_mult_component|auto_generated|result [11] & !\Add1~31 ))

	.dataa(gnd),
	.datab(\mult_inst|lpm_mult_component|auto_generated|result [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~33_combout ),
	.cout(\Add1~34 ));
// synopsys translate_off
defparam \Add1~33 .lut_mask = 16'hC303;
defparam \Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
cycloneive_lcell_comb \Add1~35 (
// Equation(s):
// \Add1~35_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~33_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [11])))

	.dataa(gnd),
	.datab(\Add1~33_combout ),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datad(\mult_inst|lpm_mult_component|auto_generated|result [11]),
	.cin(gnd),
	.combout(\Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~35 .lut_mask = 16'hCFC0;
defparam \Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [12] & ((GND) # (!\Add1~34 ))) # (!\mult_inst|lpm_mult_component|auto_generated|result [12] & (\Add1~34  $ (GND)))
// \Add1~37  = CARRY((\mult_inst|lpm_mult_component|auto_generated|result [12]) # (!\Add1~34 ))

	.dataa(gnd),
	.datab(\mult_inst|lpm_mult_component|auto_generated|result [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~34 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'h3CCF;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (\mult_inst|lpm_mult_component|auto_generated|result [13] & (\Add1~36_combout )) # (!\mult_inst|lpm_mult_component|auto_generated|result [13] & ((\mult_inst|lpm_mult_component|auto_generated|result [12])))

	.dataa(gnd),
	.datab(\Add1~36_combout ),
	.datac(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datad(\mult_inst|lpm_mult_component|auto_generated|result [12]),
	.cin(gnd),
	.combout(\Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'hCFC0;
defparam \Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneive_lcell_comb \Add1~39 (
// Equation(s):
// \Add1~39_combout  = \mult_inst|lpm_mult_component|auto_generated|result [13] $ (\Add1~37 )

	.dataa(gnd),
	.datab(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~37 ),
	.combout(\Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~39 .lut_mask = 16'h3C3C;
defparam \Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
cycloneive_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_combout  = (\Add1~39_combout ) # (!\mult_inst|lpm_mult_component|auto_generated|result [13])

	.dataa(\mult_inst|lpm_mult_component|auto_generated|result [13]),
	.datab(gnd),
	.datac(\Add1~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~41 .lut_mask = 16'hF5F5;
defparam \Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
