# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/TestBench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:17 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs" C:/intelFPGA_lite/18.1/ECEFinal/SVs/TestBench.sv 
# -- Compiling module TestBench
# 
# Top level modules:
# 	TestBench
# End time: 17:27:17 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/Max8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:17 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs" C:/intelFPGA_lite/18.1/ECEFinal/SVs/Max8.sv 
# -- Compiling module Max8
# 
# Top level modules:
# 	Max8
# End time: 17:27:17 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib final_soc
# ** Warning: (vlib-34) Library already exists at "final_soc".
# vmap final_soc final_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap final_soc final_soc 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/TestBench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:17 on May 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs" C:/intelFPGA_lite/18.1/ECEFinal/SVs/TestBench.sv 
# -- Compiling module TestBench
# 
# Top level modules:
# 	TestBench
# End time: 17:27:17 on May 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L final_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L final_soc -voptargs=""+acc"" testbench 
# Start time: 17:27:17 on May 04,2022
# ** Error: (vsim-3170) Could not find 'testbench'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/intelFPGA_lite/18.1/ECEFinal/simulation/modelsim/rtl_work
#             C:/intelFPGA_lite/18.1/ECEFinal/simulation/modelsim/rtl_work
#             C:/intelFPGA_lite/18.1/ECEFinal/simulation/modelsim/final_soc
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab6_run_msim_rtl_systemverilog.do PAUSED at line 15
# End time: 17:28:37 on May 04,2022, Elapsed time: 0:01:20
# Errors: 1, Warnings: 0
