

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342'
================================================================
* Date:           Mon Jan 26 23:11:33 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1027|     1027|  10.270 us|  10.270 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_12_VITIS_LOOP_110_13  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    238|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|    104|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     100|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     100|    414|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-------------------------+---------+----+---+----+-----+
    |            Instance           |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------+-------------------------+---------+----+---+----+-----+
    |mul_24s_24s_48_1_1_U5670       |mul_24s_24s_48_1_1       |        0|   2|  0|  39|    0|
    |sparsemux_27_6_24_1_1_x_U5671  |sparsemux_27_6_24_1_1_x  |        0|   0|  0|  65|    0|
    +-------------------------------+-------------------------+---------+----+---+----+-----+
    |Total                          |                         |        0|   2|  0| 104|    0|
    +-------------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln109_4_fu_346_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln109_fu_330_p2        |         +|   0|  0|  18|          11|           1|
    |add_ln110_fu_467_p2        |         +|   0|  0|  14|           7|           5|
    |add_ln112_fu_535_p2        |         +|   0|  0|  31|          24|          24|
    |and_ln112_16_fu_617_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_17_fu_631_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_18_fu_655_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_19_fu_661_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_20_fu_679_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_fu_555_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_324_p2       |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln112_10_fu_597_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln112_9_fu_591_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln112_fu_577_p2       |      icmp|   0|  0|  14|           7|           2|
    |or_ln112_7_fu_667_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln112_8_fu_693_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_643_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln109_fu_372_p3     |    select|   0|  0|   8|           1|           9|
    |select_ln110_fu_360_p3     |    select|   0|  0|   6|           1|           4|
    |select_ln112_10_fu_623_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln112_11_fu_685_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln112_12_fu_699_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln112_fu_603_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_13_fu_611_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_14_fu_637_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_15_fu_649_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_16_fu_673_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_549_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 238|         106|         131|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten307_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |i_fu_190                                 |   9|          2|    9|         18|
    |indvar_flatten307_fu_194                 |   9|          2|   11|         22|
    |j_fu_186                                 |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   56|        112|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_190                          |   9|   0|    9|          0|
    |indvar_flatten307_fu_194          |  11|   0|   11|          0|
    |j_fu_186                          |   7|   0|    7|          0|
    |select_ln112_12_reg_747           |  24|   0|   24|          0|
    |tmp_37_reg_742                    |  24|   0|   24|          0|
    |zext_ln112_reg_732                |  10|   0|   64|         54|
    |zext_ln112_reg_732_pp0_iter1_reg  |  10|   0|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 100|   0|  208|        108|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------+--------------+
|                                                    RTL Ports                                                    | Dir | Bits|  Protocol  |                                              Source Object                                             |    C Type    |
+-----------------------------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                                           |   in|    1|  ap_ctrl_hs|                                               top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342|  return value|
|ap_rst                                                                                                           |   in|    1|  ap_ctrl_hs|                                               top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342|  return value|
|ap_start                                                                                                         |   in|    1|  ap_ctrl_hs|                                               top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342|  return value|
|ap_done                                                                                                          |  out|    1|  ap_ctrl_hs|                                               top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342|  return value|
|ap_idle                                                                                                          |  out|    1|  ap_ctrl_hs|                                               top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342|  return value|
|ap_ready                                                                                                         |  out|    1|  ap_ctrl_hs|                                               top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342|  return value|
|C_12_address0                                                                                                    |  out|   10|   ap_memory|                                                                                                    C_12|         array|
|C_12_ce0                                                                                                         |  out|    1|   ap_memory|                                                                                                    C_12|         array|
|C_12_we0                                                                                                         |  out|    1|   ap_memory|                                                                                                    C_12|         array|
|C_12_d0                                                                                                          |  out|   24|   ap_memory|                                                                                                    C_12|         array|
|scale_12_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_12_reload|        scalar|
|scale_16_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_16_reload|        scalar|
|scale_20_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_20_reload|        scalar|
|scale_24_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_24_reload|        scalar|
|scale_28_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_28_reload|        scalar|
|scale_32_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_32_reload|        scalar|
|scale_36_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_36_reload|        scalar|
|scale_40_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_40_reload|        scalar|
|scale_44_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_44_reload|        scalar|
|scale_48_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_48_reload|        scalar|
|scale_52_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_52_reload|        scalar|
|scale_56_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_56_reload|        scalar|
|scale_60_reload                                                                                                  |   in|   24|     ap_none|                                                                                         scale_60_reload|        scalar|
|top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0  |  out|   10|   ap_memory|  top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_q0        |   in|   24|   ap_memory|  top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1|         array|
+-----------------------------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------+--------------+

