Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Sep 23 17:04:02 2020
| Host              : torreys.colorado.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing_summary -file ./report/my_prj_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 79 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1214 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.933        0.000                      0                 2298        0.082        0.000                      0                 2298        1.810        0.000                       0                  2376  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.085}        4.170           239.808         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.933        0.000                      0                 2298        0.082        0.000                      0                 2298        1.810        0.000                       0                  2376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/activation_leaf_0_12_reg_2266_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.916ns (41.095%)  route 1.313ns (58.905%))
  Logic Levels:           7  (CARRY8=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/activation_leaf_0_12_reg_2266_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.093 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/activation_leaf_0_12_reg_2266_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.229    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/activation_leaf_0_12_reg_2266
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.408 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/i___1/O
                         net (fo=16, unplaced)        0.221     0.629    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/grp_decision_function_fu_8074_ap_return[2]
                         LUT3 (Prop_LUT3_I0_O)        0.136     0.765 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/add_ln703_96_reg_10878[10]_i_61/O
                         net (fo=1, unplaced)         0.269     1.034    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/add_ln703_96_reg_10878[10]_i_61_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.148     1.182 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/add_ln703_96_reg_10878_reg[10]_i_11/CO[7]
                         net (fo=1, unplaced)         0.007     1.189    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/add_ln703_96_reg_10878_reg[10]_i_11_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.072     1.261 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/add_ln703_96_reg_10878_reg[10]_i_15/O[0]
                         net (fo=2, unplaced)         0.174     1.435    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074_n_13
                         LUT3 (Prop_LUT3_I1_O)        0.122     1.557 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878[10]_i_8/O
                         net (fo=3, unplaced)         0.229     1.786    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878[10]_i_8_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.040     1.826 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878[10]_i_2/O
                         net (fo=1, unplaced)         0.245     2.071    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878[10]_i_2_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.126     2.197 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878_reg[10]_i_1/O[2]
                         net (fo=1, unplaced)         0.032     2.229    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_fu_8942_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.000     4.170    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878_reg[10]/C
                         clock pessimism              0.000     4.170    
                         clock uncertainty           -0.035     4.135    
                         FDRE (Setup_FDRE_C_D)        0.027     4.162    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878_reg[10]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_0_6_reg_2068_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_reg_2260_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.875%)  route 0.068ns (53.125%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_0_6_reg_2068_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.037     0.037 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_0_6_reg_2068_reg[0]/Q
                         net (fo=2, unplaced)         0.052     0.089    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_0_6_reg_2068
                         LUT3 (Prop_LUT3_I1_O)        0.023     0.112 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_reg_2260[0]_i_1/O
                         net (fo=1, unplaced)         0.016     0.128    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_fu_1665_p3
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_reg_2260_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_reg_2260_reg[0]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_reg_2260_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.085 }
Period(ns):         4.170
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.170       3.620                bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.085       1.810                bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.085       1.810                bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C



