============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Jan 24 2021  08:14:48 pm
  Module:                 control
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1000 ps) Path Delay Check
     Startpoint: (R) instr[6]
       Endpoint: (R) RegDst

                   Capture    Launch  
      Path Delay:+    1000         -  
      Drv Adjust:+       0         0  
         Arrival:=    1000            
                                      
   Required Time:=    1000            
       Data Path:-       0            
           Slack:=    1000            

Exceptions/Constraints:
  max_delay             1000            alu_conv.sdc_line_16 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  instr[6]       -       -     R     (arrival)      1  0.4     0     0       0    (-,-) 
  RegDst         <<<     -     R     (port)         -    -     -     0       0    (-,-) 
#---------------------------------------------------------------------------------------

