
Atmega32.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001acc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  00001acc  00001b60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800070  00800070  00001b70  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001b70  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001ba0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001e8  00000000  00000000  00001bdc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000148c  00000000  00000000  00001dc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000bf7  00000000  00000000  00003250  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001512  00000000  00000000  00003e47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000054c  00000000  00000000  0000535c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000084d  00000000  00000000  000058a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a18  00000000  00000000  000060f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000168  00000000  00000000  00006b0d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 31 00 	jmp	0x62	; 0x62 <__ctors_end>
       4:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
       8:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
       c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      10:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      14:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      18:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      1c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      20:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      24:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      28:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      2c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      30:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      34:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      38:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      3c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      40:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      44:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      48:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      4c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      50:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      54:	90 04       	cpc	r9, r0
      56:	c8 04       	cpc	r12, r8
      58:	00 05       	cpc	r16, r0
      5a:	1c 05       	cpc	r17, r12
      5c:	74 04       	cpc	r7, r4
      5e:	ac 04       	cpc	r10, r12
      60:	e4 04       	cpc	r14, r4

00000062 <__ctors_end>:
      62:	11 24       	eor	r1, r1
      64:	1f be       	out	0x3f, r1	; 63
      66:	cf e5       	ldi	r28, 0x5F	; 95
      68:	d8 e0       	ldi	r29, 0x08	; 8
      6a:	de bf       	out	0x3e, r29	; 62
      6c:	cd bf       	out	0x3d, r28	; 61

0000006e <__do_copy_data>:
      6e:	10 e0       	ldi	r17, 0x00	; 0
      70:	a0 e6       	ldi	r26, 0x60	; 96
      72:	b0 e0       	ldi	r27, 0x00	; 0
      74:	ec ec       	ldi	r30, 0xCC	; 204
      76:	fa e1       	ldi	r31, 0x1A	; 26
      78:	02 c0       	rjmp	.+4      	; 0x7e <__do_copy_data+0x10>
      7a:	05 90       	lpm	r0, Z+
      7c:	0d 92       	st	X+, r0
      7e:	a0 37       	cpi	r26, 0x70	; 112
      80:	b1 07       	cpc	r27, r17
      82:	d9 f7       	brne	.-10     	; 0x7a <__do_copy_data+0xc>

00000084 <__do_clear_bss>:
      84:	20 e0       	ldi	r18, 0x00	; 0
      86:	a0 e7       	ldi	r26, 0x70	; 112
      88:	b0 e0       	ldi	r27, 0x00	; 0
      8a:	01 c0       	rjmp	.+2      	; 0x8e <.do_clear_bss_start>

0000008c <.do_clear_bss_loop>:
      8c:	1d 92       	st	X+, r1

0000008e <.do_clear_bss_start>:
      8e:	a2 37       	cpi	r26, 0x72	; 114
      90:	b2 07       	cpc	r27, r18
      92:	e1 f7       	brne	.-8      	; 0x8c <.do_clear_bss_loop>
      94:	0e 94 1f 0b 	call	0x163e	; 0x163e <main>
      98:	0c 94 64 0d 	jmp	0x1ac8	; 0x1ac8 <_exit>

0000009c <__bad_interrupt>:
      9c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a0 <MCAL_USART_Init>:
 * @retval 		-None
 * Note 		-Supports Asynch mode only , 16Mhz clk
 */

void MCAL_USART_Init(USART_Config_t* USART_Config)
{
      a0:	cf 93       	push	r28
      a2:	df 93       	push	r29
      a4:	00 d0       	rcall	.+0      	; 0xa6 <MCAL_USART_Init+0x6>
      a6:	cd b7       	in	r28, 0x3d	; 61
      a8:	de b7       	in	r29, 0x3e	; 62
      aa:	9a 83       	std	Y+2, r25	; 0x02
      ac:	89 83       	std	Y+1, r24	; 0x01
	GL_USART_Config = USART_Config;
      ae:	89 81       	ldd	r24, Y+1	; 0x01
      b0:	9a 81       	ldd	r25, Y+2	; 0x02
      b2:	90 93 71 00 	sts	0x0071, r25	; 0x800071 <__data_end+0x1>
      b6:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__data_end>
	//Set BaudRate
	USART->UBRRL = USART_Config->BaudRate;
      ba:	29 e2       	ldi	r18, 0x29	; 41
      bc:	30 e0       	ldi	r19, 0x00	; 0
      be:	89 81       	ldd	r24, Y+1	; 0x01
      c0:	9a 81       	ldd	r25, Y+2	; 0x02
      c2:	fc 01       	movw	r30, r24
      c4:	81 81       	ldd	r24, Z+1	; 0x01
      c6:	92 81       	ldd	r25, Z+2	; 0x02
      c8:	a3 81       	ldd	r26, Z+3	; 0x03
      ca:	b4 81       	ldd	r27, Z+4	; 0x04
      cc:	f9 01       	movw	r30, r18
      ce:	80 83       	st	Z, r24
	//U2X Normal mode , U2X=0
	USART->UCSRA &= ~(1<<1);
      d0:	89 e2       	ldi	r24, 0x29	; 41
      d2:	90 e0       	ldi	r25, 0x00	; 0
      d4:	29 e2       	ldi	r18, 0x29	; 41
      d6:	30 e0       	ldi	r19, 0x00	; 0
      d8:	f9 01       	movw	r30, r18
      da:	22 81       	ldd	r18, Z+2	; 0x02
      dc:	2d 7f       	andi	r18, 0xFD	; 253
      de:	fc 01       	movw	r30, r24
      e0:	22 83       	std	Z+2, r18	; 0x02

	//----Enable Peripheral
	//Enable Receiver
	USART->UCSRB |= (1<<4);
      e2:	89 e2       	ldi	r24, 0x29	; 41
      e4:	90 e0       	ldi	r25, 0x00	; 0
      e6:	29 e2       	ldi	r18, 0x29	; 41
      e8:	30 e0       	ldi	r19, 0x00	; 0
      ea:	f9 01       	movw	r30, r18
      ec:	21 81       	ldd	r18, Z+1	; 0x01
      ee:	20 61       	ori	r18, 0x10	; 16
      f0:	fc 01       	movw	r30, r24
      f2:	21 83       	std	Z+1, r18	; 0x01
	//Enable Transmitter
	USART->UCSRB |= (1<<3);
      f4:	89 e2       	ldi	r24, 0x29	; 41
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	29 e2       	ldi	r18, 0x29	; 41
      fa:	30 e0       	ldi	r19, 0x00	; 0
      fc:	f9 01       	movw	r30, r18
      fe:	21 81       	ldd	r18, Z+1	; 0x01
     100:	28 60       	ori	r18, 0x08	; 8
     102:	fc 01       	movw	r30, r24
     104:	21 83       	std	Z+1, r18	; 0x01

	//----Frame
	//Configure Parity Mode
	switch (USART_Config->Parity)
     106:	89 81       	ldd	r24, Y+1	; 0x01
     108:	9a 81       	ldd	r25, Y+2	; 0x02
     10a:	fc 01       	movw	r30, r24
     10c:	86 81       	ldd	r24, Z+6	; 0x06
     10e:	88 2f       	mov	r24, r24
     110:	90 e0       	ldi	r25, 0x00	; 0
     112:	81 30       	cpi	r24, 0x01	; 1
     114:	91 05       	cpc	r25, r1
     116:	c9 f0       	breq	.+50     	; 0x14a <MCAL_USART_Init+0xaa>
     118:	82 30       	cpi	r24, 0x02	; 2
     11a:	91 05       	cpc	r25, r1
     11c:	49 f1       	breq	.+82     	; 0x170 <MCAL_USART_Init+0xd0>
     11e:	89 2b       	or	r24, r25
     120:	09 f0       	breq	.+2      	; 0x124 <MCAL_USART_Init+0x84>
     122:	42 c0       	rjmp	.+132    	; 0x1a8 <MCAL_USART_Init+0x108>
//	 0		1		Reserved
//	 1		0		Enabled,Even Parity
//	 1		1		Enabled,Odd Parity
//
	case USART_PARITY_NONE:
		UCSRC |= (1<<7);		//The URSEL must be one when writing the UCSRC
     124:	80 e4       	ldi	r24, 0x40	; 64
     126:	90 e0       	ldi	r25, 0x00	; 0
     128:	20 e4       	ldi	r18, 0x40	; 64
     12a:	30 e0       	ldi	r19, 0x00	; 0
     12c:	f9 01       	movw	r30, r18
     12e:	20 81       	ld	r18, Z
     130:	20 68       	ori	r18, 0x80	; 128
     132:	fc 01       	movw	r30, r24
     134:	20 83       	st	Z, r18
		UCSRC &= ~(0b11<<4);
     136:	80 e4       	ldi	r24, 0x40	; 64
     138:	90 e0       	ldi	r25, 0x00	; 0
     13a:	20 e4       	ldi	r18, 0x40	; 64
     13c:	30 e0       	ldi	r19, 0x00	; 0
     13e:	f9 01       	movw	r30, r18
     140:	20 81       	ld	r18, Z
     142:	2f 7c       	andi	r18, 0xCF	; 207
     144:	fc 01       	movw	r30, r24
     146:	20 83       	st	Z, r18
		break;
     148:	2f c0       	rjmp	.+94     	; 0x1a8 <MCAL_USART_Init+0x108>
	case USART_PARITY_ODD:
		UCSRC |= (1<<7);
     14a:	80 e4       	ldi	r24, 0x40	; 64
     14c:	90 e0       	ldi	r25, 0x00	; 0
     14e:	20 e4       	ldi	r18, 0x40	; 64
     150:	30 e0       	ldi	r19, 0x00	; 0
     152:	f9 01       	movw	r30, r18
     154:	20 81       	ld	r18, Z
     156:	20 68       	ori	r18, 0x80	; 128
     158:	fc 01       	movw	r30, r24
     15a:	20 83       	st	Z, r18
		UCSRC |= (0b11<<4);
     15c:	80 e4       	ldi	r24, 0x40	; 64
     15e:	90 e0       	ldi	r25, 0x00	; 0
     160:	20 e4       	ldi	r18, 0x40	; 64
     162:	30 e0       	ldi	r19, 0x00	; 0
     164:	f9 01       	movw	r30, r18
     166:	20 81       	ld	r18, Z
     168:	20 63       	ori	r18, 0x30	; 48
     16a:	fc 01       	movw	r30, r24
     16c:	20 83       	st	Z, r18
		break;
     16e:	1c c0       	rjmp	.+56     	; 0x1a8 <MCAL_USART_Init+0x108>
	case USART_PARITY_EVEN:
		UCSRC |= (1<<7);
     170:	80 e4       	ldi	r24, 0x40	; 64
     172:	90 e0       	ldi	r25, 0x00	; 0
     174:	20 e4       	ldi	r18, 0x40	; 64
     176:	30 e0       	ldi	r19, 0x00	; 0
     178:	f9 01       	movw	r30, r18
     17a:	20 81       	ld	r18, Z
     17c:	20 68       	ori	r18, 0x80	; 128
     17e:	fc 01       	movw	r30, r24
     180:	20 83       	st	Z, r18
		UCSRC &= ~(1<<4);
     182:	80 e4       	ldi	r24, 0x40	; 64
     184:	90 e0       	ldi	r25, 0x00	; 0
     186:	20 e4       	ldi	r18, 0x40	; 64
     188:	30 e0       	ldi	r19, 0x00	; 0
     18a:	f9 01       	movw	r30, r18
     18c:	20 81       	ld	r18, Z
     18e:	2f 7e       	andi	r18, 0xEF	; 239
     190:	fc 01       	movw	r30, r24
     192:	20 83       	st	Z, r18
		UCSRC |=  (1<<5);
     194:	80 e4       	ldi	r24, 0x40	; 64
     196:	90 e0       	ldi	r25, 0x00	; 0
     198:	20 e4       	ldi	r18, 0x40	; 64
     19a:	30 e0       	ldi	r19, 0x00	; 0
     19c:	f9 01       	movw	r30, r18
     19e:	20 81       	ld	r18, Z
     1a0:	20 62       	ori	r18, 0x20	; 32
     1a2:	fc 01       	movw	r30, r24
     1a4:	20 83       	st	Z, r18
		break;
     1a6:	00 00       	nop
	}
	//Configure Data size
	switch(USART_Config->Data_Length)
     1a8:	89 81       	ldd	r24, Y+1	; 0x01
     1aa:	9a 81       	ldd	r25, Y+2	; 0x02
     1ac:	fc 01       	movw	r30, r24
     1ae:	85 81       	ldd	r24, Z+5	; 0x05
     1b0:	88 2f       	mov	r24, r24
     1b2:	90 e0       	ldi	r25, 0x00	; 0
     1b4:	82 30       	cpi	r24, 0x02	; 2
     1b6:	91 05       	cpc	r25, r1
     1b8:	09 f4       	brne	.+2      	; 0x1bc <MCAL_USART_Init+0x11c>
     1ba:	5a c0       	rjmp	.+180    	; 0x270 <MCAL_USART_Init+0x1d0>
     1bc:	83 30       	cpi	r24, 0x03	; 3
     1be:	91 05       	cpc	r25, r1
     1c0:	2c f4       	brge	.+10     	; 0x1cc <MCAL_USART_Init+0x12c>
     1c2:	00 97       	sbiw	r24, 0x00	; 0
     1c4:	59 f0       	breq	.+22     	; 0x1dc <MCAL_USART_Init+0x13c>
     1c6:	01 97       	sbiw	r24, 0x01	; 1
     1c8:	71 f1       	breq	.+92     	; 0x226 <MCAL_USART_Init+0x186>
     1ca:	c1 c0       	rjmp	.+386    	; 0x34e <MCAL_USART_Init+0x2ae>
     1cc:	83 30       	cpi	r24, 0x03	; 3
     1ce:	91 05       	cpc	r25, r1
     1d0:	09 f4       	brne	.+2      	; 0x1d4 <MCAL_USART_Init+0x134>
     1d2:	73 c0       	rjmp	.+230    	; 0x2ba <MCAL_USART_Init+0x21a>
     1d4:	04 97       	sbiw	r24, 0x04	; 4
     1d6:	09 f4       	brne	.+2      	; 0x1da <MCAL_USART_Init+0x13a>
     1d8:	95 c0       	rjmp	.+298    	; 0x304 <MCAL_USART_Init+0x264>
     1da:	b9 c0       	rjmp	.+370    	; 0x34e <MCAL_USART_Init+0x2ae>
//	 	 0			  1		  0		7-Bits
//	 	 0			  1		  1		8-Bits
//	 	 1			  1		  1		9-Bits

	case USART_DATA_LEGNTH_5BIT:
		UCSRC |= (1<<7);
     1dc:	80 e4       	ldi	r24, 0x40	; 64
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	20 e4       	ldi	r18, 0x40	; 64
     1e2:	30 e0       	ldi	r19, 0x00	; 0
     1e4:	f9 01       	movw	r30, r18
     1e6:	20 81       	ld	r18, Z
     1e8:	20 68       	ori	r18, 0x80	; 128
     1ea:	fc 01       	movw	r30, r24
     1ec:	20 83       	st	Z, r18
		USART->UCSRB &= ~(1<<2);
     1ee:	89 e2       	ldi	r24, 0x29	; 41
     1f0:	90 e0       	ldi	r25, 0x00	; 0
     1f2:	29 e2       	ldi	r18, 0x29	; 41
     1f4:	30 e0       	ldi	r19, 0x00	; 0
     1f6:	f9 01       	movw	r30, r18
     1f8:	21 81       	ldd	r18, Z+1	; 0x01
     1fa:	2b 7f       	andi	r18, 0xFB	; 251
     1fc:	fc 01       	movw	r30, r24
     1fe:	21 83       	std	Z+1, r18	; 0x01
		UCSRC &= ~(1<<1);
     200:	80 e4       	ldi	r24, 0x40	; 64
     202:	90 e0       	ldi	r25, 0x00	; 0
     204:	20 e4       	ldi	r18, 0x40	; 64
     206:	30 e0       	ldi	r19, 0x00	; 0
     208:	f9 01       	movw	r30, r18
     20a:	20 81       	ld	r18, Z
     20c:	2d 7f       	andi	r18, 0xFD	; 253
     20e:	fc 01       	movw	r30, r24
     210:	20 83       	st	Z, r18
		UCSRC &= ~(1<<2);
     212:	80 e4       	ldi	r24, 0x40	; 64
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	20 e4       	ldi	r18, 0x40	; 64
     218:	30 e0       	ldi	r19, 0x00	; 0
     21a:	f9 01       	movw	r30, r18
     21c:	20 81       	ld	r18, Z
     21e:	2b 7f       	andi	r18, 0xFB	; 251
     220:	fc 01       	movw	r30, r24
     222:	20 83       	st	Z, r18
		break;
     224:	94 c0       	rjmp	.+296    	; 0x34e <MCAL_USART_Init+0x2ae>

	case USART_DATA_LEGNTH_6BIT:
		UCSRC |= (1<<7);
     226:	80 e4       	ldi	r24, 0x40	; 64
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	20 e4       	ldi	r18, 0x40	; 64
     22c:	30 e0       	ldi	r19, 0x00	; 0
     22e:	f9 01       	movw	r30, r18
     230:	20 81       	ld	r18, Z
     232:	20 68       	ori	r18, 0x80	; 128
     234:	fc 01       	movw	r30, r24
     236:	20 83       	st	Z, r18
		USART->UCSRB &= ~(1<<2);
     238:	89 e2       	ldi	r24, 0x29	; 41
     23a:	90 e0       	ldi	r25, 0x00	; 0
     23c:	29 e2       	ldi	r18, 0x29	; 41
     23e:	30 e0       	ldi	r19, 0x00	; 0
     240:	f9 01       	movw	r30, r18
     242:	21 81       	ldd	r18, Z+1	; 0x01
     244:	2b 7f       	andi	r18, 0xFB	; 251
     246:	fc 01       	movw	r30, r24
     248:	21 83       	std	Z+1, r18	; 0x01
		UCSRC |= (1<<1);
     24a:	80 e4       	ldi	r24, 0x40	; 64
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	20 e4       	ldi	r18, 0x40	; 64
     250:	30 e0       	ldi	r19, 0x00	; 0
     252:	f9 01       	movw	r30, r18
     254:	20 81       	ld	r18, Z
     256:	22 60       	ori	r18, 0x02	; 2
     258:	fc 01       	movw	r30, r24
     25a:	20 83       	st	Z, r18
		UCSRC &= ~(1<<2);
     25c:	80 e4       	ldi	r24, 0x40	; 64
     25e:	90 e0       	ldi	r25, 0x00	; 0
     260:	20 e4       	ldi	r18, 0x40	; 64
     262:	30 e0       	ldi	r19, 0x00	; 0
     264:	f9 01       	movw	r30, r18
     266:	20 81       	ld	r18, Z
     268:	2b 7f       	andi	r18, 0xFB	; 251
     26a:	fc 01       	movw	r30, r24
     26c:	20 83       	st	Z, r18
		break;
     26e:	6f c0       	rjmp	.+222    	; 0x34e <MCAL_USART_Init+0x2ae>

	case USART_DATA_LEGNTH_7BIT:
		UCSRC |= (1<<7);
     270:	80 e4       	ldi	r24, 0x40	; 64
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	20 e4       	ldi	r18, 0x40	; 64
     276:	30 e0       	ldi	r19, 0x00	; 0
     278:	f9 01       	movw	r30, r18
     27a:	20 81       	ld	r18, Z
     27c:	20 68       	ori	r18, 0x80	; 128
     27e:	fc 01       	movw	r30, r24
     280:	20 83       	st	Z, r18
		USART->UCSRB &= ~(1<<2);
     282:	89 e2       	ldi	r24, 0x29	; 41
     284:	90 e0       	ldi	r25, 0x00	; 0
     286:	29 e2       	ldi	r18, 0x29	; 41
     288:	30 e0       	ldi	r19, 0x00	; 0
     28a:	f9 01       	movw	r30, r18
     28c:	21 81       	ldd	r18, Z+1	; 0x01
     28e:	2b 7f       	andi	r18, 0xFB	; 251
     290:	fc 01       	movw	r30, r24
     292:	21 83       	std	Z+1, r18	; 0x01
		UCSRC &= ~(1<<1);
     294:	80 e4       	ldi	r24, 0x40	; 64
     296:	90 e0       	ldi	r25, 0x00	; 0
     298:	20 e4       	ldi	r18, 0x40	; 64
     29a:	30 e0       	ldi	r19, 0x00	; 0
     29c:	f9 01       	movw	r30, r18
     29e:	20 81       	ld	r18, Z
     2a0:	2d 7f       	andi	r18, 0xFD	; 253
     2a2:	fc 01       	movw	r30, r24
     2a4:	20 83       	st	Z, r18
		UCSRC |= (1<<2);
     2a6:	80 e4       	ldi	r24, 0x40	; 64
     2a8:	90 e0       	ldi	r25, 0x00	; 0
     2aa:	20 e4       	ldi	r18, 0x40	; 64
     2ac:	30 e0       	ldi	r19, 0x00	; 0
     2ae:	f9 01       	movw	r30, r18
     2b0:	20 81       	ld	r18, Z
     2b2:	24 60       	ori	r18, 0x04	; 4
     2b4:	fc 01       	movw	r30, r24
     2b6:	20 83       	st	Z, r18
		break;
     2b8:	4a c0       	rjmp	.+148    	; 0x34e <MCAL_USART_Init+0x2ae>

	case USART_DATA_LEGNTH_8BIT:
		UCSRC |= (1<<7);
     2ba:	80 e4       	ldi	r24, 0x40	; 64
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	20 e4       	ldi	r18, 0x40	; 64
     2c0:	30 e0       	ldi	r19, 0x00	; 0
     2c2:	f9 01       	movw	r30, r18
     2c4:	20 81       	ld	r18, Z
     2c6:	20 68       	ori	r18, 0x80	; 128
     2c8:	fc 01       	movw	r30, r24
     2ca:	20 83       	st	Z, r18
		USART->UCSRB &= ~(1<<2);
     2cc:	89 e2       	ldi	r24, 0x29	; 41
     2ce:	90 e0       	ldi	r25, 0x00	; 0
     2d0:	29 e2       	ldi	r18, 0x29	; 41
     2d2:	30 e0       	ldi	r19, 0x00	; 0
     2d4:	f9 01       	movw	r30, r18
     2d6:	21 81       	ldd	r18, Z+1	; 0x01
     2d8:	2b 7f       	andi	r18, 0xFB	; 251
     2da:	fc 01       	movw	r30, r24
     2dc:	21 83       	std	Z+1, r18	; 0x01
		UCSRC |= (1<<1);
     2de:	80 e4       	ldi	r24, 0x40	; 64
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	20 e4       	ldi	r18, 0x40	; 64
     2e4:	30 e0       	ldi	r19, 0x00	; 0
     2e6:	f9 01       	movw	r30, r18
     2e8:	20 81       	ld	r18, Z
     2ea:	22 60       	ori	r18, 0x02	; 2
     2ec:	fc 01       	movw	r30, r24
     2ee:	20 83       	st	Z, r18
		UCSRC |= (1<<2);
     2f0:	80 e4       	ldi	r24, 0x40	; 64
     2f2:	90 e0       	ldi	r25, 0x00	; 0
     2f4:	20 e4       	ldi	r18, 0x40	; 64
     2f6:	30 e0       	ldi	r19, 0x00	; 0
     2f8:	f9 01       	movw	r30, r18
     2fa:	20 81       	ld	r18, Z
     2fc:	24 60       	ori	r18, 0x04	; 4
     2fe:	fc 01       	movw	r30, r24
     300:	20 83       	st	Z, r18
		break;
     302:	25 c0       	rjmp	.+74     	; 0x34e <MCAL_USART_Init+0x2ae>

	case USART_DATA_LEGNTH_9BIT:
		UCSRC |= (1<<7);
     304:	80 e4       	ldi	r24, 0x40	; 64
     306:	90 e0       	ldi	r25, 0x00	; 0
     308:	20 e4       	ldi	r18, 0x40	; 64
     30a:	30 e0       	ldi	r19, 0x00	; 0
     30c:	f9 01       	movw	r30, r18
     30e:	20 81       	ld	r18, Z
     310:	20 68       	ori	r18, 0x80	; 128
     312:	fc 01       	movw	r30, r24
     314:	20 83       	st	Z, r18
		USART->UCSRB |= (1<<2);
     316:	89 e2       	ldi	r24, 0x29	; 41
     318:	90 e0       	ldi	r25, 0x00	; 0
     31a:	29 e2       	ldi	r18, 0x29	; 41
     31c:	30 e0       	ldi	r19, 0x00	; 0
     31e:	f9 01       	movw	r30, r18
     320:	21 81       	ldd	r18, Z+1	; 0x01
     322:	24 60       	ori	r18, 0x04	; 4
     324:	fc 01       	movw	r30, r24
     326:	21 83       	std	Z+1, r18	; 0x01
		UCSRC |= (1<<1);
     328:	80 e4       	ldi	r24, 0x40	; 64
     32a:	90 e0       	ldi	r25, 0x00	; 0
     32c:	20 e4       	ldi	r18, 0x40	; 64
     32e:	30 e0       	ldi	r19, 0x00	; 0
     330:	f9 01       	movw	r30, r18
     332:	20 81       	ld	r18, Z
     334:	22 60       	ori	r18, 0x02	; 2
     336:	fc 01       	movw	r30, r24
     338:	20 83       	st	Z, r18
		UCSRC |= (1<<2);
     33a:	80 e4       	ldi	r24, 0x40	; 64
     33c:	90 e0       	ldi	r25, 0x00	; 0
     33e:	20 e4       	ldi	r18, 0x40	; 64
     340:	30 e0       	ldi	r19, 0x00	; 0
     342:	f9 01       	movw	r30, r18
     344:	20 81       	ld	r18, Z
     346:	24 60       	ori	r18, 0x04	; 4
     348:	fc 01       	movw	r30, r24
     34a:	20 83       	st	Z, r18
		break;
     34c:	00 00       	nop

	}
	//Configure Stop Bits
	switch (USART_Config->Stop_Bits)
     34e:	89 81       	ldd	r24, Y+1	; 0x01
     350:	9a 81       	ldd	r25, Y+2	; 0x02
     352:	fc 01       	movw	r30, r24
     354:	87 81       	ldd	r24, Z+7	; 0x07
     356:	88 2f       	mov	r24, r24
     358:	90 e0       	ldi	r25, 0x00	; 0
     35a:	00 97       	sbiw	r24, 0x00	; 0
     35c:	19 f0       	breq	.+6      	; 0x364 <MCAL_USART_Init+0x2c4>
     35e:	01 97       	sbiw	r24, 0x01	; 1
     360:	a1 f0       	breq	.+40     	; 0x38a <MCAL_USART_Init+0x2ea>
     362:	26 c0       	rjmp	.+76     	; 0x3b0 <MCAL_USART_Init+0x310>
	{
//	Bit 3 – USBS: Stop Bit Select
//	0 : 1 Bit
//	1 : 2 Bit
	case USART_StopBits_1:
		UCSRC |= (1<<7);
     364:	80 e4       	ldi	r24, 0x40	; 64
     366:	90 e0       	ldi	r25, 0x00	; 0
     368:	20 e4       	ldi	r18, 0x40	; 64
     36a:	30 e0       	ldi	r19, 0x00	; 0
     36c:	f9 01       	movw	r30, r18
     36e:	20 81       	ld	r18, Z
     370:	20 68       	ori	r18, 0x80	; 128
     372:	fc 01       	movw	r30, r24
     374:	20 83       	st	Z, r18
		UCSRC &= ~(1<<3);
     376:	80 e4       	ldi	r24, 0x40	; 64
     378:	90 e0       	ldi	r25, 0x00	; 0
     37a:	20 e4       	ldi	r18, 0x40	; 64
     37c:	30 e0       	ldi	r19, 0x00	; 0
     37e:	f9 01       	movw	r30, r18
     380:	20 81       	ld	r18, Z
     382:	27 7f       	andi	r18, 0xF7	; 247
     384:	fc 01       	movw	r30, r24
     386:	20 83       	st	Z, r18
		break;
     388:	13 c0       	rjmp	.+38     	; 0x3b0 <MCAL_USART_Init+0x310>

	case USART_StopBits_2:
		UCSRC |= (1<<7);
     38a:	80 e4       	ldi	r24, 0x40	; 64
     38c:	90 e0       	ldi	r25, 0x00	; 0
     38e:	20 e4       	ldi	r18, 0x40	; 64
     390:	30 e0       	ldi	r19, 0x00	; 0
     392:	f9 01       	movw	r30, r18
     394:	20 81       	ld	r18, Z
     396:	20 68       	ori	r18, 0x80	; 128
     398:	fc 01       	movw	r30, r24
     39a:	20 83       	st	Z, r18
		UCSRC |= (1<<3);
     39c:	80 e4       	ldi	r24, 0x40	; 64
     39e:	90 e0       	ldi	r25, 0x00	; 0
     3a0:	20 e4       	ldi	r18, 0x40	; 64
     3a2:	30 e0       	ldi	r19, 0x00	; 0
     3a4:	f9 01       	movw	r30, r18
     3a6:	20 81       	ld	r18, Z
     3a8:	28 60       	ori	r18, 0x08	; 8
     3aa:	fc 01       	movw	r30, r24
     3ac:	20 83       	st	Z, r18
		break;
     3ae:	00 00       	nop
	}
	//Choose Mode
	if(USART_Config->USART_MODE == USART_MODE_Synchronous )
     3b0:	89 81       	ldd	r24, Y+1	; 0x01
     3b2:	9a 81       	ldd	r25, Y+2	; 0x02
     3b4:	fc 01       	movw	r30, r24
     3b6:	80 81       	ld	r24, Z
     3b8:	81 30       	cpi	r24, 0x01	; 1
     3ba:	99 f4       	brne	.+38     	; 0x3e2 <MCAL_USART_Init+0x342>
	{
		UCSRC |= (1<<7);
     3bc:	80 e4       	ldi	r24, 0x40	; 64
     3be:	90 e0       	ldi	r25, 0x00	; 0
     3c0:	20 e4       	ldi	r18, 0x40	; 64
     3c2:	30 e0       	ldi	r19, 0x00	; 0
     3c4:	f9 01       	movw	r30, r18
     3c6:	20 81       	ld	r18, Z
     3c8:	20 68       	ori	r18, 0x80	; 128
     3ca:	fc 01       	movw	r30, r24
     3cc:	20 83       	st	Z, r18
		UCSRC |= (1<<6);
     3ce:	80 e4       	ldi	r24, 0x40	; 64
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	20 e4       	ldi	r18, 0x40	; 64
     3d4:	30 e0       	ldi	r19, 0x00	; 0
     3d6:	f9 01       	movw	r30, r18
     3d8:	20 81       	ld	r18, Z
     3da:	20 64       	ori	r18, 0x40	; 64
     3dc:	fc 01       	movw	r30, r24
     3de:	20 83       	st	Z, r18
     3e0:	18 c0       	rjmp	.+48     	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
	}
	else if (USART_Config->USART_MODE == USART_MODE_Asynchronous )
     3e2:	89 81       	ldd	r24, Y+1	; 0x01
     3e4:	9a 81       	ldd	r25, Y+2	; 0x02
     3e6:	fc 01       	movw	r30, r24
     3e8:	80 81       	ld	r24, Z
     3ea:	88 23       	and	r24, r24
     3ec:	91 f4       	brne	.+36     	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
	{
		UCSRC |= (1<<7);
     3ee:	80 e4       	ldi	r24, 0x40	; 64
     3f0:	90 e0       	ldi	r25, 0x00	; 0
     3f2:	20 e4       	ldi	r18, 0x40	; 64
     3f4:	30 e0       	ldi	r19, 0x00	; 0
     3f6:	f9 01       	movw	r30, r18
     3f8:	20 81       	ld	r18, Z
     3fa:	20 68       	ori	r18, 0x80	; 128
     3fc:	fc 01       	movw	r30, r24
     3fe:	20 83       	st	Z, r18
		UCSRC &= ~(1<<6);
     400:	80 e4       	ldi	r24, 0x40	; 64
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	20 e4       	ldi	r18, 0x40	; 64
     406:	30 e0       	ldi	r19, 0x00	; 0
     408:	f9 01       	movw	r30, r18
     40a:	20 81       	ld	r18, Z
     40c:	2f 7b       	andi	r18, 0xBF	; 191
     40e:	fc 01       	movw	r30, r24
     410:	20 83       	st	Z, r18
	}

	//Configure Interrupt
	switch (USART_Config->IRQ_Enable)
     412:	89 81       	ldd	r24, Y+1	; 0x01
     414:	9a 81       	ldd	r25, Y+2	; 0x02
     416:	fc 01       	movw	r30, r24
     418:	80 85       	ldd	r24, Z+8	; 0x08
     41a:	88 2f       	mov	r24, r24
     41c:	90 e0       	ldi	r25, 0x00	; 0
     41e:	81 30       	cpi	r24, 0x01	; 1
     420:	91 05       	cpc	r25, r1
     422:	09 f4       	brne	.+2      	; 0x426 <__EEPROM_REGION_LENGTH__+0x26>
     424:	45 c0       	rjmp	.+138    	; 0x4b0 <__EEPROM_REGION_LENGTH__+0xb0>
     426:	82 30       	cpi	r24, 0x02	; 2
     428:	91 05       	cpc	r25, r1
     42a:	1c f4       	brge	.+6      	; 0x432 <__EEPROM_REGION_LENGTH__+0x32>
     42c:	89 2b       	or	r24, r25
     42e:	41 f0       	breq	.+16     	; 0x440 <__EEPROM_REGION_LENGTH__+0x40>

	}



}
     430:	77 c0       	rjmp	.+238    	; 0x520 <__EEPROM_REGION_LENGTH__+0x120>
		UCSRC |= (1<<7);
		UCSRC &= ~(1<<6);
	}

	//Configure Interrupt
	switch (USART_Config->IRQ_Enable)
     432:	82 30       	cpi	r24, 0x02	; 2
     434:	91 05       	cpc	r25, r1
     436:	01 f1       	breq	.+64     	; 0x478 <__EEPROM_REGION_LENGTH__+0x78>
     438:	03 97       	sbiw	r24, 0x03	; 3
     43a:	09 f4       	brne	.+2      	; 0x43e <__EEPROM_REGION_LENGTH__+0x3e>
     43c:	55 c0       	rjmp	.+170    	; 0x4e8 <__EEPROM_REGION_LENGTH__+0xe8>

	}



}
     43e:	70 c0       	rjmp	.+224    	; 0x520 <__EEPROM_REGION_LENGTH__+0x120>

	//Configure Interrupt
	switch (USART_Config->IRQ_Enable)
	{
	case USART_IRQ_DISABLED:
		USART->UCSRB &= ~(1<<7);
     440:	89 e2       	ldi	r24, 0x29	; 41
     442:	90 e0       	ldi	r25, 0x00	; 0
     444:	29 e2       	ldi	r18, 0x29	; 41
     446:	30 e0       	ldi	r19, 0x00	; 0
     448:	f9 01       	movw	r30, r18
     44a:	21 81       	ldd	r18, Z+1	; 0x01
     44c:	2f 77       	andi	r18, 0x7F	; 127
     44e:	fc 01       	movw	r30, r24
     450:	21 83       	std	Z+1, r18	; 0x01
		USART->UCSRB &= ~(1<<6);
     452:	89 e2       	ldi	r24, 0x29	; 41
     454:	90 e0       	ldi	r25, 0x00	; 0
     456:	29 e2       	ldi	r18, 0x29	; 41
     458:	30 e0       	ldi	r19, 0x00	; 0
     45a:	f9 01       	movw	r30, r18
     45c:	21 81       	ldd	r18, Z+1	; 0x01
     45e:	2f 7b       	andi	r18, 0xBF	; 191
     460:	fc 01       	movw	r30, r24
     462:	21 83       	std	Z+1, r18	; 0x01
		DISABLE_GLOBAL_INTERRUPT();
     464:	8f e5       	ldi	r24, 0x5F	; 95
     466:	90 e0       	ldi	r25, 0x00	; 0
     468:	2f e5       	ldi	r18, 0x5F	; 95
     46a:	30 e0       	ldi	r19, 0x00	; 0
     46c:	f9 01       	movw	r30, r18
     46e:	20 81       	ld	r18, Z
     470:	2f 77       	andi	r18, 0x7F	; 127
     472:	fc 01       	movw	r30, r24
     474:	20 83       	st	Z, r18
		break;
     476:	54 c0       	rjmp	.+168    	; 0x520 <__EEPROM_REGION_LENGTH__+0x120>
	case USART_IRQ_EN_RXCIE:
		USART->UCSRB |= (1<<7);
     478:	89 e2       	ldi	r24, 0x29	; 41
     47a:	90 e0       	ldi	r25, 0x00	; 0
     47c:	29 e2       	ldi	r18, 0x29	; 41
     47e:	30 e0       	ldi	r19, 0x00	; 0
     480:	f9 01       	movw	r30, r18
     482:	21 81       	ldd	r18, Z+1	; 0x01
     484:	20 68       	ori	r18, 0x80	; 128
     486:	fc 01       	movw	r30, r24
     488:	21 83       	std	Z+1, r18	; 0x01
		USART->UCSRB &= ~(1<<6);
     48a:	89 e2       	ldi	r24, 0x29	; 41
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	29 e2       	ldi	r18, 0x29	; 41
     490:	30 e0       	ldi	r19, 0x00	; 0
     492:	f9 01       	movw	r30, r18
     494:	21 81       	ldd	r18, Z+1	; 0x01
     496:	2f 7b       	andi	r18, 0xBF	; 191
     498:	fc 01       	movw	r30, r24
     49a:	21 83       	std	Z+1, r18	; 0x01
		ENABLE_GLOBAL_INTERRUPT();
     49c:	8f e5       	ldi	r24, 0x5F	; 95
     49e:	90 e0       	ldi	r25, 0x00	; 0
     4a0:	2f e5       	ldi	r18, 0x5F	; 95
     4a2:	30 e0       	ldi	r19, 0x00	; 0
     4a4:	f9 01       	movw	r30, r18
     4a6:	20 81       	ld	r18, Z
     4a8:	20 68       	ori	r18, 0x80	; 128
     4aa:	fc 01       	movw	r30, r24
     4ac:	20 83       	st	Z, r18
		break;
     4ae:	38 c0       	rjmp	.+112    	; 0x520 <__EEPROM_REGION_LENGTH__+0x120>
	case USART_IRQ_EN_TXCIE:
		USART->UCSRB &= ~(1<<7);
     4b0:	89 e2       	ldi	r24, 0x29	; 41
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	29 e2       	ldi	r18, 0x29	; 41
     4b6:	30 e0       	ldi	r19, 0x00	; 0
     4b8:	f9 01       	movw	r30, r18
     4ba:	21 81       	ldd	r18, Z+1	; 0x01
     4bc:	2f 77       	andi	r18, 0x7F	; 127
     4be:	fc 01       	movw	r30, r24
     4c0:	21 83       	std	Z+1, r18	; 0x01
		USART->UCSRB |= (1<<6);
     4c2:	89 e2       	ldi	r24, 0x29	; 41
     4c4:	90 e0       	ldi	r25, 0x00	; 0
     4c6:	29 e2       	ldi	r18, 0x29	; 41
     4c8:	30 e0       	ldi	r19, 0x00	; 0
     4ca:	f9 01       	movw	r30, r18
     4cc:	21 81       	ldd	r18, Z+1	; 0x01
     4ce:	20 64       	ori	r18, 0x40	; 64
     4d0:	fc 01       	movw	r30, r24
     4d2:	21 83       	std	Z+1, r18	; 0x01
		ENABLE_GLOBAL_INTERRUPT();
     4d4:	8f e5       	ldi	r24, 0x5F	; 95
     4d6:	90 e0       	ldi	r25, 0x00	; 0
     4d8:	2f e5       	ldi	r18, 0x5F	; 95
     4da:	30 e0       	ldi	r19, 0x00	; 0
     4dc:	f9 01       	movw	r30, r18
     4de:	20 81       	ld	r18, Z
     4e0:	20 68       	ori	r18, 0x80	; 128
     4e2:	fc 01       	movw	r30, r24
     4e4:	20 83       	st	Z, r18
		break;
     4e6:	1c c0       	rjmp	.+56     	; 0x520 <__EEPROM_REGION_LENGTH__+0x120>
	case USART_IRQ_EN_TXCIE_RXCIE:
		USART->UCSRB |= (1<<7);
     4e8:	89 e2       	ldi	r24, 0x29	; 41
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	29 e2       	ldi	r18, 0x29	; 41
     4ee:	30 e0       	ldi	r19, 0x00	; 0
     4f0:	f9 01       	movw	r30, r18
     4f2:	21 81       	ldd	r18, Z+1	; 0x01
     4f4:	20 68       	ori	r18, 0x80	; 128
     4f6:	fc 01       	movw	r30, r24
     4f8:	21 83       	std	Z+1, r18	; 0x01
		USART->UCSRB |= (1<<6);
     4fa:	89 e2       	ldi	r24, 0x29	; 41
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	29 e2       	ldi	r18, 0x29	; 41
     500:	30 e0       	ldi	r19, 0x00	; 0
     502:	f9 01       	movw	r30, r18
     504:	21 81       	ldd	r18, Z+1	; 0x01
     506:	20 64       	ori	r18, 0x40	; 64
     508:	fc 01       	movw	r30, r24
     50a:	21 83       	std	Z+1, r18	; 0x01
		ENABLE_GLOBAL_INTERRUPT();
     50c:	8f e5       	ldi	r24, 0x5F	; 95
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	2f e5       	ldi	r18, 0x5F	; 95
     512:	30 e0       	ldi	r19, 0x00	; 0
     514:	f9 01       	movw	r30, r18
     516:	20 81       	ld	r18, Z
     518:	20 68       	ori	r18, 0x80	; 128
     51a:	fc 01       	movw	r30, r24
     51c:	20 83       	st	Z, r18
		break;
     51e:	00 00       	nop

	}



}
     520:	00 00       	nop
     522:	0f 90       	pop	r0
     524:	0f 90       	pop	r0
     526:	df 91       	pop	r29
     528:	cf 91       	pop	r28
     52a:	08 95       	ret

0000052c <MCAL_USART_SEND>:
 * @param [in] 	-Polling : Polling Mode
 * @retval 		-None
 * Note 		-None
 */
void MCAL_USART_SEND(uint8_t TxBuffer , Polling_Mechanism_t Polling)
{
     52c:	cf 93       	push	r28
     52e:	df 93       	push	r29
     530:	00 d0       	rcall	.+0      	; 0x532 <MCAL_USART_SEND+0x6>
     532:	cd b7       	in	r28, 0x3d	; 61
     534:	de b7       	in	r29, 0x3e	; 62
     536:	89 83       	std	Y+1, r24	; 0x01
     538:	6a 83       	std	Y+2, r22	; 0x02
	//while((USART->UCSRA & (1<<6)));
	if(Polling)
     53a:	8a 81       	ldd	r24, Y+2	; 0x02
     53c:	88 23       	and	r24, r24
     53e:	59 f0       	breq	.+22     	; 0x556 <MCAL_USART_SEND+0x2a>
	{
		while(!(USART->UCSRA & (1<<5)));
     540:	00 00       	nop
     542:	89 e2       	ldi	r24, 0x29	; 41
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	fc 01       	movw	r30, r24
     548:	82 81       	ldd	r24, Z+2	; 0x02
     54a:	88 2f       	mov	r24, r24
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	80 72       	andi	r24, 0x20	; 32
     550:	99 27       	eor	r25, r25
     552:	89 2b       	or	r24, r25
     554:	b1 f3       	breq	.-20     	; 0x542 <MCAL_USART_SEND+0x16>

	}
	if((USART->UCSRB>>2)&1)
     556:	89 e2       	ldi	r24, 0x29	; 41
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	fc 01       	movw	r30, r24
     55c:	81 81       	ldd	r24, Z+1	; 0x01
     55e:	86 95       	lsr	r24
     560:	86 95       	lsr	r24
     562:	88 2f       	mov	r24, r24
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	81 70       	andi	r24, 0x01	; 1
     568:	99 27       	eor	r25, r25
     56a:	89 2b       	or	r24, r25
     56c:	71 f0       	breq	.+28     	; 0x58a <MCAL_USART_SEND+0x5e>
		{
	//		Bit 0 – TXB8: Transmit Data Bit 8
	//		TXB8 is the ninth data bit in the character to be transmitted when operating with serial frames
	//		with nine data bits. Must be written before writing the low bits to UDR.
			USART->UCSRB &=((TxBuffer & (1<<8))>>8);
     56e:	89 e2       	ldi	r24, 0x29	; 41
     570:	90 e0       	ldi	r25, 0x00	; 0
     572:	fc 01       	movw	r30, r24
     574:	81 81       	ldd	r24, Z+1	; 0x01
     576:	89 e2       	ldi	r24, 0x29	; 41
     578:	90 e0       	ldi	r25, 0x00	; 0
     57a:	fc 01       	movw	r30, r24
     57c:	11 82       	std	Z+1, r1	; 0x01
			USART->UDR = ((uint8_t)TxBuffer);
     57e:	89 e2       	ldi	r24, 0x29	; 41
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	29 81       	ldd	r18, Y+1	; 0x01
     584:	fc 01       	movw	r30, r24
     586:	23 83       	std	Z+3, r18	; 0x03
		{
			USART->UDR = ((uint8_t)TxBuffer);
		}


}
     588:	05 c0       	rjmp	.+10     	; 0x594 <MCAL_USART_SEND+0x68>
			USART->UCSRB &=((TxBuffer & (1<<8))>>8);
			USART->UDR = ((uint8_t)TxBuffer);
		}
		else
		{
			USART->UDR = ((uint8_t)TxBuffer);
     58a:	89 e2       	ldi	r24, 0x29	; 41
     58c:	90 e0       	ldi	r25, 0x00	; 0
     58e:	29 81       	ldd	r18, Y+1	; 0x01
     590:	fc 01       	movw	r30, r24
     592:	23 83       	std	Z+3, r18	; 0x03
		}


}
     594:	00 00       	nop
     596:	0f 90       	pop	r0
     598:	0f 90       	pop	r0
     59a:	df 91       	pop	r29
     59c:	cf 91       	pop	r28
     59e:	08 95       	ret

000005a0 <MCAL_USART_RECEIVE>:
 * @retval 		-None
 * Note 		-None
 */

uint16_t MCAL_USART_RECEIVE (Polling_Mechanism_t Polling)
{
     5a0:	cf 93       	push	r28
     5a2:	df 93       	push	r29
     5a4:	00 d0       	rcall	.+0      	; 0x5a6 <MCAL_USART_RECEIVE+0x6>
     5a6:	1f 92       	push	r1
     5a8:	cd b7       	in	r28, 0x3d	; 61
     5aa:	de b7       	in	r29, 0x3e	; 62
     5ac:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t RxBuffer = 0;
     5ae:	1a 82       	std	Y+2, r1	; 0x02
     5b0:	19 82       	std	Y+1, r1	; 0x01
	if (Polling)
     5b2:	8b 81       	ldd	r24, Y+3	; 0x03
     5b4:	88 23       	and	r24, r24
     5b6:	39 f0       	breq	.+14     	; 0x5c6 <MCAL_USART_RECEIVE+0x26>
	{
		while(!(USART->UCSRA & (1<<7)));
     5b8:	00 00       	nop
     5ba:	89 e2       	ldi	r24, 0x29	; 41
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	fc 01       	movw	r30, r24
     5c0:	82 81       	ldd	r24, Z+2	; 0x02
     5c2:	88 23       	and	r24, r24
     5c4:	d4 f7       	brge	.-12     	; 0x5ba <MCAL_USART_RECEIVE+0x1a>
	}

	if((USART->UCSRB>>2)&1)
     5c6:	89 e2       	ldi	r24, 0x29	; 41
     5c8:	90 e0       	ldi	r25, 0x00	; 0
     5ca:	fc 01       	movw	r30, r24
     5cc:	81 81       	ldd	r24, Z+1	; 0x01
     5ce:	86 95       	lsr	r24
     5d0:	86 95       	lsr	r24
     5d2:	88 2f       	mov	r24, r24
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	81 70       	andi	r24, 0x01	; 1
     5d8:	99 27       	eor	r25, r25
     5da:	89 2b       	or	r24, r25
     5dc:	e9 f0       	breq	.+58     	; 0x618 <MCAL_USART_RECEIVE+0x78>
	{
//		Bit 1 – RXB8: Receive Data Bit 8
//		RXB8 is the ninth data bit of the received character when operating with serial frames with nine
//		data bits. Must be read before reading the low bits from UDR.
		RxBuffer |= ((USART->UCSRB>>1)<<8);
     5de:	89 e2       	ldi	r24, 0x29	; 41
     5e0:	90 e0       	ldi	r25, 0x00	; 0
     5e2:	fc 01       	movw	r30, r24
     5e4:	81 81       	ldd	r24, Z+1	; 0x01
     5e6:	86 95       	lsr	r24
     5e8:	88 2f       	mov	r24, r24
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	98 2f       	mov	r25, r24
     5ee:	88 27       	eor	r24, r24
     5f0:	9c 01       	movw	r18, r24
     5f2:	89 81       	ldd	r24, Y+1	; 0x01
     5f4:	9a 81       	ldd	r25, Y+2	; 0x02
     5f6:	82 2b       	or	r24, r18
     5f8:	93 2b       	or	r25, r19
     5fa:	9a 83       	std	Y+2, r25	; 0x02
     5fc:	89 83       	std	Y+1, r24	; 0x01
		RxBuffer |= USART->UDR;
     5fe:	89 e2       	ldi	r24, 0x29	; 41
     600:	90 e0       	ldi	r25, 0x00	; 0
     602:	fc 01       	movw	r30, r24
     604:	83 81       	ldd	r24, Z+3	; 0x03
     606:	88 2f       	mov	r24, r24
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	29 81       	ldd	r18, Y+1	; 0x01
     60c:	3a 81       	ldd	r19, Y+2	; 0x02
     60e:	82 2b       	or	r24, r18
     610:	93 2b       	or	r25, r19
     612:	9a 83       	std	Y+2, r25	; 0x02
     614:	89 83       	std	Y+1, r24	; 0x01
     616:	0c c0       	rjmp	.+24     	; 0x630 <MCAL_USART_RECEIVE+0x90>

	}
	else
	{
		RxBuffer |= USART->UDR;
     618:	89 e2       	ldi	r24, 0x29	; 41
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	fc 01       	movw	r30, r24
     61e:	83 81       	ldd	r24, Z+3	; 0x03
     620:	88 2f       	mov	r24, r24
     622:	90 e0       	ldi	r25, 0x00	; 0
     624:	29 81       	ldd	r18, Y+1	; 0x01
     626:	3a 81       	ldd	r19, Y+2	; 0x02
     628:	82 2b       	or	r24, r18
     62a:	93 2b       	or	r25, r19
     62c:	9a 83       	std	Y+2, r25	; 0x02
     62e:	89 83       	std	Y+1, r24	; 0x01
	}
	return RxBuffer;
     630:	89 81       	ldd	r24, Y+1	; 0x01
     632:	9a 81       	ldd	r25, Y+2	; 0x02


}
     634:	0f 90       	pop	r0
     636:	0f 90       	pop	r0
     638:	0f 90       	pop	r0
     63a:	df 91       	pop	r29
     63c:	cf 91       	pop	r28
     63e:	08 95       	ret

00000640 <MCAL_USART_SendString>:
 * @retval 		-None
 * Note 		-None
 */

void MCAL_USART_SendString(uint8_t* PtrTxBuffer)
{
     640:	cf 93       	push	r28
     642:	df 93       	push	r29
     644:	00 d0       	rcall	.+0      	; 0x646 <MCAL_USART_SendString+0x6>
     646:	cd b7       	in	r28, 0x3d	; 61
     648:	de b7       	in	r29, 0x3e	; 62
     64a:	9a 83       	std	Y+2, r25	; 0x02
     64c:	89 83       	std	Y+1, r24	; 0x01
	while (*PtrTxBuffer != '\0')
     64e:	1a c0       	rjmp	.+52     	; 0x684 <MCAL_USART_SendString+0x44>
	{
		while(!((USART->UCSRA>>5)&1));
     650:	00 00       	nop
     652:	89 e2       	ldi	r24, 0x29	; 41
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	fc 01       	movw	r30, r24
     658:	82 81       	ldd	r24, Z+2	; 0x02
     65a:	82 95       	swap	r24
     65c:	86 95       	lsr	r24
     65e:	87 70       	andi	r24, 0x07	; 7
     660:	88 2f       	mov	r24, r24
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	81 70       	andi	r24, 0x01	; 1
     666:	99 27       	eor	r25, r25
     668:	89 2b       	or	r24, r25
     66a:	99 f3       	breq	.-26     	; 0x652 <MCAL_USART_SendString+0x12>
		MCAL_USART_SEND(*PtrTxBuffer,Polling_DISABLED);
     66c:	89 81       	ldd	r24, Y+1	; 0x01
     66e:	9a 81       	ldd	r25, Y+2	; 0x02
     670:	fc 01       	movw	r30, r24
     672:	80 81       	ld	r24, Z
     674:	61 e0       	ldi	r22, 0x01	; 1
     676:	0e 94 96 02 	call	0x52c	; 0x52c <MCAL_USART_SEND>
		PtrTxBuffer++;
     67a:	89 81       	ldd	r24, Y+1	; 0x01
     67c:	9a 81       	ldd	r25, Y+2	; 0x02
     67e:	01 96       	adiw	r24, 0x01	; 1
     680:	9a 83       	std	Y+2, r25	; 0x02
     682:	89 83       	std	Y+1, r24	; 0x01
 * Note 		-None
 */

void MCAL_USART_SendString(uint8_t* PtrTxBuffer)
{
	while (*PtrTxBuffer != '\0')
     684:	89 81       	ldd	r24, Y+1	; 0x01
     686:	9a 81       	ldd	r25, Y+2	; 0x02
     688:	fc 01       	movw	r30, r24
     68a:	80 81       	ld	r24, Z
     68c:	88 23       	and	r24, r24
     68e:	01 f7       	brne	.-64     	; 0x650 <MCAL_USART_SendString+0x10>
	{
		while(!((USART->UCSRA>>5)&1));
		MCAL_USART_SEND(*PtrTxBuffer,Polling_DISABLED);
		PtrTxBuffer++;
	}
	while(!((USART->UCSRA>>5)&1));
     690:	00 00       	nop
     692:	89 e2       	ldi	r24, 0x29	; 41
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	fc 01       	movw	r30, r24
     698:	82 81       	ldd	r24, Z+2	; 0x02
     69a:	82 95       	swap	r24
     69c:	86 95       	lsr	r24
     69e:	87 70       	andi	r24, 0x07	; 7
     6a0:	88 2f       	mov	r24, r24
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	81 70       	andi	r24, 0x01	; 1
     6a6:	99 27       	eor	r25, r25
     6a8:	89 2b       	or	r24, r25
     6aa:	99 f3       	breq	.-26     	; 0x692 <MCAL_USART_SendString+0x52>
	USART->UDR = '\r';
     6ac:	89 e2       	ldi	r24, 0x29	; 41
     6ae:	90 e0       	ldi	r25, 0x00	; 0
     6b0:	2d e0       	ldi	r18, 0x0D	; 13
     6b2:	fc 01       	movw	r30, r24
     6b4:	23 83       	std	Z+3, r18	; 0x03

}
     6b6:	00 00       	nop
     6b8:	0f 90       	pop	r0
     6ba:	0f 90       	pop	r0
     6bc:	df 91       	pop	r29
     6be:	cf 91       	pop	r28
     6c0:	08 95       	ret

000006c2 <MCAL_USART_ReceiveString>:
 * @param [in] 	-PtrRxBuffer : Pointer to string to be Recieved
 * @retval 		-None
 * Note 		-None
 */
void MCAL_USART_ReceiveString(uint8_t* PtrRxBuffer)
{
     6c2:	cf 93       	push	r28
     6c4:	df 93       	push	r29
     6c6:	00 d0       	rcall	.+0      	; 0x6c8 <MCAL_USART_ReceiveString+0x6>
     6c8:	cd b7       	in	r28, 0x3d	; 61
     6ca:	de b7       	in	r29, 0x3e	; 62
     6cc:	9a 83       	std	Y+2, r25	; 0x02
     6ce:	89 83       	std	Y+1, r24	; 0x01
	while(1)
	{
		while(!((USART->UCSRA>>7)&1));
     6d0:	00 00       	nop
     6d2:	89 e2       	ldi	r24, 0x29	; 41
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	fc 01       	movw	r30, r24
     6d8:	82 81       	ldd	r24, Z+2	; 0x02
     6da:	88 1f       	adc	r24, r24
     6dc:	88 27       	eor	r24, r24
     6de:	88 1f       	adc	r24, r24
     6e0:	88 2f       	mov	r24, r24
     6e2:	90 e0       	ldi	r25, 0x00	; 0
     6e4:	81 70       	andi	r24, 0x01	; 1
     6e6:	99 27       	eor	r25, r25
     6e8:	89 2b       	or	r24, r25
     6ea:	99 f3       	breq	.-26     	; 0x6d2 <MCAL_USART_ReceiveString+0x10>
		*PtrRxBuffer = USART->UDR;
     6ec:	89 e2       	ldi	r24, 0x29	; 41
     6ee:	90 e0       	ldi	r25, 0x00	; 0
     6f0:	fc 01       	movw	r30, r24
     6f2:	23 81       	ldd	r18, Z+3	; 0x03
     6f4:	89 81       	ldd	r24, Y+1	; 0x01
     6f6:	9a 81       	ldd	r25, Y+2	; 0x02
     6f8:	fc 01       	movw	r30, r24
     6fa:	20 83       	st	Z, r18
		if(*PtrRxBuffer == '\r')
     6fc:	89 81       	ldd	r24, Y+1	; 0x01
     6fe:	9a 81       	ldd	r25, Y+2	; 0x02
     700:	fc 01       	movw	r30, r24
     702:	80 81       	ld	r24, Z
     704:	8d 30       	cpi	r24, 0x0D	; 13
     706:	31 f0       	breq	.+12     	; 0x714 <MCAL_USART_ReceiveString+0x52>
		{
			break;
		}
		else
		{
			PtrRxBuffer++;
     708:	89 81       	ldd	r24, Y+1	; 0x01
     70a:	9a 81       	ldd	r25, Y+2	; 0x02
     70c:	01 96       	adiw	r24, 0x01	; 1
     70e:	9a 83       	std	Y+2, r25	; 0x02
     710:	89 83       	std	Y+1, r24	; 0x01
		}
	}
     712:	de cf       	rjmp	.-68     	; 0x6d0 <MCAL_USART_ReceiveString+0xe>
	{
		while(!((USART->UCSRA>>7)&1));
		*PtrRxBuffer = USART->UDR;
		if(*PtrRxBuffer == '\r')
		{
			break;
     714:	00 00       	nop
		else
		{
			PtrRxBuffer++;
		}
	}
}
     716:	00 00       	nop
     718:	0f 90       	pop	r0
     71a:	0f 90       	pop	r0
     71c:	df 91       	pop	r29
     71e:	cf 91       	pop	r28
     720:	08 95       	ret

00000722 <ISR>:




ISR(USART_RXC_vect)
{
     722:	cf 93       	push	r28
     724:	df 93       	push	r29
     726:	00 d0       	rcall	.+0      	; 0x728 <ISR+0x6>
     728:	cd b7       	in	r28, 0x3d	; 61
     72a:	de b7       	in	r29, 0x3e	; 62
     72c:	9a 83       	std	Y+2, r25	; 0x02
     72e:	89 83       	std	Y+1, r24	; 0x01
	GL_USART_Config->Ptr_IRQ_CallBack();
     730:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__data_end>
     734:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__data_end+0x1>
     738:	fc 01       	movw	r30, r24
     73a:	81 85       	ldd	r24, Z+9	; 0x09
     73c:	92 85       	ldd	r25, Z+10	; 0x0a
     73e:	fc 01       	movw	r30, r24
     740:	09 95       	icall
}
     742:	00 00       	nop
     744:	0f 90       	pop	r0
     746:	0f 90       	pop	r0
     748:	df 91       	pop	r29
     74a:	cf 91       	pop	r28
     74c:	08 95       	ret

0000074e <MCAL_WDT_OFF>:
 *      Author: Arsany
 */
#include "TIMER.h"

void MCAL_WDT_OFF()
{
     74e:	cf 93       	push	r28
     750:	df 93       	push	r29
     752:	cd b7       	in	r28, 0x3d	; 61
     754:	de b7       	in	r29, 0x3e	; 62
//	to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDTOE
//	bit has logic level one. To disable an enabled Watchdog Timer, the following procedure must be
//	followed:
//	1. In the same operation, write a logic one to WDTOE and WDE. A logic one must be written to WDE even though it is set to one before the disable operation starts.
//	2. Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.
	WDTCR |= (1<<4)|(1<<3)  ;
     756:	81 e4       	ldi	r24, 0x41	; 65
     758:	90 e0       	ldi	r25, 0x00	; 0
     75a:	21 e4       	ldi	r18, 0x41	; 65
     75c:	30 e0       	ldi	r19, 0x00	; 0
     75e:	f9 01       	movw	r30, r18
     760:	20 81       	ld	r18, Z
     762:	28 61       	ori	r18, 0x18	; 24
     764:	fc 01       	movw	r30, r24
     766:	20 83       	st	Z, r18
	WDTCR = 0x00;
     768:	81 e4       	ldi	r24, 0x41	; 65
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	fc 01       	movw	r30, r24
     76e:	10 82       	st	Z, r1

}
     770:	00 00       	nop
     772:	df 91       	pop	r29
     774:	cf 91       	pop	r28
     776:	08 95       	ret

00000778 <MCAL_WDT_ON>:

void MCAL_WDT_ON()
{
     778:	cf 93       	push	r28
     77a:	df 93       	push	r29
     77c:	cd b7       	in	r28, 0x3d	; 61
     77e:	de b7       	in	r29, 0x3e	; 62
	WDTCR |= (1<<3) ;
     780:	81 e4       	ldi	r24, 0x41	; 65
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	21 e4       	ldi	r18, 0x41	; 65
     786:	30 e0       	ldi	r19, 0x00	; 0
     788:	f9 01       	movw	r30, r18
     78a:	20 81       	ld	r18, Z
     78c:	28 60       	ori	r18, 0x08	; 8
     78e:	fc 01       	movw	r30, r24
     790:	20 83       	st	Z, r18
	WDTCR |= (1<<1)|(1<<2); //2.1 s delay
     792:	81 e4       	ldi	r24, 0x41	; 65
     794:	90 e0       	ldi	r25, 0x00	; 0
     796:	21 e4       	ldi	r18, 0x41	; 65
     798:	30 e0       	ldi	r19, 0x00	; 0
     79a:	f9 01       	movw	r30, r18
     79c:	20 81       	ld	r18, Z
     79e:	26 60       	ori	r18, 0x06	; 6
     7a0:	fc 01       	movw	r30, r24
     7a2:	20 83       	st	Z, r18
	WDTCR &= ~(1<<0); //2.1 s delay
     7a4:	81 e4       	ldi	r24, 0x41	; 65
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	21 e4       	ldi	r18, 0x41	; 65
     7aa:	30 e0       	ldi	r19, 0x00	; 0
     7ac:	f9 01       	movw	r30, r18
     7ae:	20 81       	ld	r18, Z
     7b0:	2e 7f       	andi	r18, 0xFE	; 254
     7b2:	fc 01       	movw	r30, r24
     7b4:	20 83       	st	Z, r18


}
     7b6:	00 00       	nop
     7b8:	df 91       	pop	r29
     7ba:	cf 91       	pop	r28
     7bc:	08 95       	ret

000007be <MCAL_SPI_Init>:




void MCAL_SPI_Init(SPI_Config_t * Config)
{
     7be:	cf 93       	push	r28
     7c0:	df 93       	push	r29
     7c2:	00 d0       	rcall	.+0      	; 0x7c4 <MCAL_SPI_Init+0x6>
     7c4:	00 d0       	rcall	.+0      	; 0x7c6 <MCAL_SPI_Init+0x8>
     7c6:	1f 92       	push	r1
     7c8:	cd b7       	in	r28, 0x3d	; 61
     7ca:	de b7       	in	r29, 0x3e	; 62
     7cc:	9d 83       	std	Y+5, r25	; 0x05
     7ce:	8c 83       	std	Y+4, r24	; 0x04
	GPIO_PinConfig_t PinConfig;
	if(Config->SPI_MODE == SPI_MASTER)
     7d0:	8c 81       	ldd	r24, Y+4	; 0x04
     7d2:	9d 81       	ldd	r25, Y+5	; 0x05
     7d4:	fc 01       	movw	r30, r24
     7d6:	80 81       	ld	r24, Z
     7d8:	81 30       	cpi	r24, 0x01	; 1
     7da:	a9 f5       	brne	.+106    	; 0x846 <__DATA_REGION_LENGTH__+0x46>
	{
		PinConfig.GPIO_PinNumber = GPIO_PIN_4;
     7dc:	84 e0       	ldi	r24, 0x04	; 4
     7de:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	8a 83       	std	Y+2, r24	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     7e4:	ce 01       	movw	r24, r28
     7e6:	01 96       	adiw	r24, 0x01	; 1
     7e8:	bc 01       	movw	r22, r24
     7ea:	86 e3       	ldi	r24, 0x36	; 54
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_5;
     7f2:	85 e0       	ldi	r24, 0x05	; 5
     7f4:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
     7f6:	81 e0       	ldi	r24, 0x01	; 1
     7f8:	8a 83       	std	Y+2, r24	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     7fa:	ce 01       	movw	r24, r28
     7fc:	01 96       	adiw	r24, 0x01	; 1
     7fe:	bc 01       	movw	r22, r24
     800:	86 e3       	ldi	r24, 0x36	; 54
     802:	90 e0       	ldi	r25, 0x00	; 0
     804:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_6;
     808:	86 e0       	ldi	r24, 0x06	; 6
     80a:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_INPUT;
     80c:	1a 82       	std	Y+2, r1	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     80e:	ce 01       	movw	r24, r28
     810:	01 96       	adiw	r24, 0x01	; 1
     812:	bc 01       	movw	r22, r24
     814:	86 e3       	ldi	r24, 0x36	; 54
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_7;
     81c:	87 e0       	ldi	r24, 0x07	; 7
     81e:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
     820:	81 e0       	ldi	r24, 0x01	; 1
     822:	8a 83       	std	Y+2, r24	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     824:	ce 01       	movw	r24, r28
     826:	01 96       	adiw	r24, 0x01	; 1
     828:	bc 01       	movw	r22, r24
     82a:	86 e3       	ldi	r24, 0x36	; 54
     82c:	90 e0       	ldi	r25, 0x00	; 0
     82e:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

		//Bit 4 – MSTR: Master/Slave Select
		SPI->SPCR |= (1<<4);
     832:	8d e2       	ldi	r24, 0x2D	; 45
     834:	90 e0       	ldi	r25, 0x00	; 0
     836:	2d e2       	ldi	r18, 0x2D	; 45
     838:	30 e0       	ldi	r19, 0x00	; 0
     83a:	f9 01       	movw	r30, r18
     83c:	20 81       	ld	r18, Z
     83e:	20 61       	ori	r18, 0x10	; 16
     840:	fc 01       	movw	r30, r24
     842:	20 83       	st	Z, r18
     844:	38 c0       	rjmp	.+112    	; 0x8b6 <__stack+0x57>
	}

	else if (Config->SPI_MODE == SPI_SLAVE)
     846:	8c 81       	ldd	r24, Y+4	; 0x04
     848:	9d 81       	ldd	r25, Y+5	; 0x05
     84a:	fc 01       	movw	r30, r24
     84c:	80 81       	ld	r24, Z
     84e:	88 23       	and	r24, r24
     850:	91 f5       	brne	.+100    	; 0x8b6 <__stack+0x57>
	{
		PinConfig.GPIO_PinNumber = GPIO_PIN_4;
     852:	84 e0       	ldi	r24, 0x04	; 4
     854:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_INPUT;
     856:	1a 82       	std	Y+2, r1	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     858:	ce 01       	movw	r24, r28
     85a:	01 96       	adiw	r24, 0x01	; 1
     85c:	bc 01       	movw	r22, r24
     85e:	86 e3       	ldi	r24, 0x36	; 54
     860:	90 e0       	ldi	r25, 0x00	; 0
     862:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_5;
     866:	85 e0       	ldi	r24, 0x05	; 5
     868:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_INPUT;
     86a:	1a 82       	std	Y+2, r1	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     86c:	ce 01       	movw	r24, r28
     86e:	01 96       	adiw	r24, 0x01	; 1
     870:	bc 01       	movw	r22, r24
     872:	86 e3       	ldi	r24, 0x36	; 54
     874:	90 e0       	ldi	r25, 0x00	; 0
     876:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_6;
     87a:	86 e0       	ldi	r24, 0x06	; 6
     87c:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
     87e:	81 e0       	ldi	r24, 0x01	; 1
     880:	8a 83       	std	Y+2, r24	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     882:	ce 01       	movw	r24, r28
     884:	01 96       	adiw	r24, 0x01	; 1
     886:	bc 01       	movw	r22, r24
     888:	86 e3       	ldi	r24, 0x36	; 54
     88a:	90 e0       	ldi	r25, 0x00	; 0
     88c:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

		PinConfig.GPIO_PinNumber = GPIO_PIN_7;
     890:	87 e0       	ldi	r24, 0x07	; 7
     892:	89 83       	std	Y+1, r24	; 0x01
		PinConfig.GPIO_DataDirection = GPIO_INPUT;
     894:	1a 82       	std	Y+2, r1	; 0x02
		MCAL_GPIO_Init(GPIOB,&PinConfig);
     896:	ce 01       	movw	r24, r28
     898:	01 96       	adiw	r24, 0x01	; 1
     89a:	bc 01       	movw	r22, r24
     89c:	86 e3       	ldi	r24, 0x36	; 54
     89e:	90 e0       	ldi	r25, 0x00	; 0
     8a0:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

		//Bit 4 – MSTR: Master/Slave Select
		SPI->SPCR &= ~(1<<4);
     8a4:	8d e2       	ldi	r24, 0x2D	; 45
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	2d e2       	ldi	r18, 0x2D	; 45
     8aa:	30 e0       	ldi	r19, 0x00	; 0
     8ac:	f9 01       	movw	r30, r18
     8ae:	20 81       	ld	r18, Z
     8b0:	2f 7e       	andi	r18, 0xEF	; 239
     8b2:	fc 01       	movw	r30, r24
     8b4:	20 83       	st	Z, r18
	}


	//Configure Clock

	switch(Config->SPI_SCK_RATE)
     8b6:	8c 81       	ldd	r24, Y+4	; 0x04
     8b8:	9d 81       	ldd	r25, Y+5	; 0x05
     8ba:	fc 01       	movw	r30, r24
     8bc:	84 81       	ldd	r24, Z+4	; 0x04
     8be:	88 2f       	mov	r24, r24
     8c0:	90 e0       	ldi	r25, 0x00	; 0
     8c2:	09 2e       	mov	r0, r25
     8c4:	00 0c       	add	r0, r0
     8c6:	aa 0b       	sbc	r26, r26
     8c8:	bb 0b       	sbc	r27, r27
     8ca:	40 e0       	ldi	r20, 0x00	; 0
     8cc:	50 e0       	ldi	r21, 0x00	; 0
     8ce:	26 e0       	ldi	r18, 0x06	; 6
     8d0:	30 e0       	ldi	r19, 0x00	; 0
     8d2:	84 1b       	sub	r24, r20
     8d4:	95 0b       	sbc	r25, r21
     8d6:	28 17       	cp	r18, r24
     8d8:	39 07       	cpc	r19, r25
     8da:	08 f4       	brcc	.+2      	; 0x8de <__stack+0x7f>
     8dc:	c9 c0       	rjmp	.+402    	; 0xa70 <__stack+0x211>
     8de:	86 5d       	subi	r24, 0xD6	; 214
     8e0:	9f 4f       	sbci	r25, 0xFF	; 255
     8e2:	fc 01       	movw	r30, r24
     8e4:	0c 94 43 0c 	jmp	0x1886	; 0x1886 <__tablejump2__>
	{
	case SPI_SCK_RATE_2:
		SPI->SPCR &= ~(1<<0);
     8e8:	8d e2       	ldi	r24, 0x2D	; 45
     8ea:	90 e0       	ldi	r25, 0x00	; 0
     8ec:	2d e2       	ldi	r18, 0x2D	; 45
     8ee:	30 e0       	ldi	r19, 0x00	; 0
     8f0:	f9 01       	movw	r30, r18
     8f2:	20 81       	ld	r18, Z
     8f4:	2e 7f       	andi	r18, 0xFE	; 254
     8f6:	fc 01       	movw	r30, r24
     8f8:	20 83       	st	Z, r18
		SPI->SPCR &= ~(1<<1);
     8fa:	8d e2       	ldi	r24, 0x2D	; 45
     8fc:	90 e0       	ldi	r25, 0x00	; 0
     8fe:	2d e2       	ldi	r18, 0x2D	; 45
     900:	30 e0       	ldi	r19, 0x00	; 0
     902:	f9 01       	movw	r30, r18
     904:	20 81       	ld	r18, Z
     906:	2d 7f       	andi	r18, 0xFD	; 253
     908:	fc 01       	movw	r30, r24
     90a:	20 83       	st	Z, r18
		SPI->SPSR |= (1<<0);
     90c:	8d e2       	ldi	r24, 0x2D	; 45
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	2d e2       	ldi	r18, 0x2D	; 45
     912:	30 e0       	ldi	r19, 0x00	; 0
     914:	f9 01       	movw	r30, r18
     916:	21 81       	ldd	r18, Z+1	; 0x01
     918:	21 60       	ori	r18, 0x01	; 1
     91a:	fc 01       	movw	r30, r24
     91c:	21 83       	std	Z+1, r18	; 0x01
		break;
     91e:	a8 c0       	rjmp	.+336    	; 0xa70 <__stack+0x211>
	case SPI_SCK_RATE_4:
		SPI->SPCR &= ~(1<<0);
     920:	8d e2       	ldi	r24, 0x2D	; 45
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	2d e2       	ldi	r18, 0x2D	; 45
     926:	30 e0       	ldi	r19, 0x00	; 0
     928:	f9 01       	movw	r30, r18
     92a:	20 81       	ld	r18, Z
     92c:	2e 7f       	andi	r18, 0xFE	; 254
     92e:	fc 01       	movw	r30, r24
     930:	20 83       	st	Z, r18
		SPI->SPCR &= ~(1<<1);
     932:	8d e2       	ldi	r24, 0x2D	; 45
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	2d e2       	ldi	r18, 0x2D	; 45
     938:	30 e0       	ldi	r19, 0x00	; 0
     93a:	f9 01       	movw	r30, r18
     93c:	20 81       	ld	r18, Z
     93e:	2d 7f       	andi	r18, 0xFD	; 253
     940:	fc 01       	movw	r30, r24
     942:	20 83       	st	Z, r18
		SPI->SPSR &= ~(1<<0);
     944:	8d e2       	ldi	r24, 0x2D	; 45
     946:	90 e0       	ldi	r25, 0x00	; 0
     948:	2d e2       	ldi	r18, 0x2D	; 45
     94a:	30 e0       	ldi	r19, 0x00	; 0
     94c:	f9 01       	movw	r30, r18
     94e:	21 81       	ldd	r18, Z+1	; 0x01
     950:	2e 7f       	andi	r18, 0xFE	; 254
     952:	fc 01       	movw	r30, r24
     954:	21 83       	std	Z+1, r18	; 0x01
		break;
     956:	8c c0       	rjmp	.+280    	; 0xa70 <__stack+0x211>
	case SPI_SCK_RATE_8:
		SPI->SPCR |= (1<<0);
     958:	8d e2       	ldi	r24, 0x2D	; 45
     95a:	90 e0       	ldi	r25, 0x00	; 0
     95c:	2d e2       	ldi	r18, 0x2D	; 45
     95e:	30 e0       	ldi	r19, 0x00	; 0
     960:	f9 01       	movw	r30, r18
     962:	20 81       	ld	r18, Z
     964:	21 60       	ori	r18, 0x01	; 1
     966:	fc 01       	movw	r30, r24
     968:	20 83       	st	Z, r18
		SPI->SPCR &= ~(1<<1);
     96a:	8d e2       	ldi	r24, 0x2D	; 45
     96c:	90 e0       	ldi	r25, 0x00	; 0
     96e:	2d e2       	ldi	r18, 0x2D	; 45
     970:	30 e0       	ldi	r19, 0x00	; 0
     972:	f9 01       	movw	r30, r18
     974:	20 81       	ld	r18, Z
     976:	2d 7f       	andi	r18, 0xFD	; 253
     978:	fc 01       	movw	r30, r24
     97a:	20 83       	st	Z, r18
		SPI->SPSR |= (1<<0);
     97c:	8d e2       	ldi	r24, 0x2D	; 45
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	2d e2       	ldi	r18, 0x2D	; 45
     982:	30 e0       	ldi	r19, 0x00	; 0
     984:	f9 01       	movw	r30, r18
     986:	21 81       	ldd	r18, Z+1	; 0x01
     988:	21 60       	ori	r18, 0x01	; 1
     98a:	fc 01       	movw	r30, r24
     98c:	21 83       	std	Z+1, r18	; 0x01
		break;
     98e:	70 c0       	rjmp	.+224    	; 0xa70 <__stack+0x211>
	case SPI_SCK_RATE_16:
		SPI->SPCR |= (1<<0);
     990:	8d e2       	ldi	r24, 0x2D	; 45
     992:	90 e0       	ldi	r25, 0x00	; 0
     994:	2d e2       	ldi	r18, 0x2D	; 45
     996:	30 e0       	ldi	r19, 0x00	; 0
     998:	f9 01       	movw	r30, r18
     99a:	20 81       	ld	r18, Z
     99c:	21 60       	ori	r18, 0x01	; 1
     99e:	fc 01       	movw	r30, r24
     9a0:	20 83       	st	Z, r18
		SPI->SPCR &= ~(1<<1);
     9a2:	8d e2       	ldi	r24, 0x2D	; 45
     9a4:	90 e0       	ldi	r25, 0x00	; 0
     9a6:	2d e2       	ldi	r18, 0x2D	; 45
     9a8:	30 e0       	ldi	r19, 0x00	; 0
     9aa:	f9 01       	movw	r30, r18
     9ac:	20 81       	ld	r18, Z
     9ae:	2d 7f       	andi	r18, 0xFD	; 253
     9b0:	fc 01       	movw	r30, r24
     9b2:	20 83       	st	Z, r18
		SPI->SPSR &= ~(1<<0);
     9b4:	8d e2       	ldi	r24, 0x2D	; 45
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	2d e2       	ldi	r18, 0x2D	; 45
     9ba:	30 e0       	ldi	r19, 0x00	; 0
     9bc:	f9 01       	movw	r30, r18
     9be:	21 81       	ldd	r18, Z+1	; 0x01
     9c0:	2e 7f       	andi	r18, 0xFE	; 254
     9c2:	fc 01       	movw	r30, r24
     9c4:	21 83       	std	Z+1, r18	; 0x01
		break;
     9c6:	54 c0       	rjmp	.+168    	; 0xa70 <__stack+0x211>
	case SPI_SCK_RATE_32:
		SPI->SPCR &= ~(1<<0);
     9c8:	8d e2       	ldi	r24, 0x2D	; 45
     9ca:	90 e0       	ldi	r25, 0x00	; 0
     9cc:	2d e2       	ldi	r18, 0x2D	; 45
     9ce:	30 e0       	ldi	r19, 0x00	; 0
     9d0:	f9 01       	movw	r30, r18
     9d2:	20 81       	ld	r18, Z
     9d4:	2e 7f       	andi	r18, 0xFE	; 254
     9d6:	fc 01       	movw	r30, r24
     9d8:	20 83       	st	Z, r18
		SPI->SPCR |= (1<<1);
     9da:	8d e2       	ldi	r24, 0x2D	; 45
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	2d e2       	ldi	r18, 0x2D	; 45
     9e0:	30 e0       	ldi	r19, 0x00	; 0
     9e2:	f9 01       	movw	r30, r18
     9e4:	20 81       	ld	r18, Z
     9e6:	22 60       	ori	r18, 0x02	; 2
     9e8:	fc 01       	movw	r30, r24
     9ea:	20 83       	st	Z, r18
		SPI->SPSR |= (1<<0);
     9ec:	8d e2       	ldi	r24, 0x2D	; 45
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	2d e2       	ldi	r18, 0x2D	; 45
     9f2:	30 e0       	ldi	r19, 0x00	; 0
     9f4:	f9 01       	movw	r30, r18
     9f6:	21 81       	ldd	r18, Z+1	; 0x01
     9f8:	21 60       	ori	r18, 0x01	; 1
     9fa:	fc 01       	movw	r30, r24
     9fc:	21 83       	std	Z+1, r18	; 0x01
		break;
     9fe:	38 c0       	rjmp	.+112    	; 0xa70 <__stack+0x211>
	case SPI_SCK_RATE_64:
		SPI->SPCR &= ~(1<<0);
     a00:	8d e2       	ldi	r24, 0x2D	; 45
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	2d e2       	ldi	r18, 0x2D	; 45
     a06:	30 e0       	ldi	r19, 0x00	; 0
     a08:	f9 01       	movw	r30, r18
     a0a:	20 81       	ld	r18, Z
     a0c:	2e 7f       	andi	r18, 0xFE	; 254
     a0e:	fc 01       	movw	r30, r24
     a10:	20 83       	st	Z, r18
		SPI->SPCR |= (1<<1);
     a12:	8d e2       	ldi	r24, 0x2D	; 45
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	2d e2       	ldi	r18, 0x2D	; 45
     a18:	30 e0       	ldi	r19, 0x00	; 0
     a1a:	f9 01       	movw	r30, r18
     a1c:	20 81       	ld	r18, Z
     a1e:	22 60       	ori	r18, 0x02	; 2
     a20:	fc 01       	movw	r30, r24
     a22:	20 83       	st	Z, r18
		SPI->SPSR &= ~(1<<0);
     a24:	8d e2       	ldi	r24, 0x2D	; 45
     a26:	90 e0       	ldi	r25, 0x00	; 0
     a28:	2d e2       	ldi	r18, 0x2D	; 45
     a2a:	30 e0       	ldi	r19, 0x00	; 0
     a2c:	f9 01       	movw	r30, r18
     a2e:	21 81       	ldd	r18, Z+1	; 0x01
     a30:	2e 7f       	andi	r18, 0xFE	; 254
     a32:	fc 01       	movw	r30, r24
     a34:	21 83       	std	Z+1, r18	; 0x01
		break;
     a36:	1c c0       	rjmp	.+56     	; 0xa70 <__stack+0x211>
	case SPI_SCK_RATE_128:
		SPI->SPCR |= (1<<0);
     a38:	8d e2       	ldi	r24, 0x2D	; 45
     a3a:	90 e0       	ldi	r25, 0x00	; 0
     a3c:	2d e2       	ldi	r18, 0x2D	; 45
     a3e:	30 e0       	ldi	r19, 0x00	; 0
     a40:	f9 01       	movw	r30, r18
     a42:	20 81       	ld	r18, Z
     a44:	21 60       	ori	r18, 0x01	; 1
     a46:	fc 01       	movw	r30, r24
     a48:	20 83       	st	Z, r18
		SPI->SPCR |= (1<<1);
     a4a:	8d e2       	ldi	r24, 0x2D	; 45
     a4c:	90 e0       	ldi	r25, 0x00	; 0
     a4e:	2d e2       	ldi	r18, 0x2D	; 45
     a50:	30 e0       	ldi	r19, 0x00	; 0
     a52:	f9 01       	movw	r30, r18
     a54:	20 81       	ld	r18, Z
     a56:	22 60       	ori	r18, 0x02	; 2
     a58:	fc 01       	movw	r30, r24
     a5a:	20 83       	st	Z, r18
		SPI->SPSR &= ~(1<<0);
     a5c:	8d e2       	ldi	r24, 0x2D	; 45
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	2d e2       	ldi	r18, 0x2D	; 45
     a62:	30 e0       	ldi	r19, 0x00	; 0
     a64:	f9 01       	movw	r30, r18
     a66:	21 81       	ldd	r18, Z+1	; 0x01
     a68:	2e 7f       	andi	r18, 0xFE	; 254
     a6a:	fc 01       	movw	r30, r24
     a6c:	21 83       	std	Z+1, r18	; 0x01
		break;
     a6e:	00 00       	nop

	//Rest of options to be implemented later


	//Enable SPI
	SPI->SPCR|=(1<<6);
     a70:	8d e2       	ldi	r24, 0x2D	; 45
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	2d e2       	ldi	r18, 0x2D	; 45
     a76:	30 e0       	ldi	r19, 0x00	; 0
     a78:	f9 01       	movw	r30, r18
     a7a:	20 81       	ld	r18, Z
     a7c:	20 64       	ori	r18, 0x40	; 64
     a7e:	fc 01       	movw	r30, r24
     a80:	20 83       	st	Z, r18
}
     a82:	00 00       	nop
     a84:	0f 90       	pop	r0
     a86:	0f 90       	pop	r0
     a88:	0f 90       	pop	r0
     a8a:	0f 90       	pop	r0
     a8c:	0f 90       	pop	r0
     a8e:	df 91       	pop	r29
     a90:	cf 91       	pop	r28
     a92:	08 95       	ret

00000a94 <MCAL_SPI_MASTER_SEND>:
uint8_t MCAL_SPI_MASTER_SEND(uint8_t data)
{
     a94:	cf 93       	push	r28
     a96:	df 93       	push	r29
     a98:	1f 92       	push	r1
     a9a:	cd b7       	in	r28, 0x3d	; 61
     a9c:	de b7       	in	r29, 0x3e	; 62
     a9e:	89 83       	std	Y+1, r24	; 0x01
	SPI->SPDR = data;
     aa0:	8d e2       	ldi	r24, 0x2D	; 45
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	29 81       	ldd	r18, Y+1	; 0x01
     aa6:	fc 01       	movw	r30, r24
     aa8:	22 83       	std	Z+2, r18	; 0x02
	while(!(SPI->SPSR & (1<<7)));
     aaa:	00 00       	nop
     aac:	8d e2       	ldi	r24, 0x2D	; 45
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	fc 01       	movw	r30, r24
     ab2:	81 81       	ldd	r24, Z+1	; 0x01
     ab4:	88 23       	and	r24, r24
     ab6:	d4 f7       	brge	.-12     	; 0xaac <MCAL_SPI_MASTER_SEND+0x18>
	return data;
     ab8:	89 81       	ldd	r24, Y+1	; 0x01

}
     aba:	0f 90       	pop	r0
     abc:	df 91       	pop	r29
     abe:	cf 91       	pop	r28
     ac0:	08 95       	ret

00000ac2 <MCAL_SPI_SLAVE_RECIEVE>:

uint8_t MCAL_SPI_SLAVE_RECIEVE(void)
{
     ac2:	cf 93       	push	r28
     ac4:	df 93       	push	r29
     ac6:	cd b7       	in	r28, 0x3d	; 61
     ac8:	de b7       	in	r29, 0x3e	; 62
	while(!(SPI->SPSR & (1<<7)));
     aca:	00 00       	nop
     acc:	8d e2       	ldi	r24, 0x2D	; 45
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	fc 01       	movw	r30, r24
     ad2:	81 81       	ldd	r24, Z+1	; 0x01
     ad4:	88 23       	and	r24, r24
     ad6:	d4 f7       	brge	.-12     	; 0xacc <MCAL_SPI_SLAVE_RECIEVE+0xa>
	return SPI->SPDR;
     ad8:	8d e2       	ldi	r24, 0x2D	; 45
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	fc 01       	movw	r30, r24
     ade:	82 81       	ldd	r24, Z+2	; 0x02

}
     ae0:	df 91       	pop	r29
     ae2:	cf 91       	pop	r28
     ae4:	08 95       	ret

00000ae6 <MCAL_SPI_SEND_RECIEVE>:

uint8_t MCAL_SPI_SEND_RECIEVE(uint8_t data)
{
     ae6:	cf 93       	push	r28
     ae8:	df 93       	push	r29
     aea:	1f 92       	push	r1
     aec:	cd b7       	in	r28, 0x3d	; 61
     aee:	de b7       	in	r29, 0x3e	; 62
     af0:	89 83       	std	Y+1, r24	; 0x01
	SPI->SPDR = data;
     af2:	8d e2       	ldi	r24, 0x2D	; 45
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	29 81       	ldd	r18, Y+1	; 0x01
     af8:	fc 01       	movw	r30, r24
     afa:	22 83       	std	Z+2, r18	; 0x02
	while(!(SPI->SPSR & (1<<7)));
     afc:	00 00       	nop
     afe:	8d e2       	ldi	r24, 0x2D	; 45
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	fc 01       	movw	r30, r24
     b04:	81 81       	ldd	r24, Z+1	; 0x01
     b06:	88 23       	and	r24, r24
     b08:	d4 f7       	brge	.-12     	; 0xafe <MCAL_SPI_SEND_RECIEVE+0x18>
	return SPI->SPDR;
     b0a:	8d e2       	ldi	r24, 0x2D	; 45
     b0c:	90 e0       	ldi	r25, 0x00	; 0
     b0e:	fc 01       	movw	r30, r24
     b10:	82 81       	ldd	r24, Z+2	; 0x02
}
     b12:	0f 90       	pop	r0
     b14:	df 91       	pop	r29
     b16:	cf 91       	pop	r28
     b18:	08 95       	ret

00000b1a <MCAL_I2C_Init>:
#undef F_CPU
#define F_CPU 8000000UL
#define prescaler 1

void MCAL_I2C_Init(unsigned long SCL_CLK)
{
     b1a:	0f 93       	push	r16
     b1c:	1f 93       	push	r17
     b1e:	cf 93       	push	r28
     b20:	df 93       	push	r29
     b22:	00 d0       	rcall	.+0      	; 0xb24 <MCAL_I2C_Init+0xa>
     b24:	00 d0       	rcall	.+0      	; 0xb26 <MCAL_I2C_Init+0xc>
     b26:	cd b7       	in	r28, 0x3d	; 61
     b28:	de b7       	in	r29, 0x3e	; 62
     b2a:	69 83       	std	Y+1, r22	; 0x01
     b2c:	7a 83       	std	Y+2, r23	; 0x02
     b2e:	8b 83       	std	Y+3, r24	; 0x03
     b30:	9c 83       	std	Y+4, r25	; 0x04
	TWBR = (uint8_t) (((F_CPU / SCL_CLK )-16) / (2*prescaler));
     b32:	00 e2       	ldi	r16, 0x20	; 32
     b34:	10 e0       	ldi	r17, 0x00	; 0
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	92 e1       	ldi	r25, 0x12	; 18
     b3a:	aa e7       	ldi	r26, 0x7A	; 122
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	29 81       	ldd	r18, Y+1	; 0x01
     b40:	3a 81       	ldd	r19, Y+2	; 0x02
     b42:	4b 81       	ldd	r20, Y+3	; 0x03
     b44:	5c 81       	ldd	r21, Y+4	; 0x04
     b46:	bc 01       	movw	r22, r24
     b48:	cd 01       	movw	r24, r26
     b4a:	0e 94 21 0c 	call	0x1842	; 0x1842 <__udivmodsi4>
     b4e:	da 01       	movw	r26, r20
     b50:	c9 01       	movw	r24, r18
     b52:	40 97       	sbiw	r24, 0x10	; 16
     b54:	a1 09       	sbc	r26, r1
     b56:	b1 09       	sbc	r27, r1
     b58:	b6 95       	lsr	r27
     b5a:	a7 95       	ror	r26
     b5c:	97 95       	ror	r25
     b5e:	87 95       	ror	r24
     b60:	f8 01       	movw	r30, r16
     b62:	80 83       	st	Z, r24
	switch(prescaler)
	{
	case 1:
		TWSR = 0;
     b64:	81 e2       	ldi	r24, 0x21	; 33
     b66:	90 e0       	ldi	r25, 0x00	; 0
     b68:	fc 01       	movw	r30, r24
     b6a:	10 82       	st	Z, r1
		break;
     b6c:	00 00       	nop
	case 64:
		TWSR = 3;
		break;
	}

}
     b6e:	00 00       	nop
     b70:	0f 90       	pop	r0
     b72:	0f 90       	pop	r0
     b74:	0f 90       	pop	r0
     b76:	0f 90       	pop	r0
     b78:	df 91       	pop	r29
     b7a:	cf 91       	pop	r28
     b7c:	1f 91       	pop	r17
     b7e:	0f 91       	pop	r16
     b80:	08 95       	ret

00000b82 <MCAL_I2C_Start_Condition>:
void MCAL_I2C_Start_Condition(void)
{
     b82:	cf 93       	push	r28
     b84:	df 93       	push	r29
     b86:	cd b7       	in	r28, 0x3d	; 61
     b88:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1<<7)|(1<<2)|(1<<5);
     b8a:	86 e5       	ldi	r24, 0x56	; 86
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	24 ea       	ldi	r18, 0xA4	; 164
     b90:	fc 01       	movw	r30, r24
     b92:	20 83       	st	Z, r18
	while(((TWCR & (1<<7))== 0));
     b94:	00 00       	nop
     b96:	86 e5       	ldi	r24, 0x56	; 86
     b98:	90 e0       	ldi	r25, 0x00	; 0
     b9a:	fc 01       	movw	r30, r24
     b9c:	80 81       	ld	r24, Z
     b9e:	88 23       	and	r24, r24
     ba0:	d4 f7       	brge	.-12     	; 0xb96 <MCAL_I2C_Start_Condition+0x14>
	while ((TWSR)!=0x08);
     ba2:	00 00       	nop
     ba4:	81 e2       	ldi	r24, 0x21	; 33
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	fc 01       	movw	r30, r24
     baa:	80 81       	ld	r24, Z
     bac:	88 30       	cpi	r24, 0x08	; 8
     bae:	d1 f7       	brne	.-12     	; 0xba4 <MCAL_I2C_Start_Condition+0x22>
}
     bb0:	00 00       	nop
     bb2:	df 91       	pop	r29
     bb4:	cf 91       	pop	r28
     bb6:	08 95       	ret

00000bb8 <MCAL_I2C_Write>:

void MCAL_I2C_Write(uint8_t Data)
{
     bb8:	cf 93       	push	r28
     bba:	df 93       	push	r29
     bbc:	1f 92       	push	r1
     bbe:	cd b7       	in	r28, 0x3d	; 61
     bc0:	de b7       	in	r29, 0x3e	; 62
     bc2:	89 83       	std	Y+1, r24	; 0x01
	TWDR =  Data;
     bc4:	83 e2       	ldi	r24, 0x23	; 35
     bc6:	90 e0       	ldi	r25, 0x00	; 0
     bc8:	29 81       	ldd	r18, Y+1	; 0x01
     bca:	fc 01       	movw	r30, r24
     bcc:	20 83       	st	Z, r18
	TWCR = (1<<7)|(1<<2);
     bce:	86 e5       	ldi	r24, 0x56	; 86
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	24 e8       	ldi	r18, 0x84	; 132
     bd4:	fc 01       	movw	r30, r24
     bd6:	20 83       	st	Z, r18
	while ((TWCR&0x80)==0);
     bd8:	00 00       	nop
     bda:	86 e5       	ldi	r24, 0x56	; 86
     bdc:	90 e0       	ldi	r25, 0x00	; 0
     bde:	fc 01       	movw	r30, r24
     be0:	80 81       	ld	r24, Z
     be2:	88 23       	and	r24, r24
     be4:	d4 f7       	brge	.-12     	; 0xbda <MCAL_I2C_Write+0x22>
}
     be6:	00 00       	nop
     be8:	0f 90       	pop	r0
     bea:	df 91       	pop	r29
     bec:	cf 91       	pop	r28
     bee:	08 95       	ret

00000bf0 <MCAL_I2C_Stop_Condition>:

void MCAL_I2C_Stop_Condition(void)
{
     bf0:	cf 93       	push	r28
     bf2:	df 93       	push	r29
     bf4:	cd b7       	in	r28, 0x3d	; 61
     bf6:	de b7       	in	r29, 0x3e	; 62
	TWCR = (1<<7)|(1<<2)|(1<<4);
     bf8:	86 e5       	ldi	r24, 0x56	; 86
     bfa:	90 e0       	ldi	r25, 0x00	; 0
     bfc:	24 e9       	ldi	r18, 0x94	; 148
     bfe:	fc 01       	movw	r30, r24
     c00:	20 83       	st	Z, r18
}
     c02:	00 00       	nop
     c04:	df 91       	pop	r29
     c06:	cf 91       	pop	r28
     c08:	08 95       	ret

00000c0a <MCAL_I2C_Set_Address>:

void MCAL_I2C_Set_Address(uint8_t address)
{
     c0a:	cf 93       	push	r28
     c0c:	df 93       	push	r29
     c0e:	1f 92       	push	r1
     c10:	cd b7       	in	r28, 0x3d	; 61
     c12:	de b7       	in	r29, 0x3e	; 62
     c14:	89 83       	std	Y+1, r24	; 0x01
	TWAR = address;
     c16:	82 e2       	ldi	r24, 0x22	; 34
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	29 81       	ldd	r18, Y+1	; 0x01
     c1c:	fc 01       	movw	r30, r24
     c1e:	20 83       	st	Z, r18
}
     c20:	00 00       	nop
     c22:	0f 90       	pop	r0
     c24:	df 91       	pop	r29
     c26:	cf 91       	pop	r28
     c28:	08 95       	ret

00000c2a <MCAL_I2C_Read>:
uint8_t MCAL_I2C_Read(uint8_t ACK)
{
     c2a:	cf 93       	push	r28
     c2c:	df 93       	push	r29
     c2e:	1f 92       	push	r1
     c30:	cd b7       	in	r28, 0x3d	; 61
     c32:	de b7       	in	r29, 0x3e	; 62
     c34:	89 83       	std	Y+1, r24	; 0x01
	TWCR = (1<<7)|(1<<2)|(ACK<<6);
     c36:	86 e5       	ldi	r24, 0x56	; 86
     c38:	90 e0       	ldi	r25, 0x00	; 0
     c3a:	29 81       	ldd	r18, Y+1	; 0x01
     c3c:	22 2f       	mov	r18, r18
     c3e:	30 e0       	ldi	r19, 0x00	; 0
     c40:	00 24       	eor	r0, r0
     c42:	36 95       	lsr	r19
     c44:	27 95       	ror	r18
     c46:	07 94       	ror	r0
     c48:	36 95       	lsr	r19
     c4a:	27 95       	ror	r18
     c4c:	07 94       	ror	r0
     c4e:	32 2f       	mov	r19, r18
     c50:	20 2d       	mov	r18, r0
     c52:	24 68       	ori	r18, 0x84	; 132
     c54:	fc 01       	movw	r30, r24
     c56:	20 83       	st	Z, r18
	while ((TWCR&0x80)==0);
     c58:	00 00       	nop
     c5a:	86 e5       	ldi	r24, 0x56	; 86
     c5c:	90 e0       	ldi	r25, 0x00	; 0
     c5e:	fc 01       	movw	r30, r24
     c60:	80 81       	ld	r24, Z
     c62:	88 23       	and	r24, r24
     c64:	d4 f7       	brge	.-12     	; 0xc5a <MCAL_I2C_Read+0x30>
	return TWDR;
     c66:	83 e2       	ldi	r24, 0x23	; 35
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	fc 01       	movw	r30, r24
     c6c:	80 81       	ld	r24, Z

}
     c6e:	0f 90       	pop	r0
     c70:	df 91       	pop	r29
     c72:	cf 91       	pop	r28
     c74:	08 95       	ret

00000c76 <MCAL_GPIO_Init>:
 * @param [in]	-PinConfig : Pointer to GPIO_PinConfig_t which contains the configuration info for specified GPIO
 * @retval 		-None
 * Note 		-None
 */
void MCAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_PinConfig_t* PinConfig )
{
     c76:	cf 93       	push	r28
     c78:	df 93       	push	r29
     c7a:	00 d0       	rcall	.+0      	; 0xc7c <MCAL_GPIO_Init+0x6>
     c7c:	00 d0       	rcall	.+0      	; 0xc7e <MCAL_GPIO_Init+0x8>
     c7e:	cd b7       	in	r28, 0x3d	; 61
     c80:	de b7       	in	r29, 0x3e	; 62
     c82:	9a 83       	std	Y+2, r25	; 0x02
     c84:	89 83       	std	Y+1, r24	; 0x01
     c86:	7c 83       	std	Y+4, r23	; 0x04
     c88:	6b 83       	std	Y+3, r22	; 0x03
	//Configure Pin to be Output or Input
	if(PinConfig->GPIO_DataDirection == GPIO_OUTPUT)
     c8a:	8b 81       	ldd	r24, Y+3	; 0x03
     c8c:	9c 81       	ldd	r25, Y+4	; 0x04
     c8e:	fc 01       	movw	r30, r24
     c90:	81 81       	ldd	r24, Z+1	; 0x01
     c92:	81 30       	cpi	r24, 0x01	; 1
     c94:	c9 f4       	brne	.+50     	; 0xcc8 <MCAL_GPIO_Init+0x52>
	{
		GPIOx->DDR |= (1<<PinConfig->GPIO_PinNumber);
     c96:	89 81       	ldd	r24, Y+1	; 0x01
     c98:	9a 81       	ldd	r25, Y+2	; 0x02
     c9a:	fc 01       	movw	r30, r24
     c9c:	81 81       	ldd	r24, Z+1	; 0x01
     c9e:	48 2f       	mov	r20, r24
     ca0:	8b 81       	ldd	r24, Y+3	; 0x03
     ca2:	9c 81       	ldd	r25, Y+4	; 0x04
     ca4:	fc 01       	movw	r30, r24
     ca6:	80 81       	ld	r24, Z
     ca8:	28 2f       	mov	r18, r24
     caa:	30 e0       	ldi	r19, 0x00	; 0
     cac:	81 e0       	ldi	r24, 0x01	; 1
     cae:	90 e0       	ldi	r25, 0x00	; 0
     cb0:	02 c0       	rjmp	.+4      	; 0xcb6 <MCAL_GPIO_Init+0x40>
     cb2:	88 0f       	add	r24, r24
     cb4:	99 1f       	adc	r25, r25
     cb6:	2a 95       	dec	r18
     cb8:	e2 f7       	brpl	.-8      	; 0xcb2 <MCAL_GPIO_Init+0x3c>
     cba:	84 2b       	or	r24, r20
     cbc:	28 2f       	mov	r18, r24
     cbe:	89 81       	ldd	r24, Y+1	; 0x01
     cc0:	9a 81       	ldd	r25, Y+2	; 0x02
     cc2:	fc 01       	movw	r30, r24
     cc4:	21 83       	std	Z+1, r18	; 0x01
     cc6:	1f c0       	rjmp	.+62     	; 0xd06 <MCAL_GPIO_Init+0x90>
	}
	else if(PinConfig->GPIO_DataDirection == GPIO_INPUT)
     cc8:	8b 81       	ldd	r24, Y+3	; 0x03
     cca:	9c 81       	ldd	r25, Y+4	; 0x04
     ccc:	fc 01       	movw	r30, r24
     cce:	81 81       	ldd	r24, Z+1	; 0x01
     cd0:	88 23       	and	r24, r24
     cd2:	c9 f4       	brne	.+50     	; 0xd06 <MCAL_GPIO_Init+0x90>
	{
		GPIOx->DDR &= ~(1<<PinConfig->GPIO_PinNumber);
     cd4:	89 81       	ldd	r24, Y+1	; 0x01
     cd6:	9a 81       	ldd	r25, Y+2	; 0x02
     cd8:	fc 01       	movw	r30, r24
     cda:	81 81       	ldd	r24, Z+1	; 0x01
     cdc:	48 2f       	mov	r20, r24
     cde:	8b 81       	ldd	r24, Y+3	; 0x03
     ce0:	9c 81       	ldd	r25, Y+4	; 0x04
     ce2:	fc 01       	movw	r30, r24
     ce4:	80 81       	ld	r24, Z
     ce6:	28 2f       	mov	r18, r24
     ce8:	30 e0       	ldi	r19, 0x00	; 0
     cea:	81 e0       	ldi	r24, 0x01	; 1
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	02 c0       	rjmp	.+4      	; 0xcf4 <MCAL_GPIO_Init+0x7e>
     cf0:	88 0f       	add	r24, r24
     cf2:	99 1f       	adc	r25, r25
     cf4:	2a 95       	dec	r18
     cf6:	e2 f7       	brpl	.-8      	; 0xcf0 <MCAL_GPIO_Init+0x7a>
     cf8:	80 95       	com	r24
     cfa:	84 23       	and	r24, r20
     cfc:	28 2f       	mov	r18, r24
     cfe:	89 81       	ldd	r24, Y+1	; 0x01
     d00:	9a 81       	ldd	r25, Y+2	; 0x02
     d02:	fc 01       	movw	r30, r24
     d04:	21 83       	std	Z+1, r18	; 0x01
	}

	//Configure State to be High or Low
	if(PinConfig->GPIO_Resistor_State == GPIO_PULL_UP)
     d06:	8b 81       	ldd	r24, Y+3	; 0x03
     d08:	9c 81       	ldd	r25, Y+4	; 0x04
     d0a:	fc 01       	movw	r30, r24
     d0c:	82 81       	ldd	r24, Z+2	; 0x02
     d0e:	81 30       	cpi	r24, 0x01	; 1
     d10:	c9 f4       	brne	.+50     	; 0xd44 <MCAL_GPIO_Init+0xce>
	{
		GPIOx->PORT	|= (1<<PinConfig->GPIO_PinNumber);
     d12:	89 81       	ldd	r24, Y+1	; 0x01
     d14:	9a 81       	ldd	r25, Y+2	; 0x02
     d16:	fc 01       	movw	r30, r24
     d18:	82 81       	ldd	r24, Z+2	; 0x02
     d1a:	48 2f       	mov	r20, r24
     d1c:	8b 81       	ldd	r24, Y+3	; 0x03
     d1e:	9c 81       	ldd	r25, Y+4	; 0x04
     d20:	fc 01       	movw	r30, r24
     d22:	80 81       	ld	r24, Z
     d24:	28 2f       	mov	r18, r24
     d26:	30 e0       	ldi	r19, 0x00	; 0
     d28:	81 e0       	ldi	r24, 0x01	; 1
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	02 c0       	rjmp	.+4      	; 0xd32 <MCAL_GPIO_Init+0xbc>
     d2e:	88 0f       	add	r24, r24
     d30:	99 1f       	adc	r25, r25
     d32:	2a 95       	dec	r18
     d34:	e2 f7       	brpl	.-8      	; 0xd2e <MCAL_GPIO_Init+0xb8>
     d36:	84 2b       	or	r24, r20
     d38:	28 2f       	mov	r18, r24
     d3a:	89 81       	ldd	r24, Y+1	; 0x01
     d3c:	9a 81       	ldd	r25, Y+2	; 0x02
     d3e:	fc 01       	movw	r30, r24
     d40:	22 83       	std	Z+2, r18	; 0x02
	{
		GPIOx->PORT &= ~(1<<PinConfig->GPIO_PinNumber);
	}


}
     d42:	1f c0       	rjmp	.+62     	; 0xd82 <MCAL_GPIO_Init+0x10c>
	//Configure State to be High or Low
	if(PinConfig->GPIO_Resistor_State == GPIO_PULL_UP)
	{
		GPIOx->PORT	|= (1<<PinConfig->GPIO_PinNumber);
	}
	else if(PinConfig->GPIO_DataDirection == GPIO_PULL_DOWN)
     d44:	8b 81       	ldd	r24, Y+3	; 0x03
     d46:	9c 81       	ldd	r25, Y+4	; 0x04
     d48:	fc 01       	movw	r30, r24
     d4a:	81 81       	ldd	r24, Z+1	; 0x01
     d4c:	88 23       	and	r24, r24
     d4e:	c9 f4       	brne	.+50     	; 0xd82 <MCAL_GPIO_Init+0x10c>
	{
		GPIOx->PORT &= ~(1<<PinConfig->GPIO_PinNumber);
     d50:	89 81       	ldd	r24, Y+1	; 0x01
     d52:	9a 81       	ldd	r25, Y+2	; 0x02
     d54:	fc 01       	movw	r30, r24
     d56:	82 81       	ldd	r24, Z+2	; 0x02
     d58:	48 2f       	mov	r20, r24
     d5a:	8b 81       	ldd	r24, Y+3	; 0x03
     d5c:	9c 81       	ldd	r25, Y+4	; 0x04
     d5e:	fc 01       	movw	r30, r24
     d60:	80 81       	ld	r24, Z
     d62:	28 2f       	mov	r18, r24
     d64:	30 e0       	ldi	r19, 0x00	; 0
     d66:	81 e0       	ldi	r24, 0x01	; 1
     d68:	90 e0       	ldi	r25, 0x00	; 0
     d6a:	02 c0       	rjmp	.+4      	; 0xd70 <MCAL_GPIO_Init+0xfa>
     d6c:	88 0f       	add	r24, r24
     d6e:	99 1f       	adc	r25, r25
     d70:	2a 95       	dec	r18
     d72:	e2 f7       	brpl	.-8      	; 0xd6c <MCAL_GPIO_Init+0xf6>
     d74:	80 95       	com	r24
     d76:	84 23       	and	r24, r20
     d78:	28 2f       	mov	r18, r24
     d7a:	89 81       	ldd	r24, Y+1	; 0x01
     d7c:	9a 81       	ldd	r25, Y+2	; 0x02
     d7e:	fc 01       	movw	r30, r24
     d80:	22 83       	std	Z+2, r18	; 0x02
	}


}
     d82:	00 00       	nop
     d84:	0f 90       	pop	r0
     d86:	0f 90       	pop	r0
     d88:	0f 90       	pop	r0
     d8a:	0f 90       	pop	r0
     d8c:	df 91       	pop	r29
     d8e:	cf 91       	pop	r28
     d90:	08 95       	ret

00000d92 <MCAL_GPIO_ReadPin>:
 * @param [in]	-PinNumber : Pin number to be read from according to @ref GPIO_PINS_Define
 * @retval 		-The input Pin value (two values based on @ref GPIO_PIN_State)
 * Note 		-None
 */
uint8_t MCAL_GPIO_ReadPin (GPIO_TypeDef *GPIOx,uint8_t PinNumber)
{
     d92:	cf 93       	push	r28
     d94:	df 93       	push	r29
     d96:	00 d0       	rcall	.+0      	; 0xd98 <MCAL_GPIO_ReadPin+0x6>
     d98:	00 d0       	rcall	.+0      	; 0xd9a <MCAL_GPIO_ReadPin+0x8>
     d9a:	cd b7       	in	r28, 0x3d	; 61
     d9c:	de b7       	in	r29, 0x3e	; 62
     d9e:	9b 83       	std	Y+3, r25	; 0x03
     da0:	8a 83       	std	Y+2, r24	; 0x02
     da2:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t ReadStatus;
	if ((GPIOx->PIN>>PinNumber) &1)
     da4:	8a 81       	ldd	r24, Y+2	; 0x02
     da6:	9b 81       	ldd	r25, Y+3	; 0x03
     da8:	fc 01       	movw	r30, r24
     daa:	80 81       	ld	r24, Z
     dac:	88 2f       	mov	r24, r24
     dae:	90 e0       	ldi	r25, 0x00	; 0
     db0:	2c 81       	ldd	r18, Y+4	; 0x04
     db2:	22 2f       	mov	r18, r18
     db4:	30 e0       	ldi	r19, 0x00	; 0
     db6:	02 c0       	rjmp	.+4      	; 0xdbc <MCAL_GPIO_ReadPin+0x2a>
     db8:	95 95       	asr	r25
     dba:	87 95       	ror	r24
     dbc:	2a 95       	dec	r18
     dbe:	e2 f7       	brpl	.-8      	; 0xdb8 <MCAL_GPIO_ReadPin+0x26>
     dc0:	81 70       	andi	r24, 0x01	; 1
     dc2:	99 27       	eor	r25, r25
     dc4:	89 2b       	or	r24, r25
     dc6:	19 f0       	breq	.+6      	; 0xdce <MCAL_GPIO_ReadPin+0x3c>
	{
		ReadStatus = GPIO_PIN_SET;
     dc8:	81 e0       	ldi	r24, 0x01	; 1
     dca:	89 83       	std	Y+1, r24	; 0x01
     dcc:	01 c0       	rjmp	.+2      	; 0xdd0 <MCAL_GPIO_ReadPin+0x3e>
	}
	else
	{
		ReadStatus = GPIO_PIN_RESET;
     dce:	19 82       	std	Y+1, r1	; 0x01

	}

	return ReadStatus;
     dd0:	89 81       	ldd	r24, Y+1	; 0x01


}
     dd2:	0f 90       	pop	r0
     dd4:	0f 90       	pop	r0
     dd6:	0f 90       	pop	r0
     dd8:	0f 90       	pop	r0
     dda:	df 91       	pop	r29
     ddc:	cf 91       	pop	r28
     dde:	08 95       	ret

00000de0 <MCAL_GPIO_ReadPort>:
 * @param [in] 	-GPIOx : where x can be (A,B,C,D depending on device used) to select which GPIO Peripheral Instant
 * @retval 		-The input PORT value
 * Note 		-None
 */
uint8_t MCAL_GPIO_ReadPort (GPIO_TypeDef *GPIOx)
{
     de0:	cf 93       	push	r28
     de2:	df 93       	push	r29
     de4:	00 d0       	rcall	.+0      	; 0xde6 <MCAL_GPIO_ReadPort+0x6>
     de6:	1f 92       	push	r1
     de8:	cd b7       	in	r28, 0x3d	; 61
     dea:	de b7       	in	r29, 0x3e	; 62
     dec:	9b 83       	std	Y+3, r25	; 0x03
     dee:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t ReadStatus;
	ReadStatus = GPIOx->PIN;
     df0:	8a 81       	ldd	r24, Y+2	; 0x02
     df2:	9b 81       	ldd	r25, Y+3	; 0x03
     df4:	fc 01       	movw	r30, r24
     df6:	80 81       	ld	r24, Z
     df8:	89 83       	std	Y+1, r24	; 0x01
	return ReadStatus;
     dfa:	89 81       	ldd	r24, Y+1	; 0x01
}
     dfc:	0f 90       	pop	r0
     dfe:	0f 90       	pop	r0
     e00:	0f 90       	pop	r0
     e02:	df 91       	pop	r29
     e04:	cf 91       	pop	r28
     e06:	08 95       	ret

00000e08 <MCAL_GPIO_WritePin>:
 * @param [in]	-Value : PIN value
 * @retval 		-None
 * Note 		-None
 */
void MCAL_GPIO_WritePin (GPIO_TypeDef *GPIOx ,uint8_t PinNumber , uint8_t Value)
{
     e08:	cf 93       	push	r28
     e0a:	df 93       	push	r29
     e0c:	00 d0       	rcall	.+0      	; 0xe0e <MCAL_GPIO_WritePin+0x6>
     e0e:	00 d0       	rcall	.+0      	; 0xe10 <MCAL_GPIO_WritePin+0x8>
     e10:	cd b7       	in	r28, 0x3d	; 61
     e12:	de b7       	in	r29, 0x3e	; 62
     e14:	9a 83       	std	Y+2, r25	; 0x02
     e16:	89 83       	std	Y+1, r24	; 0x01
     e18:	6b 83       	std	Y+3, r22	; 0x03
     e1a:	4c 83       	std	Y+4, r20	; 0x04
	if(Value == GPIO_PIN_SET)
     e1c:	8c 81       	ldd	r24, Y+4	; 0x04
     e1e:	81 30       	cpi	r24, 0x01	; 1
     e20:	b1 f4       	brne	.+44     	; 0xe4e <MCAL_GPIO_WritePin+0x46>
	{
		GPIOx->PORT	|= (1<<PinNumber);
     e22:	89 81       	ldd	r24, Y+1	; 0x01
     e24:	9a 81       	ldd	r25, Y+2	; 0x02
     e26:	fc 01       	movw	r30, r24
     e28:	82 81       	ldd	r24, Z+2	; 0x02
     e2a:	48 2f       	mov	r20, r24
     e2c:	8b 81       	ldd	r24, Y+3	; 0x03
     e2e:	28 2f       	mov	r18, r24
     e30:	30 e0       	ldi	r19, 0x00	; 0
     e32:	81 e0       	ldi	r24, 0x01	; 1
     e34:	90 e0       	ldi	r25, 0x00	; 0
     e36:	02 c0       	rjmp	.+4      	; 0xe3c <MCAL_GPIO_WritePin+0x34>
     e38:	88 0f       	add	r24, r24
     e3a:	99 1f       	adc	r25, r25
     e3c:	2a 95       	dec	r18
     e3e:	e2 f7       	brpl	.-8      	; 0xe38 <MCAL_GPIO_WritePin+0x30>
     e40:	84 2b       	or	r24, r20
     e42:	28 2f       	mov	r18, r24
     e44:	89 81       	ldd	r24, Y+1	; 0x01
     e46:	9a 81       	ldd	r25, Y+2	; 0x02
     e48:	fc 01       	movw	r30, r24
     e4a:	22 83       	std	Z+2, r18	; 0x02
	}
	else if (Value == GPIO_PIN_RESET)
	{
		GPIOx->PORT &= ~(1<<PinNumber);
	}
}
     e4c:	19 c0       	rjmp	.+50     	; 0xe80 <MCAL_GPIO_WritePin+0x78>
{
	if(Value == GPIO_PIN_SET)
	{
		GPIOx->PORT	|= (1<<PinNumber);
	}
	else if (Value == GPIO_PIN_RESET)
     e4e:	8c 81       	ldd	r24, Y+4	; 0x04
     e50:	88 23       	and	r24, r24
     e52:	b1 f4       	brne	.+44     	; 0xe80 <MCAL_GPIO_WritePin+0x78>
	{
		GPIOx->PORT &= ~(1<<PinNumber);
     e54:	89 81       	ldd	r24, Y+1	; 0x01
     e56:	9a 81       	ldd	r25, Y+2	; 0x02
     e58:	fc 01       	movw	r30, r24
     e5a:	82 81       	ldd	r24, Z+2	; 0x02
     e5c:	48 2f       	mov	r20, r24
     e5e:	8b 81       	ldd	r24, Y+3	; 0x03
     e60:	28 2f       	mov	r18, r24
     e62:	30 e0       	ldi	r19, 0x00	; 0
     e64:	81 e0       	ldi	r24, 0x01	; 1
     e66:	90 e0       	ldi	r25, 0x00	; 0
     e68:	02 c0       	rjmp	.+4      	; 0xe6e <MCAL_GPIO_WritePin+0x66>
     e6a:	88 0f       	add	r24, r24
     e6c:	99 1f       	adc	r25, r25
     e6e:	2a 95       	dec	r18
     e70:	e2 f7       	brpl	.-8      	; 0xe6a <MCAL_GPIO_WritePin+0x62>
     e72:	80 95       	com	r24
     e74:	84 23       	and	r24, r20
     e76:	28 2f       	mov	r18, r24
     e78:	89 81       	ldd	r24, Y+1	; 0x01
     e7a:	9a 81       	ldd	r25, Y+2	; 0x02
     e7c:	fc 01       	movw	r30, r24
     e7e:	22 83       	std	Z+2, r18	; 0x02
	}
}
     e80:	00 00       	nop
     e82:	0f 90       	pop	r0
     e84:	0f 90       	pop	r0
     e86:	0f 90       	pop	r0
     e88:	0f 90       	pop	r0
     e8a:	df 91       	pop	r29
     e8c:	cf 91       	pop	r28
     e8e:	08 95       	ret

00000e90 <MCAL_GPIO_WritePort>:
 * @param [in]	-Value : Port value
 * @retval 		-None
 * Note 		-None
 */
void MCAL_GPIO_WritePort (GPIO_TypeDef *GPIOx , uint8_t Value)
{
     e90:	cf 93       	push	r28
     e92:	df 93       	push	r29
     e94:	00 d0       	rcall	.+0      	; 0xe96 <MCAL_GPIO_WritePort+0x6>
     e96:	1f 92       	push	r1
     e98:	cd b7       	in	r28, 0x3d	; 61
     e9a:	de b7       	in	r29, 0x3e	; 62
     e9c:	9a 83       	std	Y+2, r25	; 0x02
     e9e:	89 83       	std	Y+1, r24	; 0x01
     ea0:	6b 83       	std	Y+3, r22	; 0x03
	GPIOx->PORT	= Value;
     ea2:	89 81       	ldd	r24, Y+1	; 0x01
     ea4:	9a 81       	ldd	r25, Y+2	; 0x02
     ea6:	2b 81       	ldd	r18, Y+3	; 0x03
     ea8:	fc 01       	movw	r30, r24
     eaa:	22 83       	std	Z+2, r18	; 0x02
}
     eac:	00 00       	nop
     eae:	0f 90       	pop	r0
     eb0:	0f 90       	pop	r0
     eb2:	0f 90       	pop	r0
     eb4:	df 91       	pop	r29
     eb6:	cf 91       	pop	r28
     eb8:	08 95       	ret

00000eba <MCAL_GPIO_TogglePin>:
 * @param [in]	-PinNumber : Specific Pin number to be Toggled according to @ref GPIO_PINS_Define
 * @retval 		-None
 * Note 		-None
 */
void MCAL_GPIO_TogglePin (GPIO_TypeDef *GPIOx , uint8_t PinNumber)
{
     eba:	cf 93       	push	r28
     ebc:	df 93       	push	r29
     ebe:	00 d0       	rcall	.+0      	; 0xec0 <MCAL_GPIO_TogglePin+0x6>
     ec0:	1f 92       	push	r1
     ec2:	cd b7       	in	r28, 0x3d	; 61
     ec4:	de b7       	in	r29, 0x3e	; 62
     ec6:	9a 83       	std	Y+2, r25	; 0x02
     ec8:	89 83       	std	Y+1, r24	; 0x01
     eca:	6b 83       	std	Y+3, r22	; 0x03
	GPIOx->PORT ^= 1<<PinNumber;
     ecc:	89 81       	ldd	r24, Y+1	; 0x01
     ece:	9a 81       	ldd	r25, Y+2	; 0x02
     ed0:	fc 01       	movw	r30, r24
     ed2:	82 81       	ldd	r24, Z+2	; 0x02
     ed4:	48 2f       	mov	r20, r24
     ed6:	8b 81       	ldd	r24, Y+3	; 0x03
     ed8:	28 2f       	mov	r18, r24
     eda:	30 e0       	ldi	r19, 0x00	; 0
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	02 c0       	rjmp	.+4      	; 0xee6 <MCAL_GPIO_TogglePin+0x2c>
     ee2:	88 0f       	add	r24, r24
     ee4:	99 1f       	adc	r25, r25
     ee6:	2a 95       	dec	r18
     ee8:	e2 f7       	brpl	.-8      	; 0xee2 <MCAL_GPIO_TogglePin+0x28>
     eea:	84 27       	eor	r24, r20
     eec:	28 2f       	mov	r18, r24
     eee:	89 81       	ldd	r24, Y+1	; 0x01
     ef0:	9a 81       	ldd	r25, Y+2	; 0x02
     ef2:	fc 01       	movw	r30, r24
     ef4:	22 83       	std	Z+2, r18	; 0x02
}
     ef6:	00 00       	nop
     ef8:	0f 90       	pop	r0
     efa:	0f 90       	pop	r0
     efc:	0f 90       	pop	r0
     efe:	df 91       	pop	r29
     f00:	cf 91       	pop	r28
     f02:	08 95       	ret

00000f04 <wait_ms>:
 * @param [in] 	-time : Variable for amount of loops needed
 * @retval 		-None
 * Note 		-None
 */
void wait_ms(uint32_t time)
{
     f04:	cf 93       	push	r28
     f06:	df 93       	push	r29
     f08:	cd b7       	in	r28, 0x3d	; 61
     f0a:	de b7       	in	r29, 0x3e	; 62
     f0c:	2c 97       	sbiw	r28, 0x0c	; 12
     f0e:	0f b6       	in	r0, 0x3f	; 63
     f10:	f8 94       	cli
     f12:	de bf       	out	0x3e, r29	; 62
     f14:	0f be       	out	0x3f, r0	; 63
     f16:	cd bf       	out	0x3d, r28	; 61
     f18:	69 87       	std	Y+9, r22	; 0x09
     f1a:	7a 87       	std	Y+10, r23	; 0x0a
     f1c:	8b 87       	std	Y+11, r24	; 0x0b
     f1e:	9c 87       	std	Y+12, r25	; 0x0c
	uint32_t i,j;
	for(i=0;i<time;i++)
     f20:	19 82       	std	Y+1, r1	; 0x01
     f22:	1a 82       	std	Y+2, r1	; 0x02
     f24:	1b 82       	std	Y+3, r1	; 0x03
     f26:	1c 82       	std	Y+4, r1	; 0x04
     f28:	28 c0       	rjmp	.+80     	; 0xf7a <wait_ms+0x76>
		for(j=0;j<time;j++);
     f2a:	1d 82       	std	Y+5, r1	; 0x05
     f2c:	1e 82       	std	Y+6, r1	; 0x06
     f2e:	1f 82       	std	Y+7, r1	; 0x07
     f30:	18 86       	std	Y+8, r1	; 0x08
     f32:	0b c0       	rjmp	.+22     	; 0xf4a <wait_ms+0x46>
     f34:	8d 81       	ldd	r24, Y+5	; 0x05
     f36:	9e 81       	ldd	r25, Y+6	; 0x06
     f38:	af 81       	ldd	r26, Y+7	; 0x07
     f3a:	b8 85       	ldd	r27, Y+8	; 0x08
     f3c:	01 96       	adiw	r24, 0x01	; 1
     f3e:	a1 1d       	adc	r26, r1
     f40:	b1 1d       	adc	r27, r1
     f42:	8d 83       	std	Y+5, r24	; 0x05
     f44:	9e 83       	std	Y+6, r25	; 0x06
     f46:	af 83       	std	Y+7, r26	; 0x07
     f48:	b8 87       	std	Y+8, r27	; 0x08
     f4a:	2d 81       	ldd	r18, Y+5	; 0x05
     f4c:	3e 81       	ldd	r19, Y+6	; 0x06
     f4e:	4f 81       	ldd	r20, Y+7	; 0x07
     f50:	58 85       	ldd	r21, Y+8	; 0x08
     f52:	89 85       	ldd	r24, Y+9	; 0x09
     f54:	9a 85       	ldd	r25, Y+10	; 0x0a
     f56:	ab 85       	ldd	r26, Y+11	; 0x0b
     f58:	bc 85       	ldd	r27, Y+12	; 0x0c
     f5a:	28 17       	cp	r18, r24
     f5c:	39 07       	cpc	r19, r25
     f5e:	4a 07       	cpc	r20, r26
     f60:	5b 07       	cpc	r21, r27
     f62:	40 f3       	brcs	.-48     	; 0xf34 <wait_ms+0x30>
 * Note 		-None
 */
void wait_ms(uint32_t time)
{
	uint32_t i,j;
	for(i=0;i<time;i++)
     f64:	89 81       	ldd	r24, Y+1	; 0x01
     f66:	9a 81       	ldd	r25, Y+2	; 0x02
     f68:	ab 81       	ldd	r26, Y+3	; 0x03
     f6a:	bc 81       	ldd	r27, Y+4	; 0x04
     f6c:	01 96       	adiw	r24, 0x01	; 1
     f6e:	a1 1d       	adc	r26, r1
     f70:	b1 1d       	adc	r27, r1
     f72:	89 83       	std	Y+1, r24	; 0x01
     f74:	9a 83       	std	Y+2, r25	; 0x02
     f76:	ab 83       	std	Y+3, r26	; 0x03
     f78:	bc 83       	std	Y+4, r27	; 0x04
     f7a:	29 81       	ldd	r18, Y+1	; 0x01
     f7c:	3a 81       	ldd	r19, Y+2	; 0x02
     f7e:	4b 81       	ldd	r20, Y+3	; 0x03
     f80:	5c 81       	ldd	r21, Y+4	; 0x04
     f82:	89 85       	ldd	r24, Y+9	; 0x09
     f84:	9a 85       	ldd	r25, Y+10	; 0x0a
     f86:	ab 85       	ldd	r26, Y+11	; 0x0b
     f88:	bc 85       	ldd	r27, Y+12	; 0x0c
     f8a:	28 17       	cp	r18, r24
     f8c:	39 07       	cpc	r19, r25
     f8e:	4a 07       	cpc	r20, r26
     f90:	5b 07       	cpc	r21, r27
     f92:	58 f2       	brcs	.-106    	; 0xf2a <wait_ms+0x26>
		for(j=0;j<time;j++);
}
     f94:	00 00       	nop
     f96:	2c 96       	adiw	r28, 0x0c	; 12
     f98:	0f b6       	in	r0, 0x3f	; 63
     f9a:	f8 94       	cli
     f9c:	de bf       	out	0x3e, r29	; 62
     f9e:	0f be       	out	0x3f, r0	; 63
     fa0:	cd bf       	out	0x3d, r28	; 61
     fa2:	df 91       	pop	r29
     fa4:	cf 91       	pop	r28
     fa6:	08 95       	ret

00000fa8 <LCD_kick>:
 * @retval 		-None
 * Note 		-None
 */

void LCD_kick(void)
{
     fa8:	cf 93       	push	r28
     faa:	df 93       	push	r29
     fac:	cd b7       	in	r28, 0x3d	; 61
     fae:	de b7       	in	r29, 0x3e	; 62
	MCAL_GPIO_WritePin(LCD_CTRL,EN_SWITCH,GPIO_PIN_RESET);
     fb0:	40 e0       	ldi	r20, 0x00	; 0
     fb2:	62 e0       	ldi	r22, 0x02	; 2
     fb4:	89 e3       	ldi	r24, 0x39	; 57
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
	wait_ms(50);
     fbc:	62 e3       	ldi	r22, 0x32	; 50
     fbe:	70 e0       	ldi	r23, 0x00	; 0
     fc0:	80 e0       	ldi	r24, 0x00	; 0
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	0e 94 82 07 	call	0xf04	; 0xf04 <wait_ms>
	MCAL_GPIO_WritePin(LCD_CTRL,EN_SWITCH,GPIO_PIN_SET);
     fc8:	41 e0       	ldi	r20, 0x01	; 1
     fca:	62 e0       	ldi	r22, 0x02	; 2
     fcc:	89 e3       	ldi	r24, 0x39	; 57
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
}
     fd4:	00 00       	nop
     fd6:	df 91       	pop	r29
     fd8:	cf 91       	pop	r28
     fda:	08 95       	ret

00000fdc <LCD_GPIO_Init>:
 * @param [in] 	-None
 * @retval 		-None
 * Note 		-None
 */
void LCD_GPIO_Init(void)
{
     fdc:	cf 93       	push	r28
     fde:	df 93       	push	r29
     fe0:	00 d0       	rcall	.+0      	; 0xfe2 <LCD_GPIO_Init+0x6>
     fe2:	1f 92       	push	r1
     fe4:	cd b7       	in	r28, 0x3d	; 61
     fe6:	de b7       	in	r29, 0x3e	; 62
	GPIO_PinConfig_t PinConfig;

	//Set RS_SWITCH As Push-Pull Output
	PinConfig.GPIO_PinNumber = RS_SWITCH;
     fe8:	81 e0       	ldi	r24, 0x01	; 1
     fea:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
     fec:	81 e0       	ldi	r24, 0x01	; 1
     fee:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
     ff0:	ce 01       	movw	r24, r28
     ff2:	01 96       	adiw	r24, 0x01	; 1
     ff4:	bc 01       	movw	r22, r24
     ff6:	89 e3       	ldi	r24, 0x39	; 57
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

	//Set EN_SWITCH As Push-Pull Output
	PinConfig.GPIO_PinNumber = EN_SWITCH;
     ffe:	82 e0       	ldi	r24, 0x02	; 2
    1000:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    1006:	ce 01       	movw	r24, r28
    1008:	01 96       	adiw	r24, 0x01	; 1
    100a:	bc 01       	movw	r22, r24
    100c:	89 e3       	ldi	r24, 0x39	; 57
    100e:	90 e0       	ldi	r25, 0x00	; 0
    1010:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);

#endif
#ifdef FOUR_BIT_MODE
	//Set the LCD 4 PINS as Output
	PinConfig.GPIO_PinNumber = GPIO_PIN_4;
    1014:	84 e0       	ldi	r24, 0x04	; 4
    1016:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    1018:	81 e0       	ldi	r24, 0x01	; 1
    101a:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    101c:	ce 01       	movw	r24, r28
    101e:	01 96       	adiw	r24, 0x01	; 1
    1020:	bc 01       	movw	r22, r24
    1022:	89 e3       	ldi	r24, 0x39	; 57
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_5;
    102a:	85 e0       	ldi	r24, 0x05	; 5
    102c:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    102e:	81 e0       	ldi	r24, 0x01	; 1
    1030:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    1032:	ce 01       	movw	r24, r28
    1034:	01 96       	adiw	r24, 0x01	; 1
    1036:	bc 01       	movw	r22, r24
    1038:	89 e3       	ldi	r24, 0x39	; 57
    103a:	90 e0       	ldi	r25, 0x00	; 0
    103c:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_6;
    1040:	86 e0       	ldi	r24, 0x06	; 6
    1042:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    1044:	81 e0       	ldi	r24, 0x01	; 1
    1046:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    1048:	ce 01       	movw	r24, r28
    104a:	01 96       	adiw	r24, 0x01	; 1
    104c:	bc 01       	movw	r22, r24
    104e:	89 e3       	ldi	r24, 0x39	; 57
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_7;
    1056:	87 e0       	ldi	r24, 0x07	; 7
    1058:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    105a:	81 e0       	ldi	r24, 0x01	; 1
    105c:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    105e:	ce 01       	movw	r24, r28
    1060:	01 96       	adiw	r24, 0x01	; 1
    1062:	bc 01       	movw	r22, r24
    1064:	89 e3       	ldi	r24, 0x39	; 57
    1066:	90 e0       	ldi	r25, 0x00	; 0
    1068:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

#endif
	//Reset EN Switch Pin
	MCAL_GPIO_WritePin(LCD_CTRL,EN_SWITCH,GPIO_PIN_RESET);
    106c:	40 e0       	ldi	r20, 0x00	; 0
    106e:	62 e0       	ldi	r22, 0x02	; 2
    1070:	89 e3       	ldi	r24, 0x39	; 57
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
	//Reset RS Switch Pin
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_RESET);
    1078:	40 e0       	ldi	r20, 0x00	; 0
    107a:	61 e0       	ldi	r22, 0x01	; 1
    107c:	89 e3       	ldi	r24, 0x39	; 57
    107e:	90 e0       	ldi	r25, 0x00	; 0
    1080:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>

	GPIOA->DDR = 0x7E;
    1084:	89 e3       	ldi	r24, 0x39	; 57
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	2e e7       	ldi	r18, 0x7E	; 126
    108a:	fc 01       	movw	r30, r24
    108c:	21 83       	std	Z+1, r18	; 0x01

}
    108e:	00 00       	nop
    1090:	0f 90       	pop	r0
    1092:	0f 90       	pop	r0
    1094:	0f 90       	pop	r0
    1096:	df 91       	pop	r29
    1098:	cf 91       	pop	r28
    109a:	08 95       	ret

0000109c <HAL_LCD_Init>:
 * @retval 		-None
 * Note 		-None
 */

void HAL_LCD_Init(void)
{
    109c:	cf 93       	push	r28
    109e:	df 93       	push	r29
    10a0:	cd b7       	in	r28, 0x3d	; 61
    10a2:	de b7       	in	r29, 0x3e	; 62
	wait_ms(20);
    10a4:	64 e1       	ldi	r22, 0x14	; 20
    10a6:	70 e0       	ldi	r23, 0x00	; 0
    10a8:	80 e0       	ldi	r24, 0x00	; 0
    10aa:	90 e0       	ldi	r25, 0x00	; 0
    10ac:	0e 94 82 07 	call	0xf04	; 0xf04 <wait_ms>
	LCD_GPIO_Init();
    10b0:	0e 94 ee 07 	call	0xfdc	; 0xfdc <LCD_GPIO_Init>
	wait_ms(15);
    10b4:	6f e0       	ldi	r22, 0x0F	; 15
    10b6:	70 e0       	ldi	r23, 0x00	; 0
    10b8:	80 e0       	ldi	r24, 0x00	; 0
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	0e 94 82 07 	call	0xf04	; 0xf04 <wait_ms>
	HAL_LCD_CLEAR();
    10c0:	0e 94 94 09 	call	0x1328	; 0x1328 <HAL_LCD_CLEAR>
#ifdef EIGHT_BIT_MODE
	 HAL_LCD_WRITE_COMMAND(LCD_FUNCTION_8BIT_2LINES);
#endif
#ifdef FOUR_BIT_MODE
	 HAL_LCD_WRITE_COMMAND(0x02);
    10c4:	82 e0       	ldi	r24, 0x02	; 2
    10c6:	0e 94 75 08 	call	0x10ea	; 0x10ea <HAL_LCD_WRITE_COMMAND>
	 HAL_LCD_WRITE_COMMAND(LCD_FUNCTION_4BIT_2LINES);
    10ca:	88 e2       	ldi	r24, 0x28	; 40
    10cc:	0e 94 75 08 	call	0x10ea	; 0x10ea <HAL_LCD_WRITE_COMMAND>
#endif
	HAL_LCD_WRITE_COMMAND(LCD_ENTRY_MODE);
    10d0:	86 e0       	ldi	r24, 0x06	; 6
    10d2:	0e 94 75 08 	call	0x10ea	; 0x10ea <HAL_LCD_WRITE_COMMAND>
	HAL_LCD_WRITE_COMMAND(LCD_BEGIN_AT_FIRST_ROW);
    10d6:	80 e8       	ldi	r24, 0x80	; 128
    10d8:	0e 94 75 08 	call	0x10ea	; 0x10ea <HAL_LCD_WRITE_COMMAND>
	HAL_LCD_WRITE_COMMAND(LCD_DISP_ON_CURSOR_BLINK);
    10dc:	8f e0       	ldi	r24, 0x0F	; 15
    10de:	0e 94 75 08 	call	0x10ea	; 0x10ea <HAL_LCD_WRITE_COMMAND>

}
    10e2:	00 00       	nop
    10e4:	df 91       	pop	r29
    10e6:	cf 91       	pop	r28
    10e8:	08 95       	ret

000010ea <HAL_LCD_WRITE_COMMAND>:
 * @retval 		-None
 * Note 		-None
 */

void HAL_LCD_WRITE_COMMAND(uint8_t command)
{
    10ea:	cf 93       	push	r28
    10ec:	df 93       	push	r29
    10ee:	1f 92       	push	r1
    10f0:	cd b7       	in	r28, 0x3d	; 61
    10f2:	de b7       	in	r29, 0x3e	; 62
    10f4:	89 83       	std	Y+1, r24	; 0x01
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_RESET);
	LCD_kick();
#endif

#ifdef FOUR_BIT_MODE
	MCAL_GPIO_WritePort(LCD_CTRL,((LCD_CTRL->PORT & 0x87) | ((command & 0xF0)>>1)));
    10f6:	89 e3       	ldi	r24, 0x39	; 57
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	fc 01       	movw	r30, r24
    10fc:	82 81       	ldd	r24, Z+2	; 0x02
    10fe:	28 2f       	mov	r18, r24
    1100:	27 78       	andi	r18, 0x87	; 135
    1102:	89 81       	ldd	r24, Y+1	; 0x01
    1104:	88 2f       	mov	r24, r24
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	80 7f       	andi	r24, 0xF0	; 240
    110a:	99 27       	eor	r25, r25
    110c:	95 95       	asr	r25
    110e:	87 95       	ror	r24
    1110:	82 2b       	or	r24, r18
    1112:	68 2f       	mov	r22, r24
    1114:	89 e3       	ldi	r24, 0x39	; 57
    1116:	90 e0       	ldi	r25, 0x00	; 0
    1118:	0e 94 48 07 	call	0xe90	; 0xe90 <MCAL_GPIO_WritePort>
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_RESET);
    111c:	40 e0       	ldi	r20, 0x00	; 0
    111e:	61 e0       	ldi	r22, 0x01	; 1
    1120:	89 e3       	ldi	r24, 0x39	; 57
    1122:	90 e0       	ldi	r25, 0x00	; 0
    1124:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
	wait_ms(50);
    1128:	62 e3       	ldi	r22, 0x32	; 50
    112a:	70 e0       	ldi	r23, 0x00	; 0
    112c:	80 e0       	ldi	r24, 0x00	; 0
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	0e 94 82 07 	call	0xf04	; 0xf04 <wait_ms>
	LCD_kick();
    1134:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <LCD_kick>
	MCAL_GPIO_WritePort(LCD_CTRL,((LCD_CTRL->PORT & 0x87) | ((command & 0x0F)<<3)));
    1138:	89 e3       	ldi	r24, 0x39	; 57
    113a:	90 e0       	ldi	r25, 0x00	; 0
    113c:	fc 01       	movw	r30, r24
    113e:	82 81       	ldd	r24, Z+2	; 0x02
    1140:	28 2f       	mov	r18, r24
    1142:	27 78       	andi	r18, 0x87	; 135
    1144:	89 81       	ldd	r24, Y+1	; 0x01
    1146:	88 2f       	mov	r24, r24
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	8f 70       	andi	r24, 0x0F	; 15
    114c:	99 27       	eor	r25, r25
    114e:	88 0f       	add	r24, r24
    1150:	99 1f       	adc	r25, r25
    1152:	88 0f       	add	r24, r24
    1154:	99 1f       	adc	r25, r25
    1156:	88 0f       	add	r24, r24
    1158:	99 1f       	adc	r25, r25
    115a:	82 2b       	or	r24, r18
    115c:	68 2f       	mov	r22, r24
    115e:	89 e3       	ldi	r24, 0x39	; 57
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	0e 94 48 07 	call	0xe90	; 0xe90 <MCAL_GPIO_WritePort>
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_RESET);
    1166:	40 e0       	ldi	r20, 0x00	; 0
    1168:	61 e0       	ldi	r22, 0x01	; 1
    116a:	89 e3       	ldi	r24, 0x39	; 57
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
	wait_ms(50);
    1172:	62 e3       	ldi	r22, 0x32	; 50
    1174:	70 e0       	ldi	r23, 0x00	; 0
    1176:	80 e0       	ldi	r24, 0x00	; 0
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	0e 94 82 07 	call	0xf04	; 0xf04 <wait_ms>
	LCD_kick();
    117e:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <LCD_kick>
#endif

}
    1182:	00 00       	nop
    1184:	0f 90       	pop	r0
    1186:	df 91       	pop	r29
    1188:	cf 91       	pop	r28
    118a:	08 95       	ret

0000118c <HAL_LCD_WRITE_CHAR>:
 * @retval 		-None
 * Note 		-None
 */

void HAL_LCD_WRITE_CHAR(int8_t data)
{
    118c:	cf 93       	push	r28
    118e:	df 93       	push	r29
    1190:	1f 92       	push	r1
    1192:	cd b7       	in	r28, 0x3d	; 61
    1194:	de b7       	in	r29, 0x3e	; 62
    1196:	89 83       	std	Y+1, r24	; 0x01
	LCD_kick();
#endif


#ifdef FOUR_BIT_MODE
	MCAL_GPIO_WritePort(LCD_CTRL,((LCD_CTRL->PORT & 0x87) | ((data & 0xF0)>>1)));
    1198:	89 e3       	ldi	r24, 0x39	; 57
    119a:	90 e0       	ldi	r25, 0x00	; 0
    119c:	fc 01       	movw	r30, r24
    119e:	82 81       	ldd	r24, Z+2	; 0x02
    11a0:	28 2f       	mov	r18, r24
    11a2:	27 78       	andi	r18, 0x87	; 135
    11a4:	89 81       	ldd	r24, Y+1	; 0x01
    11a6:	08 2e       	mov	r0, r24
    11a8:	00 0c       	add	r0, r0
    11aa:	99 0b       	sbc	r25, r25
    11ac:	80 7f       	andi	r24, 0xF0	; 240
    11ae:	99 27       	eor	r25, r25
    11b0:	95 95       	asr	r25
    11b2:	87 95       	ror	r24
    11b4:	82 2b       	or	r24, r18
    11b6:	68 2f       	mov	r22, r24
    11b8:	89 e3       	ldi	r24, 0x39	; 57
    11ba:	90 e0       	ldi	r25, 0x00	; 0
    11bc:	0e 94 48 07 	call	0xe90	; 0xe90 <MCAL_GPIO_WritePort>
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_SET);
    11c0:	41 e0       	ldi	r20, 0x01	; 1
    11c2:	61 e0       	ldi	r22, 0x01	; 1
    11c4:	89 e3       	ldi	r24, 0x39	; 57
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
	wait_ms(50);
    11cc:	62 e3       	ldi	r22, 0x32	; 50
    11ce:	70 e0       	ldi	r23, 0x00	; 0
    11d0:	80 e0       	ldi	r24, 0x00	; 0
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	0e 94 82 07 	call	0xf04	; 0xf04 <wait_ms>
	LCD_kick();
    11d8:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <LCD_kick>
	MCAL_GPIO_WritePort(LCD_CTRL,((LCD_CTRL->PORT & 0x87) | ((data & 0x0F)<<3)));
    11dc:	89 e3       	ldi	r24, 0x39	; 57
    11de:	90 e0       	ldi	r25, 0x00	; 0
    11e0:	fc 01       	movw	r30, r24
    11e2:	82 81       	ldd	r24, Z+2	; 0x02
    11e4:	28 2f       	mov	r18, r24
    11e6:	27 78       	andi	r18, 0x87	; 135
    11e8:	89 81       	ldd	r24, Y+1	; 0x01
    11ea:	08 2e       	mov	r0, r24
    11ec:	00 0c       	add	r0, r0
    11ee:	99 0b       	sbc	r25, r25
    11f0:	8f 70       	andi	r24, 0x0F	; 15
    11f2:	99 27       	eor	r25, r25
    11f4:	88 0f       	add	r24, r24
    11f6:	99 1f       	adc	r25, r25
    11f8:	88 0f       	add	r24, r24
    11fa:	99 1f       	adc	r25, r25
    11fc:	88 0f       	add	r24, r24
    11fe:	99 1f       	adc	r25, r25
    1200:	82 2b       	or	r24, r18
    1202:	68 2f       	mov	r22, r24
    1204:	89 e3       	ldi	r24, 0x39	; 57
    1206:	90 e0       	ldi	r25, 0x00	; 0
    1208:	0e 94 48 07 	call	0xe90	; 0xe90 <MCAL_GPIO_WritePort>
	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_SET);
    120c:	41 e0       	ldi	r20, 0x01	; 1
    120e:	61 e0       	ldi	r22, 0x01	; 1
    1210:	89 e3       	ldi	r24, 0x39	; 57
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
	wait_ms(50);
    1218:	62 e3       	ldi	r22, 0x32	; 50
    121a:	70 e0       	ldi	r23, 0x00	; 0
    121c:	80 e0       	ldi	r24, 0x00	; 0
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	0e 94 82 07 	call	0xf04	; 0xf04 <wait_ms>
	LCD_kick();
    1224:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <LCD_kick>
#endif

}
    1228:	00 00       	nop
    122a:	0f 90       	pop	r0
    122c:	df 91       	pop	r29
    122e:	cf 91       	pop	r28
    1230:	08 95       	ret

00001232 <HAL_LCD_WRITE_STR>:
 * @param [in] 	-data :takes a String of character to be displayed
 * @retval 		-None
 * Note 		-None
 */
void HAL_LCD_WRITE_STR(char* data)
{
    1232:	cf 93       	push	r28
    1234:	df 93       	push	r29
    1236:	00 d0       	rcall	.+0      	; 0x1238 <HAL_LCD_WRITE_STR+0x6>
    1238:	00 d0       	rcall	.+0      	; 0x123a <HAL_LCD_WRITE_STR+0x8>
    123a:	cd b7       	in	r28, 0x3d	; 61
    123c:	de b7       	in	r29, 0x3e	; 62
    123e:	9c 83       	std	Y+4, r25	; 0x04
    1240:	8b 83       	std	Y+3, r24	; 0x03
	int i = 0;
    1242:	1a 82       	std	Y+2, r1	; 0x02
    1244:	19 82       	std	Y+1, r1	; 0x01
	while (*data != '\0')
    1246:	25 c0       	rjmp	.+74     	; 0x1292 <HAL_LCD_WRITE_STR+0x60>
	{
		HAL_LCD_WRITE_CHAR(*data++);
    1248:	8b 81       	ldd	r24, Y+3	; 0x03
    124a:	9c 81       	ldd	r25, Y+4	; 0x04
    124c:	9c 01       	movw	r18, r24
    124e:	2f 5f       	subi	r18, 0xFF	; 255
    1250:	3f 4f       	sbci	r19, 0xFF	; 255
    1252:	3c 83       	std	Y+4, r19	; 0x04
    1254:	2b 83       	std	Y+3, r18	; 0x03
    1256:	fc 01       	movw	r30, r24
    1258:	80 81       	ld	r24, Z
    125a:	0e 94 c6 08 	call	0x118c	; 0x118c <HAL_LCD_WRITE_CHAR>
		i++;
    125e:	89 81       	ldd	r24, Y+1	; 0x01
    1260:	9a 81       	ldd	r25, Y+2	; 0x02
    1262:	01 96       	adiw	r24, 0x01	; 1
    1264:	9a 83       	std	Y+2, r25	; 0x02
    1266:	89 83       	std	Y+1, r24	; 0x01
		if(i==16)
    1268:	89 81       	ldd	r24, Y+1	; 0x01
    126a:	9a 81       	ldd	r25, Y+2	; 0x02
    126c:	40 97       	sbiw	r24, 0x10	; 16
    126e:	29 f4       	brne	.+10     	; 0x127a <HAL_LCD_WRITE_STR+0x48>
		{
			HAL_LCD_GOTO_XY(2,0);
    1270:	60 e0       	ldi	r22, 0x00	; 0
    1272:	82 e0       	ldi	r24, 0x02	; 2
    1274:	0e 94 9f 09 	call	0x133e	; 0x133e <HAL_LCD_GOTO_XY>
    1278:	0c c0       	rjmp	.+24     	; 0x1292 <HAL_LCD_WRITE_STR+0x60>
		}
		else if(i==32)
    127a:	89 81       	ldd	r24, Y+1	; 0x01
    127c:	9a 81       	ldd	r25, Y+2	; 0x02
    127e:	80 97       	sbiw	r24, 0x20	; 32
    1280:	41 f4       	brne	.+16     	; 0x1292 <HAL_LCD_WRITE_STR+0x60>
		{
			HAL_LCD_CLEAR();
    1282:	0e 94 94 09 	call	0x1328	; 0x1328 <HAL_LCD_CLEAR>
			HAL_LCD_GOTO_XY(1,0);
    1286:	60 e0       	ldi	r22, 0x00	; 0
    1288:	81 e0       	ldi	r24, 0x01	; 1
    128a:	0e 94 9f 09 	call	0x133e	; 0x133e <HAL_LCD_GOTO_XY>
			i=0;
    128e:	1a 82       	std	Y+2, r1	; 0x02
    1290:	19 82       	std	Y+1, r1	; 0x01
 * Note 		-None
 */
void HAL_LCD_WRITE_STR(char* data)
{
	int i = 0;
	while (*data != '\0')
    1292:	8b 81       	ldd	r24, Y+3	; 0x03
    1294:	9c 81       	ldd	r25, Y+4	; 0x04
    1296:	fc 01       	movw	r30, r24
    1298:	80 81       	ld	r24, Z
    129a:	88 23       	and	r24, r24
    129c:	a9 f6       	brne	.-86     	; 0x1248 <HAL_LCD_WRITE_STR+0x16>
			HAL_LCD_GOTO_XY(1,0);
			i=0;

		}
	}
}
    129e:	00 00       	nop
    12a0:	0f 90       	pop	r0
    12a2:	0f 90       	pop	r0
    12a4:	0f 90       	pop	r0
    12a6:	0f 90       	pop	r0
    12a8:	df 91       	pop	r29
    12aa:	cf 91       	pop	r28
    12ac:	08 95       	ret

000012ae <HAL_LCD_isbusy>:
 * @retval 		-None
 * Note 		-None
 */

void HAL_LCD_isbusy(void)
{
    12ae:	cf 93       	push	r28
    12b0:	df 93       	push	r29
    12b2:	00 d0       	rcall	.+0      	; 0x12b4 <HAL_LCD_isbusy+0x6>
    12b4:	1f 92       	push	r1
    12b6:	cd b7       	in	r28, 0x3d	; 61
    12b8:	de b7       	in	r29, 0x3e	; 62
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);

#endif
#ifdef FOUR_BIT_MODE
	//Set the LCD 4 PINS as Input
	PinConfig.GPIO_PinNumber = GPIO_PIN_4;
    12ba:	84 e0       	ldi	r24, 0x04	; 4
    12bc:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    12be:	1a 82       	std	Y+2, r1	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    12c0:	ce 01       	movw	r24, r28
    12c2:	01 96       	adiw	r24, 0x01	; 1
    12c4:	bc 01       	movw	r22, r24
    12c6:	89 e3       	ldi	r24, 0x39	; 57
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_5;
    12ce:	85 e0       	ldi	r24, 0x05	; 5
    12d0:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    12d2:	1a 82       	std	Y+2, r1	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    12d4:	ce 01       	movw	r24, r28
    12d6:	01 96       	adiw	r24, 0x01	; 1
    12d8:	bc 01       	movw	r22, r24
    12da:	89 e3       	ldi	r24, 0x39	; 57
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_6;
    12e2:	86 e0       	ldi	r24, 0x06	; 6
    12e4:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    12e6:	1a 82       	std	Y+2, r1	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    12e8:	ce 01       	movw	r24, r28
    12ea:	01 96       	adiw	r24, 0x01	; 1
    12ec:	bc 01       	movw	r22, r24
    12ee:	89 e3       	ldi	r24, 0x39	; 57
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = GPIO_PIN_7;
    12f6:	87 e0       	ldi	r24, 0x07	; 7
    12f8:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    12fa:	1a 82       	std	Y+2, r1	; 0x02
	MCAL_GPIO_Init(LCD_CTRL,&PinConfig);
    12fc:	ce 01       	movw	r24, r28
    12fe:	01 96       	adiw	r24, 0x01	; 1
    1300:	bc 01       	movw	r22, r24
    1302:	89 e3       	ldi	r24, 0x39	; 57
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

#endif

	MCAL_GPIO_WritePin(LCD_CTRL,RS_SWITCH,GPIO_PIN_RESET);
    130a:	40 e0       	ldi	r20, 0x00	; 0
    130c:	61 e0       	ldi	r22, 0x01	; 1
    130e:	89 e3       	ldi	r24, 0x39	; 57
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
	LCD_kick();
    1316:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <LCD_kick>


}
    131a:	00 00       	nop
    131c:	0f 90       	pop	r0
    131e:	0f 90       	pop	r0
    1320:	0f 90       	pop	r0
    1322:	df 91       	pop	r29
    1324:	cf 91       	pop	r28
    1326:	08 95       	ret

00001328 <HAL_LCD_CLEAR>:
 * @param [in] 	-None
 * @retval 		-None
 * Note 		-None
 */
void HAL_LCD_CLEAR(void)
{
    1328:	cf 93       	push	r28
    132a:	df 93       	push	r29
    132c:	cd b7       	in	r28, 0x3d	; 61
    132e:	de b7       	in	r29, 0x3e	; 62
	HAL_LCD_WRITE_COMMAND(LCD_CLEAR_SCREEN);
    1330:	81 e0       	ldi	r24, 0x01	; 1
    1332:	0e 94 75 08 	call	0x10ea	; 0x10ea <HAL_LCD_WRITE_COMMAND>
}
    1336:	00 00       	nop
    1338:	df 91       	pop	r29
    133a:	cf 91       	pop	r28
    133c:	08 95       	ret

0000133e <HAL_LCD_GOTO_XY>:
 * @param [in] 	-Position : which Character position of the line chosen to move to , choose a value from 0->16
 * @retval 		-None
 * Note 		-None
 */
void HAL_LCD_GOTO_XY(uint8_t line , uint8_t position)
{
    133e:	cf 93       	push	r28
    1340:	df 93       	push	r29
    1342:	00 d0       	rcall	.+0      	; 0x1344 <HAL_LCD_GOTO_XY+0x6>
    1344:	cd b7       	in	r28, 0x3d	; 61
    1346:	de b7       	in	r29, 0x3e	; 62
    1348:	89 83       	std	Y+1, r24	; 0x01
    134a:	6a 83       	std	Y+2, r22	; 0x02
	if(line == FIRST_LINE)
    134c:	89 81       	ldd	r24, Y+1	; 0x01
    134e:	81 30       	cpi	r24, 0x01	; 1
    1350:	41 f4       	brne	.+16     	; 0x1362 <HAL_LCD_GOTO_XY+0x24>
	{
		if(position <16 && position >=0)
    1352:	8a 81       	ldd	r24, Y+2	; 0x02
    1354:	80 31       	cpi	r24, 0x10	; 16
    1356:	78 f4       	brcc	.+30     	; 0x1376 <HAL_LCD_GOTO_XY+0x38>
		{
			HAL_LCD_WRITE_COMMAND(LCD_BEGIN_AT_FIRST_ROW+position);
    1358:	8a 81       	ldd	r24, Y+2	; 0x02
    135a:	80 58       	subi	r24, 0x80	; 128
    135c:	0e 94 75 08 	call	0x10ea	; 0x10ea <HAL_LCD_WRITE_COMMAND>
				HAL_LCD_WRITE_COMMAND(LCD_BEGIN_AT_SECOND_ROW + position);

			}
		}

}
    1360:	0a c0       	rjmp	.+20     	; 0x1376 <HAL_LCD_GOTO_XY+0x38>
		if(position <16 && position >=0)
		{
			HAL_LCD_WRITE_COMMAND(LCD_BEGIN_AT_FIRST_ROW+position);
		}
	}
	else if (line == SECOND_LINE)
    1362:	89 81       	ldd	r24, Y+1	; 0x01
    1364:	82 30       	cpi	r24, 0x02	; 2
    1366:	39 f4       	brne	.+14     	; 0x1376 <HAL_LCD_GOTO_XY+0x38>
		{
			if(position <16 && position>=0)
    1368:	8a 81       	ldd	r24, Y+2	; 0x02
    136a:	80 31       	cpi	r24, 0x10	; 16
    136c:	20 f4       	brcc	.+8      	; 0x1376 <HAL_LCD_GOTO_XY+0x38>
			{
				HAL_LCD_WRITE_COMMAND(LCD_BEGIN_AT_SECOND_ROW + position);
    136e:	8a 81       	ldd	r24, Y+2	; 0x02
    1370:	80 54       	subi	r24, 0x40	; 64
    1372:	0e 94 75 08 	call	0x10ea	; 0x10ea <HAL_LCD_WRITE_COMMAND>

			}
		}

}
    1376:	00 00       	nop
    1378:	0f 90       	pop	r0
    137a:	0f 90       	pop	r0
    137c:	df 91       	pop	r29
    137e:	cf 91       	pop	r28
    1380:	08 95       	ret

00001382 <HAL_KEYPAD_Init>:
//========================================================
//			APIs Supported by "HAL KEYPAD DRIVER"
//========================================================

void HAL_KEYPAD_Init(void)
{
    1382:	cf 93       	push	r28
    1384:	df 93       	push	r29
    1386:	00 d0       	rcall	.+0      	; 0x1388 <HAL_KEYPAD_Init+0x6>
    1388:	1f 92       	push	r1
    138a:	cd b7       	in	r28, 0x3d	; 61
    138c:	de b7       	in	r29, 0x3e	; 62

	GPIO_PinConfig_t PinConfig;

	PinConfig.GPIO_PinNumber = R0;
    138e:	84 e0       	ldi	r24, 0x04	; 4
    1390:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    1392:	81 e0       	ldi	r24, 0x01	; 1
    1394:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(KEYPAD_ROWS_PORT, &PinConfig);
    1396:	ce 01       	movw	r24, r28
    1398:	01 96       	adiw	r24, 0x01	; 1
    139a:	bc 01       	movw	r22, r24
    139c:	86 e3       	ldi	r24, 0x36	; 54
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = R1;
    13a4:	85 e0       	ldi	r24, 0x05	; 5
    13a6:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    13a8:	81 e0       	ldi	r24, 0x01	; 1
    13aa:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(KEYPAD_ROWS_PORT, &PinConfig);
    13ac:	ce 01       	movw	r24, r28
    13ae:	01 96       	adiw	r24, 0x01	; 1
    13b0:	bc 01       	movw	r22, r24
    13b2:	86 e3       	ldi	r24, 0x36	; 54
    13b4:	90 e0       	ldi	r25, 0x00	; 0
    13b6:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>


	PinConfig.GPIO_PinNumber = R2;
    13ba:	86 e0       	ldi	r24, 0x06	; 6
    13bc:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    13be:	81 e0       	ldi	r24, 0x01	; 1
    13c0:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(KEYPAD_ROWS_PORT, &PinConfig);
    13c2:	ce 01       	movw	r24, r28
    13c4:	01 96       	adiw	r24, 0x01	; 1
    13c6:	bc 01       	movw	r22, r24
    13c8:	86 e3       	ldi	r24, 0x36	; 54
    13ca:	90 e0       	ldi	r25, 0x00	; 0
    13cc:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>


	PinConfig.GPIO_PinNumber = R3;
    13d0:	87 e0       	ldi	r24, 0x07	; 7
    13d2:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    13d4:	81 e0       	ldi	r24, 0x01	; 1
    13d6:	8a 83       	std	Y+2, r24	; 0x02
	MCAL_GPIO_Init(KEYPAD_ROWS_PORT, &PinConfig);
    13d8:	ce 01       	movw	r24, r28
    13da:	01 96       	adiw	r24, 0x01	; 1
    13dc:	bc 01       	movw	r22, r24
    13de:	86 e3       	ldi	r24, 0x36	; 54
    13e0:	90 e0       	ldi	r25, 0x00	; 0
    13e2:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = C0;
    13e6:	82 e0       	ldi	r24, 0x02	; 2
    13e8:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    13ea:	1a 82       	std	Y+2, r1	; 0x02
	PinConfig.GPIO_Resistor_State = GPIO_PULL_UP;
    13ec:	81 e0       	ldi	r24, 0x01	; 1
    13ee:	8b 83       	std	Y+3, r24	; 0x03
	MCAL_GPIO_Init(KEYPAD_COLS_PORT, &PinConfig);
    13f0:	ce 01       	movw	r24, r28
    13f2:	01 96       	adiw	r24, 0x01	; 1
    13f4:	bc 01       	movw	r22, r24
    13f6:	80 e3       	ldi	r24, 0x30	; 48
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>


	PinConfig.GPIO_PinNumber = C1;
    13fe:	83 e0       	ldi	r24, 0x03	; 3
    1400:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    1402:	1a 82       	std	Y+2, r1	; 0x02
	PinConfig.GPIO_Resistor_State = GPIO_PULL_UP;
    1404:	81 e0       	ldi	r24, 0x01	; 1
    1406:	8b 83       	std	Y+3, r24	; 0x03
	MCAL_GPIO_Init(KEYPAD_COLS_PORT, &PinConfig);
    1408:	ce 01       	movw	r24, r28
    140a:	01 96       	adiw	r24, 0x01	; 1
    140c:	bc 01       	movw	r22, r24
    140e:	80 e3       	ldi	r24, 0x30	; 48
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>


	PinConfig.GPIO_PinNumber = C2;
    1416:	84 e0       	ldi	r24, 0x04	; 4
    1418:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    141a:	1a 82       	std	Y+2, r1	; 0x02
	PinConfig.GPIO_Resistor_State = GPIO_PULL_UP;
    141c:	81 e0       	ldi	r24, 0x01	; 1
    141e:	8b 83       	std	Y+3, r24	; 0x03
	MCAL_GPIO_Init(KEYPAD_COLS_PORT, &PinConfig);
    1420:	ce 01       	movw	r24, r28
    1422:	01 96       	adiw	r24, 0x01	; 1
    1424:	bc 01       	movw	r22, r24
    1426:	80 e3       	ldi	r24, 0x30	; 48
    1428:	90 e0       	ldi	r25, 0x00	; 0
    142a:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>

	PinConfig.GPIO_PinNumber = C3;
    142e:	85 e0       	ldi	r24, 0x05	; 5
    1430:	89 83       	std	Y+1, r24	; 0x01
	PinConfig.GPIO_DataDirection = GPIO_INPUT;
    1432:	1a 82       	std	Y+2, r1	; 0x02
	PinConfig.GPIO_Resistor_State = GPIO_PULL_UP;
    1434:	81 e0       	ldi	r24, 0x01	; 1
    1436:	8b 83       	std	Y+3, r24	; 0x03
	MCAL_GPIO_Init(KEYPAD_COLS_PORT, &PinConfig);
    1438:	ce 01       	movw	r24, r28
    143a:	01 96       	adiw	r24, 0x01	; 1
    143c:	bc 01       	movw	r22, r24
    143e:	80 e3       	ldi	r24, 0x30	; 48
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>


	MCAL_GPIO_WritePort(KEYPAD_ROWS_PORT,0xFF);
    1446:	6f ef       	ldi	r22, 0xFF	; 255
    1448:	86 e3       	ldi	r24, 0x36	; 54
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	0e 94 48 07 	call	0xe90	; 0xe90 <MCAL_GPIO_WritePort>
	MCAL_GPIO_WritePort(KEYPAD_COLS_PORT,0xFF);
    1450:	6f ef       	ldi	r22, 0xFF	; 255
    1452:	80 e3       	ldi	r24, 0x30	; 48
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	0e 94 48 07 	call	0xe90	; 0xe90 <MCAL_GPIO_WritePort>

}
    145a:	00 00       	nop
    145c:	0f 90       	pop	r0
    145e:	0f 90       	pop	r0
    1460:	0f 90       	pop	r0
    1462:	df 91       	pop	r29
    1464:	cf 91       	pop	r28
    1466:	08 95       	ret

00001468 <HAL_KEYPAD_GetChar>:


char HAL_KEYPAD_GetChar(void)
{
    1468:	cf 93       	push	r28
    146a:	df 93       	push	r29
    146c:	00 d0       	rcall	.+0      	; 0x146e <HAL_KEYPAD_GetChar+0x6>
    146e:	00 d0       	rcall	.+0      	; 0x1470 <HAL_KEYPAD_GetChar+0x8>
    1470:	cd b7       	in	r28, 0x3d	; 61
    1472:	de b7       	in	r29, 0x3e	; 62
	volatile int i ,j;
	for (i=0;i<4;i++)
    1474:	1a 82       	std	Y+2, r1	; 0x02
    1476:	19 82       	std	Y+1, r1	; 0x01
    1478:	d5 c0       	rjmp	.+426    	; 0x1624 <HAL_KEYPAD_GetChar+0x1bc>
	{
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R0, GPIO_PIN_SET);
    147a:	41 e0       	ldi	r20, 0x01	; 1
    147c:	64 e0       	ldi	r22, 0x04	; 4
    147e:	86 e3       	ldi	r24, 0x36	; 54
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R1, GPIO_PIN_SET);
    1486:	41 e0       	ldi	r20, 0x01	; 1
    1488:	65 e0       	ldi	r22, 0x05	; 5
    148a:	86 e3       	ldi	r24, 0x36	; 54
    148c:	90 e0       	ldi	r25, 0x00	; 0
    148e:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R2, GPIO_PIN_SET);
    1492:	41 e0       	ldi	r20, 0x01	; 1
    1494:	66 e0       	ldi	r22, 0x06	; 6
    1496:	86 e3       	ldi	r24, 0x36	; 54
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R3, GPIO_PIN_SET);
    149e:	41 e0       	ldi	r20, 0x01	; 1
    14a0:	67 e0       	ldi	r22, 0x07	; 7
    14a2:	86 e3       	ldi	r24, 0x36	; 54
    14a4:	90 e0       	ldi	r25, 0x00	; 0
    14a6:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, KEYPAD_ROWS[i], GPIO_PIN_RESET);
    14aa:	89 81       	ldd	r24, Y+1	; 0x01
    14ac:	9a 81       	ldd	r25, Y+2	; 0x02
    14ae:	88 0f       	add	r24, r24
    14b0:	99 1f       	adc	r25, r25
    14b2:	80 5a       	subi	r24, 0xA0	; 160
    14b4:	9f 4f       	sbci	r25, 0xFF	; 255
    14b6:	fc 01       	movw	r30, r24
    14b8:	80 81       	ld	r24, Z
    14ba:	91 81       	ldd	r25, Z+1	; 0x01
    14bc:	40 e0       	ldi	r20, 0x00	; 0
    14be:	68 2f       	mov	r22, r24
    14c0:	86 e3       	ldi	r24, 0x36	; 54
    14c2:	90 e0       	ldi	r25, 0x00	; 0
    14c4:	0e 94 04 07 	call	0xe08	; 0xe08 <MCAL_GPIO_WritePin>
		for(j=0;j<4;j++)
    14c8:	1c 82       	std	Y+4, r1	; 0x04
    14ca:	1b 82       	std	Y+3, r1	; 0x03
    14cc:	a1 c0       	rjmp	.+322    	; 0x1610 <HAL_KEYPAD_GetChar+0x1a8>
		{
			if(!(MCAL_GPIO_ReadPin(KEYPAD_COLS_PORT, KEYPAD_COLS[j])))
    14ce:	8b 81       	ldd	r24, Y+3	; 0x03
    14d0:	9c 81       	ldd	r25, Y+4	; 0x04
    14d2:	88 0f       	add	r24, r24
    14d4:	99 1f       	adc	r25, r25
    14d6:	88 59       	subi	r24, 0x98	; 152
    14d8:	9f 4f       	sbci	r25, 0xFF	; 255
    14da:	fc 01       	movw	r30, r24
    14dc:	80 81       	ld	r24, Z
    14de:	91 81       	ldd	r25, Z+1	; 0x01
    14e0:	68 2f       	mov	r22, r24
    14e2:	80 e3       	ldi	r24, 0x30	; 48
    14e4:	90 e0       	ldi	r25, 0x00	; 0
    14e6:	0e 94 c9 06 	call	0xd92	; 0xd92 <MCAL_GPIO_ReadPin>
    14ea:	88 23       	and	r24, r24
    14ec:	09 f0       	breq	.+2      	; 0x14f0 <HAL_KEYPAD_GetChar+0x88>
    14ee:	8b c0       	rjmp	.+278    	; 0x1606 <HAL_KEYPAD_GetChar+0x19e>
			{
				while(!(MCAL_GPIO_ReadPin(KEYPAD_COLS_PORT, KEYPAD_COLS[j])));
    14f0:	00 00       	nop
    14f2:	8b 81       	ldd	r24, Y+3	; 0x03
    14f4:	9c 81       	ldd	r25, Y+4	; 0x04
    14f6:	88 0f       	add	r24, r24
    14f8:	99 1f       	adc	r25, r25
    14fa:	88 59       	subi	r24, 0x98	; 152
    14fc:	9f 4f       	sbci	r25, 0xFF	; 255
    14fe:	fc 01       	movw	r30, r24
    1500:	80 81       	ld	r24, Z
    1502:	91 81       	ldd	r25, Z+1	; 0x01
    1504:	68 2f       	mov	r22, r24
    1506:	80 e3       	ldi	r24, 0x30	; 48
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	0e 94 c9 06 	call	0xd92	; 0xd92 <MCAL_GPIO_ReadPin>
    150e:	88 23       	and	r24, r24
    1510:	81 f3       	breq	.-32     	; 0x14f2 <HAL_KEYPAD_GetChar+0x8a>
				switch(i)
    1512:	89 81       	ldd	r24, Y+1	; 0x01
    1514:	9a 81       	ldd	r25, Y+2	; 0x02
    1516:	81 30       	cpi	r24, 0x01	; 1
    1518:	91 05       	cpc	r25, r1
    151a:	31 f1       	breq	.+76     	; 0x1568 <HAL_KEYPAD_GetChar+0x100>
    151c:	82 30       	cpi	r24, 0x02	; 2
    151e:	91 05       	cpc	r25, r1
    1520:	1c f4       	brge	.+6      	; 0x1528 <HAL_KEYPAD_GetChar+0xc0>
    1522:	89 2b       	or	r24, r25
    1524:	41 f0       	breq	.+16     	; 0x1536 <HAL_KEYPAD_GetChar+0xce>
    1526:	6f c0       	rjmp	.+222    	; 0x1606 <HAL_KEYPAD_GetChar+0x19e>
    1528:	82 30       	cpi	r24, 0x02	; 2
    152a:	91 05       	cpc	r25, r1
    152c:	a9 f1       	breq	.+106    	; 0x1598 <HAL_KEYPAD_GetChar+0x130>
    152e:	03 97       	sbiw	r24, 0x03	; 3
    1530:	09 f4       	brne	.+2      	; 0x1534 <HAL_KEYPAD_GetChar+0xcc>
    1532:	4a c0       	rjmp	.+148    	; 0x15c8 <HAL_KEYPAD_GetChar+0x160>
    1534:	68 c0       	rjmp	.+208    	; 0x1606 <HAL_KEYPAD_GetChar+0x19e>
				{
				case 0:

					if(j==0){return '7';}
    1536:	8b 81       	ldd	r24, Y+3	; 0x03
    1538:	9c 81       	ldd	r25, Y+4	; 0x04
    153a:	89 2b       	or	r24, r25
    153c:	11 f4       	brne	.+4      	; 0x1542 <HAL_KEYPAD_GetChar+0xda>
    153e:	87 e3       	ldi	r24, 0x37	; 55
    1540:	77 c0       	rjmp	.+238    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==1) {return '8';}
    1542:	8b 81       	ldd	r24, Y+3	; 0x03
    1544:	9c 81       	ldd	r25, Y+4	; 0x04
    1546:	01 97       	sbiw	r24, 0x01	; 1
    1548:	11 f4       	brne	.+4      	; 0x154e <HAL_KEYPAD_GetChar+0xe6>
    154a:	88 e3       	ldi	r24, 0x38	; 56
    154c:	71 c0       	rjmp	.+226    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==2) {return '9';}
    154e:	8b 81       	ldd	r24, Y+3	; 0x03
    1550:	9c 81       	ldd	r25, Y+4	; 0x04
    1552:	02 97       	sbiw	r24, 0x02	; 2
    1554:	11 f4       	brne	.+4      	; 0x155a <HAL_KEYPAD_GetChar+0xf2>
    1556:	89 e3       	ldi	r24, 0x39	; 57
    1558:	6b c0       	rjmp	.+214    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==3) {return '/';}
    155a:	8b 81       	ldd	r24, Y+3	; 0x03
    155c:	9c 81       	ldd	r25, Y+4	; 0x04
    155e:	03 97       	sbiw	r24, 0x03	; 3
    1560:	09 f0       	breq	.+2      	; 0x1564 <HAL_KEYPAD_GetChar+0xfc>
    1562:	4a c0       	rjmp	.+148    	; 0x15f8 <HAL_KEYPAD_GetChar+0x190>
    1564:	8f e2       	ldi	r24, 0x2F	; 47
    1566:	64 c0       	rjmp	.+200    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					break;

				case 1:

					if(j==0){return '4';}
    1568:	8b 81       	ldd	r24, Y+3	; 0x03
    156a:	9c 81       	ldd	r25, Y+4	; 0x04
    156c:	89 2b       	or	r24, r25
    156e:	11 f4       	brne	.+4      	; 0x1574 <HAL_KEYPAD_GetChar+0x10c>
    1570:	84 e3       	ldi	r24, 0x34	; 52
    1572:	5e c0       	rjmp	.+188    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==1) {return '5';}
    1574:	8b 81       	ldd	r24, Y+3	; 0x03
    1576:	9c 81       	ldd	r25, Y+4	; 0x04
    1578:	01 97       	sbiw	r24, 0x01	; 1
    157a:	11 f4       	brne	.+4      	; 0x1580 <HAL_KEYPAD_GetChar+0x118>
    157c:	85 e3       	ldi	r24, 0x35	; 53
    157e:	58 c0       	rjmp	.+176    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==2) {return '6';}
    1580:	8b 81       	ldd	r24, Y+3	; 0x03
    1582:	9c 81       	ldd	r25, Y+4	; 0x04
    1584:	02 97       	sbiw	r24, 0x02	; 2
    1586:	11 f4       	brne	.+4      	; 0x158c <HAL_KEYPAD_GetChar+0x124>
    1588:	86 e3       	ldi	r24, 0x36	; 54
    158a:	52 c0       	rjmp	.+164    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==3) {return '*';}
    158c:	8b 81       	ldd	r24, Y+3	; 0x03
    158e:	9c 81       	ldd	r25, Y+4	; 0x04
    1590:	03 97       	sbiw	r24, 0x03	; 3
    1592:	a1 f5       	brne	.+104    	; 0x15fc <HAL_KEYPAD_GetChar+0x194>
    1594:	8a e2       	ldi	r24, 0x2A	; 42
    1596:	4c c0       	rjmp	.+152    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					break;

				case 2:

					if(j==0){return '1';}
    1598:	8b 81       	ldd	r24, Y+3	; 0x03
    159a:	9c 81       	ldd	r25, Y+4	; 0x04
    159c:	89 2b       	or	r24, r25
    159e:	11 f4       	brne	.+4      	; 0x15a4 <HAL_KEYPAD_GetChar+0x13c>
    15a0:	81 e3       	ldi	r24, 0x31	; 49
    15a2:	46 c0       	rjmp	.+140    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==1) {return '2';}
    15a4:	8b 81       	ldd	r24, Y+3	; 0x03
    15a6:	9c 81       	ldd	r25, Y+4	; 0x04
    15a8:	01 97       	sbiw	r24, 0x01	; 1
    15aa:	11 f4       	brne	.+4      	; 0x15b0 <HAL_KEYPAD_GetChar+0x148>
    15ac:	82 e3       	ldi	r24, 0x32	; 50
    15ae:	40 c0       	rjmp	.+128    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==2) {return '3';}
    15b0:	8b 81       	ldd	r24, Y+3	; 0x03
    15b2:	9c 81       	ldd	r25, Y+4	; 0x04
    15b4:	02 97       	sbiw	r24, 0x02	; 2
    15b6:	11 f4       	brne	.+4      	; 0x15bc <HAL_KEYPAD_GetChar+0x154>
    15b8:	83 e3       	ldi	r24, 0x33	; 51
    15ba:	3a c0       	rjmp	.+116    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==3) {return '-';}
    15bc:	8b 81       	ldd	r24, Y+3	; 0x03
    15be:	9c 81       	ldd	r25, Y+4	; 0x04
    15c0:	03 97       	sbiw	r24, 0x03	; 3
    15c2:	f1 f4       	brne	.+60     	; 0x1600 <HAL_KEYPAD_GetChar+0x198>
    15c4:	8d e2       	ldi	r24, 0x2D	; 45
    15c6:	34 c0       	rjmp	.+104    	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					break;

				case 3:

					if(j==0){return '!';}
    15c8:	8b 81       	ldd	r24, Y+3	; 0x03
    15ca:	9c 81       	ldd	r25, Y+4	; 0x04
    15cc:	89 2b       	or	r24, r25
    15ce:	11 f4       	brne	.+4      	; 0x15d4 <HAL_KEYPAD_GetChar+0x16c>
    15d0:	81 e2       	ldi	r24, 0x21	; 33
    15d2:	2e c0       	rjmp	.+92     	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==1) {return '0';}
    15d4:	8b 81       	ldd	r24, Y+3	; 0x03
    15d6:	9c 81       	ldd	r25, Y+4	; 0x04
    15d8:	01 97       	sbiw	r24, 0x01	; 1
    15da:	11 f4       	brne	.+4      	; 0x15e0 <HAL_KEYPAD_GetChar+0x178>
    15dc:	80 e3       	ldi	r24, 0x30	; 48
    15de:	28 c0       	rjmp	.+80     	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==2) {return '=';}
    15e0:	8b 81       	ldd	r24, Y+3	; 0x03
    15e2:	9c 81       	ldd	r25, Y+4	; 0x04
    15e4:	02 97       	sbiw	r24, 0x02	; 2
    15e6:	11 f4       	brne	.+4      	; 0x15ec <HAL_KEYPAD_GetChar+0x184>
    15e8:	8d e3       	ldi	r24, 0x3D	; 61
    15ea:	22 c0       	rjmp	.+68     	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>
					else if (j==3) {return '+';}
    15ec:	8b 81       	ldd	r24, Y+3	; 0x03
    15ee:	9c 81       	ldd	r25, Y+4	; 0x04
    15f0:	03 97       	sbiw	r24, 0x03	; 3
    15f2:	41 f4       	brne	.+16     	; 0x1604 <HAL_KEYPAD_GetChar+0x19c>
    15f4:	8b e2       	ldi	r24, 0x2B	; 43
    15f6:	1c c0       	rjmp	.+56     	; 0x1630 <HAL_KEYPAD_GetChar+0x1c8>

					if(j==0){return '7';}
					else if (j==1) {return '8';}
					else if (j==2) {return '9';}
					else if (j==3) {return '/';}
					break;
    15f8:	00 00       	nop
    15fa:	05 c0       	rjmp	.+10     	; 0x1606 <HAL_KEYPAD_GetChar+0x19e>

					if(j==0){return '4';}
					else if (j==1) {return '5';}
					else if (j==2) {return '6';}
					else if (j==3) {return '*';}
					break;
    15fc:	00 00       	nop
    15fe:	03 c0       	rjmp	.+6      	; 0x1606 <HAL_KEYPAD_GetChar+0x19e>

					if(j==0){return '1';}
					else if (j==1) {return '2';}
					else if (j==2) {return '3';}
					else if (j==3) {return '-';}
					break;
    1600:	00 00       	nop
    1602:	01 c0       	rjmp	.+2      	; 0x1606 <HAL_KEYPAD_GetChar+0x19e>

					if(j==0){return '!';}
					else if (j==1) {return '0';}
					else if (j==2) {return '=';}
					else if (j==3) {return '+';}
					break;
    1604:	00 00       	nop
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R0, GPIO_PIN_SET);
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R1, GPIO_PIN_SET);
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R2, GPIO_PIN_SET);
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, R3, GPIO_PIN_SET);
		MCAL_GPIO_WritePin(KEYPAD_ROWS_PORT, KEYPAD_ROWS[i], GPIO_PIN_RESET);
		for(j=0;j<4;j++)
    1606:	8b 81       	ldd	r24, Y+3	; 0x03
    1608:	9c 81       	ldd	r25, Y+4	; 0x04
    160a:	01 96       	adiw	r24, 0x01	; 1
    160c:	9c 83       	std	Y+4, r25	; 0x04
    160e:	8b 83       	std	Y+3, r24	; 0x03
    1610:	8b 81       	ldd	r24, Y+3	; 0x03
    1612:	9c 81       	ldd	r25, Y+4	; 0x04
    1614:	04 97       	sbiw	r24, 0x04	; 4
    1616:	0c f4       	brge	.+2      	; 0x161a <HAL_KEYPAD_GetChar+0x1b2>
    1618:	5a cf       	rjmp	.-332    	; 0x14ce <HAL_KEYPAD_GetChar+0x66>


char HAL_KEYPAD_GetChar(void)
{
	volatile int i ,j;
	for (i=0;i<4;i++)
    161a:	89 81       	ldd	r24, Y+1	; 0x01
    161c:	9a 81       	ldd	r25, Y+2	; 0x02
    161e:	01 96       	adiw	r24, 0x01	; 1
    1620:	9a 83       	std	Y+2, r25	; 0x02
    1622:	89 83       	std	Y+1, r24	; 0x01
    1624:	89 81       	ldd	r24, Y+1	; 0x01
    1626:	9a 81       	ldd	r25, Y+2	; 0x02
    1628:	04 97       	sbiw	r24, 0x04	; 4
    162a:	0c f4       	brge	.+2      	; 0x162e <HAL_KEYPAD_GetChar+0x1c6>
    162c:	26 cf       	rjmp	.-436    	; 0x147a <HAL_KEYPAD_GetChar+0x12>

				}
			}
		}
	}
	return 'N';
    162e:	8e e4       	ldi	r24, 0x4E	; 78
}
    1630:	0f 90       	pop	r0
    1632:	0f 90       	pop	r0
    1634:	0f 90       	pop	r0
    1636:	0f 90       	pop	r0
    1638:	df 91       	pop	r29
    163a:	cf 91       	pop	r28
    163c:	08 95       	ret

0000163e <main>:
//		for(j=0;j<n;j++);
//	}
//}

int main(void)
{
    163e:	cf 93       	push	r28
    1640:	df 93       	push	r29
    1642:	cd b7       	in	r28, 0x3d	; 61
    1644:	de b7       	in	r29, 0x3e	; 62
    1646:	6f 97       	sbiw	r28, 0x1f	; 31
    1648:	0f b6       	in	r0, 0x3f	; 63
    164a:	f8 94       	cli
    164c:	de bf       	out	0x3e, r29	; 62
    164e:	0f be       	out	0x3f, r0	; 63
    1650:	cd bf       	out	0x3d, r28	; 61
	GPIO_PinConfig_t PinConfig;
	PinConfig.GPIO_PinNumber = GPIO_PIN_0;
    1652:	1d 8e       	std	Y+29, r1	; 0x1d
	PinConfig.GPIO_DataDirection = GPIO_OUTPUT;
    1654:	81 e0       	ldi	r24, 0x01	; 1
    1656:	8e 8f       	std	Y+30, r24	; 0x1e
	MCAL_GPIO_Init(GPIOC,&PinConfig);
    1658:	ce 01       	movw	r24, r28
    165a:	4d 96       	adiw	r24, 0x1d	; 29
    165c:	bc 01       	movw	r22, r24
    165e:	83 e3       	ldi	r24, 0x33	; 51
    1660:	90 e0       	ldi	r25, 0x00	; 0
    1662:	0e 94 3b 06 	call	0xc76	; 0xc76 <MCAL_GPIO_Init>
    1666:	80 e0       	ldi	r24, 0x00	; 0
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	a8 e4       	ldi	r26, 0x48	; 72
    166c:	b3 e4       	ldi	r27, 0x43	; 67
    166e:	8d 83       	std	Y+5, r24	; 0x05
    1670:	9e 83       	std	Y+6, r25	; 0x06
    1672:	af 83       	std	Y+7, r26	; 0x07
    1674:	b8 87       	std	Y+8, r27	; 0x08

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
    1676:	20 e0       	ldi	r18, 0x00	; 0
    1678:	30 e0       	ldi	r19, 0x00	; 0
    167a:	4a ef       	ldi	r20, 0xFA	; 250
    167c:	54 e4       	ldi	r21, 0x44	; 68
    167e:	6d 81       	ldd	r22, Y+5	; 0x05
    1680:	7e 81       	ldd	r23, Y+6	; 0x06
    1682:	8f 81       	ldd	r24, Y+7	; 0x07
    1684:	98 85       	ldd	r25, Y+8	; 0x08
    1686:	0e 94 cf 0c 	call	0x199e	; 0x199e <__mulsf3>
    168a:	dc 01       	movw	r26, r24
    168c:	cb 01       	movw	r24, r22
    168e:	89 87       	std	Y+9, r24	; 0x09
    1690:	9a 87       	std	Y+10, r25	; 0x0a
    1692:	ab 87       	std	Y+11, r26	; 0x0b
    1694:	bc 87       	std	Y+12, r27	; 0x0c
	if (__tmp < 1.0)
    1696:	20 e0       	ldi	r18, 0x00	; 0
    1698:	30 e0       	ldi	r19, 0x00	; 0
    169a:	40 e8       	ldi	r20, 0x80	; 128
    169c:	5f e3       	ldi	r21, 0x3F	; 63
    169e:	69 85       	ldd	r22, Y+9	; 0x09
    16a0:	7a 85       	ldd	r23, Y+10	; 0x0a
    16a2:	8b 85       	ldd	r24, Y+11	; 0x0b
    16a4:	9c 85       	ldd	r25, Y+12	; 0x0c
    16a6:	0e 94 49 0c 	call	0x1892	; 0x1892 <__cmpsf2>
    16aa:	88 23       	and	r24, r24
    16ac:	2c f4       	brge	.+10     	; 0x16b8 <main+0x7a>
		__ticks = 1;
    16ae:	81 e0       	ldi	r24, 0x01	; 1
    16b0:	90 e0       	ldi	r25, 0x00	; 0
    16b2:	9e 87       	std	Y+14, r25	; 0x0e
    16b4:	8d 87       	std	Y+13, r24	; 0x0d
    16b6:	3f c0       	rjmp	.+126    	; 0x1736 <main+0xf8>
	else if (__tmp > 65535)
    16b8:	20 e0       	ldi	r18, 0x00	; 0
    16ba:	3f ef       	ldi	r19, 0xFF	; 255
    16bc:	4f e7       	ldi	r20, 0x7F	; 127
    16be:	57 e4       	ldi	r21, 0x47	; 71
    16c0:	69 85       	ldd	r22, Y+9	; 0x09
    16c2:	7a 85       	ldd	r23, Y+10	; 0x0a
    16c4:	8b 85       	ldd	r24, Y+11	; 0x0b
    16c6:	9c 85       	ldd	r25, Y+12	; 0x0c
    16c8:	0e 94 ca 0c 	call	0x1994	; 0x1994 <__gesf2>
    16cc:	18 16       	cp	r1, r24
    16ce:	4c f5       	brge	.+82     	; 0x1722 <main+0xe4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16d0:	20 e0       	ldi	r18, 0x00	; 0
    16d2:	30 e0       	ldi	r19, 0x00	; 0
    16d4:	40 e2       	ldi	r20, 0x20	; 32
    16d6:	51 e4       	ldi	r21, 0x41	; 65
    16d8:	6d 81       	ldd	r22, Y+5	; 0x05
    16da:	7e 81       	ldd	r23, Y+6	; 0x06
    16dc:	8f 81       	ldd	r24, Y+7	; 0x07
    16de:	98 85       	ldd	r25, Y+8	; 0x08
    16e0:	0e 94 cf 0c 	call	0x199e	; 0x199e <__mulsf3>
    16e4:	dc 01       	movw	r26, r24
    16e6:	cb 01       	movw	r24, r22
    16e8:	bc 01       	movw	r22, r24
    16ea:	cd 01       	movw	r24, r26
    16ec:	0e 94 4e 0c 	call	0x189c	; 0x189c <__fixunssfsi>
    16f0:	dc 01       	movw	r26, r24
    16f2:	cb 01       	movw	r24, r22
    16f4:	9e 87       	std	Y+14, r25	; 0x0e
    16f6:	8d 87       	std	Y+13, r24	; 0x0d
    16f8:	0f c0       	rjmp	.+30     	; 0x1718 <main+0xda>
    16fa:	88 ec       	ldi	r24, 0xC8	; 200
    16fc:	90 e0       	ldi	r25, 0x00	; 0
    16fe:	98 8b       	std	Y+16, r25	; 0x10
    1700:	8f 87       	std	Y+15, r24	; 0x0f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1702:	8f 85       	ldd	r24, Y+15	; 0x0f
    1704:	98 89       	ldd	r25, Y+16	; 0x10
    1706:	01 97       	sbiw	r24, 0x01	; 1
    1708:	f1 f7       	brne	.-4      	; 0x1706 <main+0xc8>
    170a:	98 8b       	std	Y+16, r25	; 0x10
    170c:	8f 87       	std	Y+15, r24	; 0x0f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    170e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1710:	9e 85       	ldd	r25, Y+14	; 0x0e
    1712:	01 97       	sbiw	r24, 0x01	; 1
    1714:	9e 87       	std	Y+14, r25	; 0x0e
    1716:	8d 87       	std	Y+13, r24	; 0x0d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1718:	8d 85       	ldd	r24, Y+13	; 0x0d
    171a:	9e 85       	ldd	r25, Y+14	; 0x0e
    171c:	89 2b       	or	r24, r25
    171e:	69 f7       	brne	.-38     	; 0x16fa <main+0xbc>
    1720:	14 c0       	rjmp	.+40     	; 0x174a <main+0x10c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1722:	69 85       	ldd	r22, Y+9	; 0x09
    1724:	7a 85       	ldd	r23, Y+10	; 0x0a
    1726:	8b 85       	ldd	r24, Y+11	; 0x0b
    1728:	9c 85       	ldd	r25, Y+12	; 0x0c
    172a:	0e 94 4e 0c 	call	0x189c	; 0x189c <__fixunssfsi>
    172e:	dc 01       	movw	r26, r24
    1730:	cb 01       	movw	r24, r22
    1732:	9e 87       	std	Y+14, r25	; 0x0e
    1734:	8d 87       	std	Y+13, r24	; 0x0d
    1736:	8d 85       	ldd	r24, Y+13	; 0x0d
    1738:	9e 85       	ldd	r25, Y+14	; 0x0e
    173a:	9a 8b       	std	Y+18, r25	; 0x12
    173c:	89 8b       	std	Y+17, r24	; 0x11
    173e:	89 89       	ldd	r24, Y+17	; 0x11
    1740:	9a 89       	ldd	r25, Y+18	; 0x12
    1742:	01 97       	sbiw	r24, 0x01	; 1
    1744:	f1 f7       	brne	.-4      	; 0x1742 <main+0x104>
    1746:	9a 8b       	std	Y+18, r25	; 0x12
    1748:	89 8b       	std	Y+17, r24	; 0x11
	_delay_ms(200);
	while(1)
	{
		MCAL_WDT_ON();
    174a:	0e 94 bc 03 	call	0x778	; 0x778 <MCAL_WDT_ON>
		MCAL_GPIO_TogglePin(GPIOC,GPIO_PIN_0);
    174e:	60 e0       	ldi	r22, 0x00	; 0
    1750:	83 e3       	ldi	r24, 0x33	; 51
    1752:	90 e0       	ldi	r25, 0x00	; 0
    1754:	0e 94 5d 07 	call	0xeba	; 0xeba <MCAL_GPIO_TogglePin>
    1758:	80 e0       	ldi	r24, 0x00	; 0
    175a:	90 e0       	ldi	r25, 0x00	; 0
    175c:	aa ef       	ldi	r26, 0xFA	; 250
    175e:	b4 e4       	ldi	r27, 0x44	; 68
    1760:	89 83       	std	Y+1, r24	; 0x01
    1762:	9a 83       	std	Y+2, r25	; 0x02
    1764:	ab 83       	std	Y+3, r26	; 0x03
    1766:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
    1768:	20 e0       	ldi	r18, 0x00	; 0
    176a:	30 e0       	ldi	r19, 0x00	; 0
    176c:	4a ef       	ldi	r20, 0xFA	; 250
    176e:	54 e4       	ldi	r21, 0x44	; 68
    1770:	69 81       	ldd	r22, Y+1	; 0x01
    1772:	7a 81       	ldd	r23, Y+2	; 0x02
    1774:	8b 81       	ldd	r24, Y+3	; 0x03
    1776:	9c 81       	ldd	r25, Y+4	; 0x04
    1778:	0e 94 cf 0c 	call	0x199e	; 0x199e <__mulsf3>
    177c:	dc 01       	movw	r26, r24
    177e:	cb 01       	movw	r24, r22
    1780:	8b 8b       	std	Y+19, r24	; 0x13
    1782:	9c 8b       	std	Y+20, r25	; 0x14
    1784:	ad 8b       	std	Y+21, r26	; 0x15
    1786:	be 8b       	std	Y+22, r27	; 0x16
	if (__tmp < 1.0)
    1788:	20 e0       	ldi	r18, 0x00	; 0
    178a:	30 e0       	ldi	r19, 0x00	; 0
    178c:	40 e8       	ldi	r20, 0x80	; 128
    178e:	5f e3       	ldi	r21, 0x3F	; 63
    1790:	6b 89       	ldd	r22, Y+19	; 0x13
    1792:	7c 89       	ldd	r23, Y+20	; 0x14
    1794:	8d 89       	ldd	r24, Y+21	; 0x15
    1796:	9e 89       	ldd	r25, Y+22	; 0x16
    1798:	0e 94 49 0c 	call	0x1892	; 0x1892 <__cmpsf2>
    179c:	88 23       	and	r24, r24
    179e:	2c f4       	brge	.+10     	; 0x17aa <main+0x16c>
		__ticks = 1;
    17a0:	81 e0       	ldi	r24, 0x01	; 1
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	98 8f       	std	Y+24, r25	; 0x18
    17a6:	8f 8b       	std	Y+23, r24	; 0x17
    17a8:	3f c0       	rjmp	.+126    	; 0x1828 <main+0x1ea>
	else if (__tmp > 65535)
    17aa:	20 e0       	ldi	r18, 0x00	; 0
    17ac:	3f ef       	ldi	r19, 0xFF	; 255
    17ae:	4f e7       	ldi	r20, 0x7F	; 127
    17b0:	57 e4       	ldi	r21, 0x47	; 71
    17b2:	6b 89       	ldd	r22, Y+19	; 0x13
    17b4:	7c 89       	ldd	r23, Y+20	; 0x14
    17b6:	8d 89       	ldd	r24, Y+21	; 0x15
    17b8:	9e 89       	ldd	r25, Y+22	; 0x16
    17ba:	0e 94 ca 0c 	call	0x1994	; 0x1994 <__gesf2>
    17be:	18 16       	cp	r1, r24
    17c0:	4c f5       	brge	.+82     	; 0x1814 <main+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17c2:	20 e0       	ldi	r18, 0x00	; 0
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	40 e2       	ldi	r20, 0x20	; 32
    17c8:	51 e4       	ldi	r21, 0x41	; 65
    17ca:	69 81       	ldd	r22, Y+1	; 0x01
    17cc:	7a 81       	ldd	r23, Y+2	; 0x02
    17ce:	8b 81       	ldd	r24, Y+3	; 0x03
    17d0:	9c 81       	ldd	r25, Y+4	; 0x04
    17d2:	0e 94 cf 0c 	call	0x199e	; 0x199e <__mulsf3>
    17d6:	dc 01       	movw	r26, r24
    17d8:	cb 01       	movw	r24, r22
    17da:	bc 01       	movw	r22, r24
    17dc:	cd 01       	movw	r24, r26
    17de:	0e 94 4e 0c 	call	0x189c	; 0x189c <__fixunssfsi>
    17e2:	dc 01       	movw	r26, r24
    17e4:	cb 01       	movw	r24, r22
    17e6:	98 8f       	std	Y+24, r25	; 0x18
    17e8:	8f 8b       	std	Y+23, r24	; 0x17
    17ea:	0f c0       	rjmp	.+30     	; 0x180a <main+0x1cc>
    17ec:	88 ec       	ldi	r24, 0xC8	; 200
    17ee:	90 e0       	ldi	r25, 0x00	; 0
    17f0:	9a 8f       	std	Y+26, r25	; 0x1a
    17f2:	89 8f       	std	Y+25, r24	; 0x19
    17f4:	89 8d       	ldd	r24, Y+25	; 0x19
    17f6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    17f8:	01 97       	sbiw	r24, 0x01	; 1
    17fa:	f1 f7       	brne	.-4      	; 0x17f8 <main+0x1ba>
    17fc:	9a 8f       	std	Y+26, r25	; 0x1a
    17fe:	89 8f       	std	Y+25, r24	; 0x19
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1800:	8f 89       	ldd	r24, Y+23	; 0x17
    1802:	98 8d       	ldd	r25, Y+24	; 0x18
    1804:	01 97       	sbiw	r24, 0x01	; 1
    1806:	98 8f       	std	Y+24, r25	; 0x18
    1808:	8f 8b       	std	Y+23, r24	; 0x17
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    180a:	8f 89       	ldd	r24, Y+23	; 0x17
    180c:	98 8d       	ldd	r25, Y+24	; 0x18
    180e:	89 2b       	or	r24, r25
    1810:	69 f7       	brne	.-38     	; 0x17ec <main+0x1ae>
    1812:	14 c0       	rjmp	.+40     	; 0x183c <main+0x1fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1814:	6b 89       	ldd	r22, Y+19	; 0x13
    1816:	7c 89       	ldd	r23, Y+20	; 0x14
    1818:	8d 89       	ldd	r24, Y+21	; 0x15
    181a:	9e 89       	ldd	r25, Y+22	; 0x16
    181c:	0e 94 4e 0c 	call	0x189c	; 0x189c <__fixunssfsi>
    1820:	dc 01       	movw	r26, r24
    1822:	cb 01       	movw	r24, r22
    1824:	98 8f       	std	Y+24, r25	; 0x18
    1826:	8f 8b       	std	Y+23, r24	; 0x17
    1828:	8f 89       	ldd	r24, Y+23	; 0x17
    182a:	98 8d       	ldd	r25, Y+24	; 0x18
    182c:	9c 8f       	std	Y+28, r25	; 0x1c
    182e:	8b 8f       	std	Y+27, r24	; 0x1b
    1830:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1832:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1834:	01 97       	sbiw	r24, 0x01	; 1
    1836:	f1 f7       	brne	.-4      	; 0x1834 <main+0x1f6>
    1838:	9c 8f       	std	Y+28, r25	; 0x1c
    183a:	8b 8f       	std	Y+27, r24	; 0x1b
		_delay_ms(2000);
		MCAL_WDT_OFF();
    183c:	0e 94 a7 03 	call	0x74e	; 0x74e <MCAL_WDT_OFF>
	}
    1840:	84 cf       	rjmp	.-248    	; 0x174a <main+0x10c>

00001842 <__udivmodsi4>:
    1842:	a1 e2       	ldi	r26, 0x21	; 33
    1844:	1a 2e       	mov	r1, r26
    1846:	aa 1b       	sub	r26, r26
    1848:	bb 1b       	sub	r27, r27
    184a:	fd 01       	movw	r30, r26
    184c:	0d c0       	rjmp	.+26     	; 0x1868 <__udivmodsi4_ep>

0000184e <__udivmodsi4_loop>:
    184e:	aa 1f       	adc	r26, r26
    1850:	bb 1f       	adc	r27, r27
    1852:	ee 1f       	adc	r30, r30
    1854:	ff 1f       	adc	r31, r31
    1856:	a2 17       	cp	r26, r18
    1858:	b3 07       	cpc	r27, r19
    185a:	e4 07       	cpc	r30, r20
    185c:	f5 07       	cpc	r31, r21
    185e:	20 f0       	brcs	.+8      	; 0x1868 <__udivmodsi4_ep>
    1860:	a2 1b       	sub	r26, r18
    1862:	b3 0b       	sbc	r27, r19
    1864:	e4 0b       	sbc	r30, r20
    1866:	f5 0b       	sbc	r31, r21

00001868 <__udivmodsi4_ep>:
    1868:	66 1f       	adc	r22, r22
    186a:	77 1f       	adc	r23, r23
    186c:	88 1f       	adc	r24, r24
    186e:	99 1f       	adc	r25, r25
    1870:	1a 94       	dec	r1
    1872:	69 f7       	brne	.-38     	; 0x184e <__udivmodsi4_loop>
    1874:	60 95       	com	r22
    1876:	70 95       	com	r23
    1878:	80 95       	com	r24
    187a:	90 95       	com	r25
    187c:	9b 01       	movw	r18, r22
    187e:	ac 01       	movw	r20, r24
    1880:	bd 01       	movw	r22, r26
    1882:	cf 01       	movw	r24, r30
    1884:	08 95       	ret

00001886 <__tablejump2__>:
    1886:	ee 0f       	add	r30, r30
    1888:	ff 1f       	adc	r31, r31
    188a:	05 90       	lpm	r0, Z+
    188c:	f4 91       	lpm	r31, Z
    188e:	e0 2d       	mov	r30, r0
    1890:	09 94       	ijmp

00001892 <__cmpsf2>:
    1892:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <__fp_cmp>
    1896:	08 f4       	brcc	.+2      	; 0x189a <__cmpsf2+0x8>
    1898:	81 e0       	ldi	r24, 0x01	; 1
    189a:	08 95       	ret

0000189c <__fixunssfsi>:
    189c:	0e 94 a9 0c 	call	0x1952	; 0x1952 <__fp_splitA>
    18a0:	88 f0       	brcs	.+34     	; 0x18c4 <__fixunssfsi+0x28>
    18a2:	9f 57       	subi	r25, 0x7F	; 127
    18a4:	98 f0       	brcs	.+38     	; 0x18cc <__fixunssfsi+0x30>
    18a6:	b9 2f       	mov	r27, r25
    18a8:	99 27       	eor	r25, r25
    18aa:	b7 51       	subi	r27, 0x17	; 23
    18ac:	b0 f0       	brcs	.+44     	; 0x18da <__fixunssfsi+0x3e>
    18ae:	e1 f0       	breq	.+56     	; 0x18e8 <__fixunssfsi+0x4c>
    18b0:	66 0f       	add	r22, r22
    18b2:	77 1f       	adc	r23, r23
    18b4:	88 1f       	adc	r24, r24
    18b6:	99 1f       	adc	r25, r25
    18b8:	1a f0       	brmi	.+6      	; 0x18c0 <__fixunssfsi+0x24>
    18ba:	ba 95       	dec	r27
    18bc:	c9 f7       	brne	.-14     	; 0x18b0 <__fixunssfsi+0x14>
    18be:	14 c0       	rjmp	.+40     	; 0x18e8 <__fixunssfsi+0x4c>
    18c0:	b1 30       	cpi	r27, 0x01	; 1
    18c2:	91 f0       	breq	.+36     	; 0x18e8 <__fixunssfsi+0x4c>
    18c4:	0e 94 c3 0c 	call	0x1986	; 0x1986 <__fp_zero>
    18c8:	b1 e0       	ldi	r27, 0x01	; 1
    18ca:	08 95       	ret
    18cc:	0c 94 c3 0c 	jmp	0x1986	; 0x1986 <__fp_zero>
    18d0:	67 2f       	mov	r22, r23
    18d2:	78 2f       	mov	r23, r24
    18d4:	88 27       	eor	r24, r24
    18d6:	b8 5f       	subi	r27, 0xF8	; 248
    18d8:	39 f0       	breq	.+14     	; 0x18e8 <__fixunssfsi+0x4c>
    18da:	b9 3f       	cpi	r27, 0xF9	; 249
    18dc:	cc f3       	brlt	.-14     	; 0x18d0 <__fixunssfsi+0x34>
    18de:	86 95       	lsr	r24
    18e0:	77 95       	ror	r23
    18e2:	67 95       	ror	r22
    18e4:	b3 95       	inc	r27
    18e6:	d9 f7       	brne	.-10     	; 0x18de <__fixunssfsi+0x42>
    18e8:	3e f4       	brtc	.+14     	; 0x18f8 <__fixunssfsi+0x5c>
    18ea:	90 95       	com	r25
    18ec:	80 95       	com	r24
    18ee:	70 95       	com	r23
    18f0:	61 95       	neg	r22
    18f2:	7f 4f       	sbci	r23, 0xFF	; 255
    18f4:	8f 4f       	sbci	r24, 0xFF	; 255
    18f6:	9f 4f       	sbci	r25, 0xFF	; 255
    18f8:	08 95       	ret

000018fa <__fp_cmp>:
    18fa:	99 0f       	add	r25, r25
    18fc:	00 08       	sbc	r0, r0
    18fe:	55 0f       	add	r21, r21
    1900:	aa 0b       	sbc	r26, r26
    1902:	e0 e8       	ldi	r30, 0x80	; 128
    1904:	fe ef       	ldi	r31, 0xFE	; 254
    1906:	16 16       	cp	r1, r22
    1908:	17 06       	cpc	r1, r23
    190a:	e8 07       	cpc	r30, r24
    190c:	f9 07       	cpc	r31, r25
    190e:	c0 f0       	brcs	.+48     	; 0x1940 <__fp_cmp+0x46>
    1910:	12 16       	cp	r1, r18
    1912:	13 06       	cpc	r1, r19
    1914:	e4 07       	cpc	r30, r20
    1916:	f5 07       	cpc	r31, r21
    1918:	98 f0       	brcs	.+38     	; 0x1940 <__fp_cmp+0x46>
    191a:	62 1b       	sub	r22, r18
    191c:	73 0b       	sbc	r23, r19
    191e:	84 0b       	sbc	r24, r20
    1920:	95 0b       	sbc	r25, r21
    1922:	39 f4       	brne	.+14     	; 0x1932 <__fp_cmp+0x38>
    1924:	0a 26       	eor	r0, r26
    1926:	61 f0       	breq	.+24     	; 0x1940 <__fp_cmp+0x46>
    1928:	23 2b       	or	r18, r19
    192a:	24 2b       	or	r18, r20
    192c:	25 2b       	or	r18, r21
    192e:	21 f4       	brne	.+8      	; 0x1938 <__fp_cmp+0x3e>
    1930:	08 95       	ret
    1932:	0a 26       	eor	r0, r26
    1934:	09 f4       	brne	.+2      	; 0x1938 <__fp_cmp+0x3e>
    1936:	a1 40       	sbci	r26, 0x01	; 1
    1938:	a6 95       	lsr	r26
    193a:	8f ef       	ldi	r24, 0xFF	; 255
    193c:	81 1d       	adc	r24, r1
    193e:	81 1d       	adc	r24, r1
    1940:	08 95       	ret

00001942 <__fp_split3>:
    1942:	57 fd       	sbrc	r21, 7
    1944:	90 58       	subi	r25, 0x80	; 128
    1946:	44 0f       	add	r20, r20
    1948:	55 1f       	adc	r21, r21
    194a:	59 f0       	breq	.+22     	; 0x1962 <__fp_splitA+0x10>
    194c:	5f 3f       	cpi	r21, 0xFF	; 255
    194e:	71 f0       	breq	.+28     	; 0x196c <__fp_splitA+0x1a>
    1950:	47 95       	ror	r20

00001952 <__fp_splitA>:
    1952:	88 0f       	add	r24, r24
    1954:	97 fb       	bst	r25, 7
    1956:	99 1f       	adc	r25, r25
    1958:	61 f0       	breq	.+24     	; 0x1972 <__fp_splitA+0x20>
    195a:	9f 3f       	cpi	r25, 0xFF	; 255
    195c:	79 f0       	breq	.+30     	; 0x197c <__fp_splitA+0x2a>
    195e:	87 95       	ror	r24
    1960:	08 95       	ret
    1962:	12 16       	cp	r1, r18
    1964:	13 06       	cpc	r1, r19
    1966:	14 06       	cpc	r1, r20
    1968:	55 1f       	adc	r21, r21
    196a:	f2 cf       	rjmp	.-28     	; 0x1950 <__fp_split3+0xe>
    196c:	46 95       	lsr	r20
    196e:	f1 df       	rcall	.-30     	; 0x1952 <__fp_splitA>
    1970:	08 c0       	rjmp	.+16     	; 0x1982 <__fp_splitA+0x30>
    1972:	16 16       	cp	r1, r22
    1974:	17 06       	cpc	r1, r23
    1976:	18 06       	cpc	r1, r24
    1978:	99 1f       	adc	r25, r25
    197a:	f1 cf       	rjmp	.-30     	; 0x195e <__fp_splitA+0xc>
    197c:	86 95       	lsr	r24
    197e:	71 05       	cpc	r23, r1
    1980:	61 05       	cpc	r22, r1
    1982:	08 94       	sec
    1984:	08 95       	ret

00001986 <__fp_zero>:
    1986:	e8 94       	clt

00001988 <__fp_szero>:
    1988:	bb 27       	eor	r27, r27
    198a:	66 27       	eor	r22, r22
    198c:	77 27       	eor	r23, r23
    198e:	cb 01       	movw	r24, r22
    1990:	97 f9       	bld	r25, 7
    1992:	08 95       	ret

00001994 <__gesf2>:
    1994:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <__fp_cmp>
    1998:	08 f4       	brcc	.+2      	; 0x199c <__gesf2+0x8>
    199a:	8f ef       	ldi	r24, 0xFF	; 255
    199c:	08 95       	ret

0000199e <__mulsf3>:
    199e:	0e 94 e2 0c 	call	0x19c4	; 0x19c4 <__mulsf3x>
    19a2:	0c 94 53 0d 	jmp	0x1aa6	; 0x1aa6 <__fp_round>
    19a6:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <__fp_pscA>
    19aa:	38 f0       	brcs	.+14     	; 0x19ba <__mulsf3+0x1c>
    19ac:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <__fp_pscB>
    19b0:	20 f0       	brcs	.+8      	; 0x19ba <__mulsf3+0x1c>
    19b2:	95 23       	and	r25, r21
    19b4:	11 f0       	breq	.+4      	; 0x19ba <__mulsf3+0x1c>
    19b6:	0c 94 3c 0d 	jmp	0x1a78	; 0x1a78 <__fp_inf>
    19ba:	0c 94 42 0d 	jmp	0x1a84	; 0x1a84 <__fp_nan>
    19be:	11 24       	eor	r1, r1
    19c0:	0c 94 c4 0c 	jmp	0x1988	; 0x1988 <__fp_szero>

000019c4 <__mulsf3x>:
    19c4:	0e 94 a1 0c 	call	0x1942	; 0x1942 <__fp_split3>
    19c8:	70 f3       	brcs	.-36     	; 0x19a6 <__mulsf3+0x8>

000019ca <__mulsf3_pse>:
    19ca:	95 9f       	mul	r25, r21
    19cc:	c1 f3       	breq	.-16     	; 0x19be <__mulsf3+0x20>
    19ce:	95 0f       	add	r25, r21
    19d0:	50 e0       	ldi	r21, 0x00	; 0
    19d2:	55 1f       	adc	r21, r21
    19d4:	62 9f       	mul	r22, r18
    19d6:	f0 01       	movw	r30, r0
    19d8:	72 9f       	mul	r23, r18
    19da:	bb 27       	eor	r27, r27
    19dc:	f0 0d       	add	r31, r0
    19de:	b1 1d       	adc	r27, r1
    19e0:	63 9f       	mul	r22, r19
    19e2:	aa 27       	eor	r26, r26
    19e4:	f0 0d       	add	r31, r0
    19e6:	b1 1d       	adc	r27, r1
    19e8:	aa 1f       	adc	r26, r26
    19ea:	64 9f       	mul	r22, r20
    19ec:	66 27       	eor	r22, r22
    19ee:	b0 0d       	add	r27, r0
    19f0:	a1 1d       	adc	r26, r1
    19f2:	66 1f       	adc	r22, r22
    19f4:	82 9f       	mul	r24, r18
    19f6:	22 27       	eor	r18, r18
    19f8:	b0 0d       	add	r27, r0
    19fa:	a1 1d       	adc	r26, r1
    19fc:	62 1f       	adc	r22, r18
    19fe:	73 9f       	mul	r23, r19
    1a00:	b0 0d       	add	r27, r0
    1a02:	a1 1d       	adc	r26, r1
    1a04:	62 1f       	adc	r22, r18
    1a06:	83 9f       	mul	r24, r19
    1a08:	a0 0d       	add	r26, r0
    1a0a:	61 1d       	adc	r22, r1
    1a0c:	22 1f       	adc	r18, r18
    1a0e:	74 9f       	mul	r23, r20
    1a10:	33 27       	eor	r19, r19
    1a12:	a0 0d       	add	r26, r0
    1a14:	61 1d       	adc	r22, r1
    1a16:	23 1f       	adc	r18, r19
    1a18:	84 9f       	mul	r24, r20
    1a1a:	60 0d       	add	r22, r0
    1a1c:	21 1d       	adc	r18, r1
    1a1e:	82 2f       	mov	r24, r18
    1a20:	76 2f       	mov	r23, r22
    1a22:	6a 2f       	mov	r22, r26
    1a24:	11 24       	eor	r1, r1
    1a26:	9f 57       	subi	r25, 0x7F	; 127
    1a28:	50 40       	sbci	r21, 0x00	; 0
    1a2a:	9a f0       	brmi	.+38     	; 0x1a52 <__mulsf3_pse+0x88>
    1a2c:	f1 f0       	breq	.+60     	; 0x1a6a <__mulsf3_pse+0xa0>
    1a2e:	88 23       	and	r24, r24
    1a30:	4a f0       	brmi	.+18     	; 0x1a44 <__mulsf3_pse+0x7a>
    1a32:	ee 0f       	add	r30, r30
    1a34:	ff 1f       	adc	r31, r31
    1a36:	bb 1f       	adc	r27, r27
    1a38:	66 1f       	adc	r22, r22
    1a3a:	77 1f       	adc	r23, r23
    1a3c:	88 1f       	adc	r24, r24
    1a3e:	91 50       	subi	r25, 0x01	; 1
    1a40:	50 40       	sbci	r21, 0x00	; 0
    1a42:	a9 f7       	brne	.-22     	; 0x1a2e <__mulsf3_pse+0x64>
    1a44:	9e 3f       	cpi	r25, 0xFE	; 254
    1a46:	51 05       	cpc	r21, r1
    1a48:	80 f0       	brcs	.+32     	; 0x1a6a <__mulsf3_pse+0xa0>
    1a4a:	0c 94 3c 0d 	jmp	0x1a78	; 0x1a78 <__fp_inf>
    1a4e:	0c 94 c4 0c 	jmp	0x1988	; 0x1988 <__fp_szero>
    1a52:	5f 3f       	cpi	r21, 0xFF	; 255
    1a54:	e4 f3       	brlt	.-8      	; 0x1a4e <__mulsf3_pse+0x84>
    1a56:	98 3e       	cpi	r25, 0xE8	; 232
    1a58:	d4 f3       	brlt	.-12     	; 0x1a4e <__mulsf3_pse+0x84>
    1a5a:	86 95       	lsr	r24
    1a5c:	77 95       	ror	r23
    1a5e:	67 95       	ror	r22
    1a60:	b7 95       	ror	r27
    1a62:	f7 95       	ror	r31
    1a64:	e7 95       	ror	r30
    1a66:	9f 5f       	subi	r25, 0xFF	; 255
    1a68:	c1 f7       	brne	.-16     	; 0x1a5a <__mulsf3_pse+0x90>
    1a6a:	fe 2b       	or	r31, r30
    1a6c:	88 0f       	add	r24, r24
    1a6e:	91 1d       	adc	r25, r1
    1a70:	96 95       	lsr	r25
    1a72:	87 95       	ror	r24
    1a74:	97 f9       	bld	r25, 7
    1a76:	08 95       	ret

00001a78 <__fp_inf>:
    1a78:	97 f9       	bld	r25, 7
    1a7a:	9f 67       	ori	r25, 0x7F	; 127
    1a7c:	80 e8       	ldi	r24, 0x80	; 128
    1a7e:	70 e0       	ldi	r23, 0x00	; 0
    1a80:	60 e0       	ldi	r22, 0x00	; 0
    1a82:	08 95       	ret

00001a84 <__fp_nan>:
    1a84:	9f ef       	ldi	r25, 0xFF	; 255
    1a86:	80 ec       	ldi	r24, 0xC0	; 192
    1a88:	08 95       	ret

00001a8a <__fp_pscA>:
    1a8a:	00 24       	eor	r0, r0
    1a8c:	0a 94       	dec	r0
    1a8e:	16 16       	cp	r1, r22
    1a90:	17 06       	cpc	r1, r23
    1a92:	18 06       	cpc	r1, r24
    1a94:	09 06       	cpc	r0, r25
    1a96:	08 95       	ret

00001a98 <__fp_pscB>:
    1a98:	00 24       	eor	r0, r0
    1a9a:	0a 94       	dec	r0
    1a9c:	12 16       	cp	r1, r18
    1a9e:	13 06       	cpc	r1, r19
    1aa0:	14 06       	cpc	r1, r20
    1aa2:	05 06       	cpc	r0, r21
    1aa4:	08 95       	ret

00001aa6 <__fp_round>:
    1aa6:	09 2e       	mov	r0, r25
    1aa8:	03 94       	inc	r0
    1aaa:	00 0c       	add	r0, r0
    1aac:	11 f4       	brne	.+4      	; 0x1ab2 <__fp_round+0xc>
    1aae:	88 23       	and	r24, r24
    1ab0:	52 f0       	brmi	.+20     	; 0x1ac6 <__fp_round+0x20>
    1ab2:	bb 0f       	add	r27, r27
    1ab4:	40 f4       	brcc	.+16     	; 0x1ac6 <__fp_round+0x20>
    1ab6:	bf 2b       	or	r27, r31
    1ab8:	11 f4       	brne	.+4      	; 0x1abe <__fp_round+0x18>
    1aba:	60 ff       	sbrs	r22, 0
    1abc:	04 c0       	rjmp	.+8      	; 0x1ac6 <__fp_round+0x20>
    1abe:	6f 5f       	subi	r22, 0xFF	; 255
    1ac0:	7f 4f       	sbci	r23, 0xFF	; 255
    1ac2:	8f 4f       	sbci	r24, 0xFF	; 255
    1ac4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ac6:	08 95       	ret

00001ac8 <_exit>:
    1ac8:	f8 94       	cli

00001aca <__stop_program>:
    1aca:	ff cf       	rjmp	.-2      	; 0x1aca <__stop_program>
