{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13114, "design__instance__area": 140022, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 169, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 7, "power__internal__total": 0.01494880486279726, "power__switching__total": 0.006271167658269405, "power__leakage__total": 1.6010396564070106e-07, "power__total": 0.0212201327085495, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.30990030863090734, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.31136824555558285, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3265002804978551, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.991457721762337, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.3265, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.825064, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 134, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 169, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 7, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3446411864554119, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3468396501509515, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.06894152110994772, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.919096158528306, "timing__hold__tns__corner:nom_ss_100C_1v60": -0.24552560679518684, "timing__setup__tns__corner:nom_ss_100C_1v60": -58.32538173076891, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.06894152110994772, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.919096158528306, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 5, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.888603, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 47, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.947478, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 169, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 7, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2911864443097127, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2922790148191463, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11713652601657852, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.005539124871117, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.117137, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.266666, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 173, "design__max_fanout_violation__count": 169, "design__max_cap_violation__count": 8, "clock__skew__worst_hold": -0.2867939022997049, "clock__skew__worst_setup": 0.2877973774088926, "timing__hold__ws": -0.1032218784108134, "timing__setup__ws": -3.2959493844867866, "timing__hold__tns": -0.3756770556529283, "timing__setup__tns": -72.36487880416543, "timing__hold__wns": -0.1032218784108134, "timing__setup__wns": -3.2959493844867866, "timing__hold_vio__count": 14, "timing__hold_r2r__ws": 0.113075, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 138, "timing__setup_r2r__ws": 1.644836, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13114, "design__instance__area__stdcell": 140022, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.744801, "design__instance__utilization__stdcell": 0.744801, "design__instance__count__class:inverter": 15, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4140, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 7529, "design__instance__count__class:tap_cell": 2656, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 360223, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 3359, "design__instance__count__class:clock_buffer": 178, "design__instance__count__class:clock_inverter": 138, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2371, "antenna__violating__nets": 27, "antenna__violating__pins": 32, "route__antenna_violation__count": 27, "antenna_diodes_count": 118, "design__instance__count__class:antenna_cell": 118, "route__net": 10232, "route__net__special": 2, "route__drc_errors__iter:1": 8350, "route__wirelength__iter:1": 437449, "route__drc_errors__iter:2": 3817, "route__wirelength__iter:2": 433519, "route__drc_errors__iter:3": 3581, "route__wirelength__iter:3": 432471, "route__drc_errors__iter:4": 462, "route__wirelength__iter:4": 431716, "route__drc_errors__iter:5": 130, "route__wirelength__iter:5": 431573, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 431545, "route__drc_errors": 0, "route__wirelength": 431545, "route__vias": 83091, "route__vias__singlecut": 83091, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1173.32, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 169, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.30303302391786835, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.30404576938957384, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3201266009555246, "timing__setup__ws__corner:min_tt_025C_1v80": 2.2580222775137977, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.320127, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.015608, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 122, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 169, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3331745806881806, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.33505374423280754, "timing__hold__ws__corner:min_ss_100C_1v60": -0.0115394363997065, "timing__setup__ws__corner:min_ss_100C_1v60": -2.437267345819716, "timing__hold__tns__corner:min_ss_100C_1v60": -0.04152101002764567, "timing__setup__tns__corner:min_ss_100C_1v60": -42.99715905022194, "timing__hold__wns__corner:min_ss_100C_1v60": -0.0115394363997065, "timing__setup__wns__corner:min_ss_100C_1v60": -2.437267345819716, "timing__hold_vio__count__corner:min_ss_100C_1v60": 4, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.876413, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 41, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.304955, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 169, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2867939022997049, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2877973774088926, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11307466394380762, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.188372434094107, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.113075, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.385965, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 169, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 8, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.31886491571908204, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3187421250490857, "timing__hold__ws__corner:max_tt_025C_1v80": 0.33349779437536575, "timing__setup__ws__corner:max_tt_025C_1v80": 1.775251107475254, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.333498, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.664134, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 173, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 169, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 8, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3573341446103278, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3572213459478357, "timing__hold__ws__corner:max_ss_100C_1v60": -0.1032218784108134, "timing__setup__ws__corner:max_ss_100C_1v60": -3.2959493844867866, "timing__hold__tns__corner:max_ss_100C_1v60": -0.3756770556529283, "timing__setup__tns__corner:max_ss_100C_1v60": -72.36487880416543, "timing__hold__wns__corner:max_ss_100C_1v60": -0.1032218784108134, "timing__setup__wns__corner:max_ss_100C_1v60": -3.2959493844867866, "timing__hold_vio__count__corner:max_ss_100C_1v60": 5, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.904147, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 50, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.644836, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 169, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 8, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.298487326637282, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2983615383650345, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12106760381334974, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.8523274549613036, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.121068, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.162484, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 160, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79906, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000943484, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000850848, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000244499, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000850848, "design_powergrid__voltage__worst": 0.000850848, "design_powergrid__voltage__worst__net:VPWR": 1.79906, "design_powergrid__drop__worst": 0.000943484, "design_powergrid__drop__worst__net:VPWR": 0.000943484, "design_powergrid__voltage__worst__net:VGND": 0.000850848, "design_powergrid__drop__worst__net:VGND": 0.000850848, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000247, "ir__drop__worst": 0.000943, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}