###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-16.ucsd.edu)
#  Generated on:      Sun Mar  9 21:32:29 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[79]                   (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_79_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.348
= Slack Time                   -0.548
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.168
     = Beginpoint Arrival Time       1.168
     +----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell | Delay | Arrival | Required | 
     |                             |               |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_79_ | CP ^          |       |       |   1.168 |    0.619 | 
     | psum_mem_instance/Q_reg_79_ | CP ^ -> Q v   | DFQD2 | 0.180 |   1.348 |    0.800 | 
     |                             | sum_out[79] v |       | 0.000 |   1.348 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[74]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_74_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.334
= Slack Time                   -0.534
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.981
     = Beginpoint Arrival Time       0.981
     +----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell | Delay | Arrival | Required | 
     |                             |               |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_74_ | CP ^          |       |       |   0.981 |    0.447 | 
     | psum_mem_instance/Q_reg_74_ | CP ^ -> Q ^   | DFQD1 | 0.353 |   1.334 |    0.800 | 
     |                             | sum_out[74] ^ |       | 0.000 |   1.334 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[33]                   (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_33_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.312
= Slack Time                   -0.512
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.120
     = Beginpoint Arrival Time       1.120
     +----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell | Delay | Arrival | Required | 
     |                             |               |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_33_ | CP ^          |       |       |   1.120 |    0.608 | 
     | psum_mem_instance/Q_reg_33_ | CP ^ -> Q v   | DFQD2 | 0.191 |   1.311 |    0.799 | 
     |                             | sum_out[33] v |       | 0.001 |   1.312 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[0]                   (v) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.304
= Slack Time                   -0.504
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.124
     = Beginpoint Arrival Time       1.124
     +--------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell | Delay | Arrival | Required | 
     |                            |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_0_ | CP ^         |       |       |   1.124 |    0.620 | 
     | psum_mem_instance/Q_reg_0_ | CP ^ -> Q v  | DFQD2 | 0.180 |   1.304 |    0.800 | 
     |                            | sum_out[0] v |       | 0.000 |   1.304 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[59]                   (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_59_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.304
= Slack Time                   -0.504
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.049
     = Beginpoint Arrival Time       1.049
     +----------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |  Cell | Delay | Arrival | Required | 
     |                             |               |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_59_ | CP ^          |       |       |   1.049 |    0.546 | 
     | psum_mem_instance/Q_reg_59_ | CP ^ -> Q ^   | DFQD1 | 0.252 |   1.301 |    0.798 | 
     |                             | sum_out[59] ^ |       | 0.002 |   1.304 |    0.800 | 
     +----------------------------------------------------------------------------------+ 

