Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : adder_64bit
Version: Q-2019.12-SP3
Date   : Sat Jan 25 11:21:06 2025
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.11
  Critical Path Slack:         uninit
  Critical Path Clk Period:      0.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         98
  Leaf Cell Count:                312
  Buf/Inv Cell Count:              12
  Buf Cell Count:                  12
  Inv Cell Count:                   0
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       113
  Sequential Cell Count:          199
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      351.227005
  Noncombinational Area:  1019.625732
  Buf/Inv Area:             24.397825
  Total Buffer Area:            24.40
  Total Inverter Area:           0.00
  Macro/Black Box Area:      0.000000
  Net Area:                240.495522
  -----------------------------------
  Cell Area:              1370.852737
  Design Area:            1611.348260


  Design Rules
  -----------------------------------
  Total Number of Nets:           477
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.09
  Logic Optimization:                  0.07
  Mapping Optimization:                0.44
  -----------------------------------------
  Overall Compile Time:                4.57
  Overall Compile Wall Clock Time:     4.93

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
