[23:36:56] INFO     Running containerized command:                                                         container.py:282
[07:36:57] INFO     Starting a new run of the 'Classic' flow with    flow.py:655
                    the tag 'wokwi'.                                            
[07:36:57] INFO     Starting…                                  sequential.py:294
──────────────────────────────── Verilator Lint ────────────────────────────────
[07:36:57] VERBOSE  Running 'Verilator.Lint' at                     step.py:1146
                    'runs/wokwi/01-verilator-lint'…                             
[07:36:57] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/01-verilator-lint/verilator-lint.lo             
                    g'…                                                         
%Warning-WIDTHTRUNC:                                                            
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v:30:22: Operator VAR  
'G1_MASK' expects 5 bits on the Initial value, but Initial value's VARREF       
'G1_OCT' generates 32 or 6 bits.                                                
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.expect0'        
30 |   localparam [K-1:0] G1_MASK = G1_OCT;                                     
|                      ^~~~~~~                                                  
... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.018   
... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to      
disable this message.                                                           
%Warning-WIDTHTRUNC:                                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v:64:29: Operator ASSIGNDLY
expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 or 6 bits. 
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.tb_core'        
64 |                     tb_time <= (tb_time == 0) ? (D-1) : (tb_time - 1);     
|                             ^~                                                
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/traceback.v:81:34: Operator EQ       
expects 32 or 6 bits on the LHS, but LHS's VARREF 'tb_count' generates 5 bits.  
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.tb_core'        
81 |                     if (tb_count == D-1) begin                             
|                                  ^~                                           
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:38:18: Operator EQ    
expects 32 or 6 bits on the LHS, but LHS's VARREF 'wr_ptr' generates 5 bits.    
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem'       
38 |       if (wr_ptr == D - 1)                                                 
|                  ^~                                                           
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:77:38: Operator EQ    
expects 32 bits on the LHS, but LHS's VARREF 'sweep_idx' generates 4 bits.      
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst'                
77 |     assign last_idx     = (sweep_idx == S-1);                              
|                                      ^~                                       
%Warning-UNDRIVEN: /home/ashvin/Documents/viterbi-decoder/src/project.v:34:18:  
Signal is not driven: 'rx_sym_valid_i'                                          
: ... note: In instance 'tt_um_ashvin_viterbi'                                  
34 |     logic        rx_sym_valid_i;                                           
|                  ^~~~~~~~~~~~~~                                               
%Warning-UNUSEDSIGNAL:                                                          
/home/ashvin/Documents/viterbi-decoder/src/project.v:35:18: Signal is not used: 
'rx_sym_ready_i'                                                                
: ... note: In instance 'tt_um_ashvin_viterbi'                                  
35 |     logic        rx_sym_ready_i;                                           
|                  ^~~~~~~~~~~~~~                                               
%Warning-UNDRIVEN: /home/ashvin/Documents/viterbi-decoder/src/project.v:36:18:  
Signal is not driven: 'rx_sym_i'                                                
: ... note: In instance 'tt_um_ashvin_viterbi'                                  
36 |     logic [1:0]  rx_sym_i;                                                 
|                  ^~~~~~~~                                                     
%Warning-UNUSEDSIGNAL:                                                          
/home/ashvin/Documents/viterbi-decoder/src/project.v:37:18: Signal is not used: 
'dec_bit_valid_i'                                                               
: ... note: In instance 'tt_um_ashvin_viterbi'                                  
37 |     logic        dec_bit_valid_i;                                          
|                  ^~~~~~~~~~~~~~~                                              
%Warning-UNUSEDSIGNAL:                                                          
/home/ashvin/Documents/viterbi-decoder/src/project.v:38:18: Signal is not used: 
'dec_bit_i'                                                                     
: ... note: In instance 'tt_um_ashvin_viterbi'                                  
38 |     logic        dec_bit_i;                                                
|                  ^~~~~~~~~                                                    
%Warning-UNDRIVEN: /home/ashvin/Documents/viterbi-decoder/src/project.v:39:18:  
Signal is not driven: 'force_state0_i'                                          
: ... note: In instance 'tt_um_ashvin_viterbi'                                  
39 |     logic        force_state0_i;                                           
|                  ^~~~~~~~~~~~~~                                               
%Warning-UNDRIVEN: /home/ashvin/Documents/viterbi-decoder/src/project.v:40:18:  
Signal is not driven: 'rst_i'                                                   
: ... note: In instance 'tt_um_ashvin_viterbi'                                  
40 |     logic        rst_i;                                                    
|                  ^~~~~                                                        
%Warning-UNUSEDSIGNAL:                                                          
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:67:35: Signal is not  
used: 'prev_bank_sel'                                                           
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst'                
67 |     logic                         prev_bank_sel;                           
|                                   ^~~~~~~~~~~~~                               
%Warning-UNUSEDPARAM:                                                           
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:5:15: Parameter is not
used: 'Wm'                                                                      
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem'       
5 |     parameter Wm = 8,                                                       
|               ^~                                                              
%Warning-SYNCASYNCNET:                                                          
/home/ashvin/Documents/viterbi-decoder/src/project.v:40:18: Signal flopped as   
both synchronous and async: 'tt_um_ashvin_viterbi.rst_i'                        
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:84:13: ... Location of
async usage                                                                     
84 |         if (rst) begin                                                     
|             ^~~                                                               
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:40:9: ... Location of sync 
usage                                                                           
40 |     if (rst) begin                                                         
|         ^~~                                                                   
────────────────────────── Lint Timing Errors Checker ──────────────────────────
[07:36:57] VERBOSE  Running 'Checker.LintTimingConstructs' at       step.py:1146
                    'runs/wokwi/02-checker-linttimingconstructs'…               
[07:36:57] INFO     Check for Lint Timing Errors clear.           checker.py:404
───────────────────────────── Lint Errors Checker ──────────────────────────────
[07:36:57] VERBOSE  Running 'Checker.LintErrors' at                 step.py:1146
                    'runs/wokwi/03-checker-linterrors'…                         
[07:36:57] INFO     Check for Lint errors clear.                  checker.py:132
──────────────────────────── Lint Warnings Checker ─────────────────────────────
[07:36:57] VERBOSE  Running 'Checker.LintWarnings' at               step.py:1146
                    'runs/wokwi/04-checker-lintwarnings'…                       
[07:36:57] WARNING  15 Lint warnings found.                       checker.py:123
───────────────────────────── Generate JSON Header ─────────────────────────────
[07:36:57] VERBOSE  Running 'Yosys.JsonHeader' at                   step.py:1146
                    'runs/wokwi/05-yosys-jsonheader'…                           
[07:36:57] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/05-yosys-jsonheader/yosys-jsonheade             
                    r.log'…                                                     
                                                                                
/----------------------------------------------------------------------------\  
|  yosys -- Yosys Open SYnthesis Suite                                       |  
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |  
|  Distributed under an ISC-like license, type "license" to see terms        |  
\----------------------------------------------------------------------------/  
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6   
-fPIC -O3)                                                                      
Loaded SDC plugin                                                               
                                                                                
1. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/09e3515eb2ee4068af9b546d02
3d4921.bb.v                                                                     
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/09e3515eb2ee4068af9b546d0
23d4921.bb.v' to AST representation.                                            
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.        
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.         
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.          
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.                                      
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.                                      
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_12'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_3'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_4'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_6'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_8'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0n_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0p_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1n_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1p_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputisolatch_1'.                                     
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_1'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_16'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_2'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_4'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_8'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.                                   
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.                                  
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.                              
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.                              
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.          
Successfully finished Verilog frontend.                                         
                                                                                
2. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/project.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/project.v' to AST representation.   
Storing AST representation for module `$abstract\tt_um_ashvin_viterbi'.         
Successfully finished Verilog frontend.                                         
                                                                                
3. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\tt_um_viterbi_core'.           
Successfully finished Verilog frontend.                                         
                                                                                
4. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\branch_metric'.                
Successfully finished Verilog frontend.                                         
                                                                                
5. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\expected_bits'.                
Successfully finished Verilog frontend.                                         
                                                                                
6. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/ham2.v                               
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/ham2.v' to AST representation.      
Storing AST representation for module `$abstract\ham2'.                         
Successfully finished Verilog frontend.                                         
                                                                                
7. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/acs_core.v                           
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/acs_core.v' to AST representation.  
Storing AST representation for module `$abstract\acs_core'.                     
Successfully finished Verilog frontend.                                         
                                                                                
8. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v' to AST representation.   
Storing AST representation for module `$abstract\pm_bank'.                      
Successfully finished Verilog frontend.                                         
                                                                                
9. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\survivor_mem'.                 
Successfully finished Verilog frontend.                                         
                                                                                
10. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v                          
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/traceback.v' to AST representation. 
Storing AST representation for module `$abstract\traceback'.                    
Successfully finished Verilog frontend.                                         
                                                                                
11. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v                    
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v' to AST           
representation.                                                                 
Storing AST representation for module `$abstract\sym_unpacker_4x'.              
Successfully finished Verilog frontend.                                         
                                                                                
12. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\bit_packer_8x'.                
Successfully finished Verilog frontend.                                         
                                                                                
13. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
14. Executing AST frontend in derive mode using pre-parsed AST for module       
`\tt_um_ashvin_viterbi'.                                                        
Generating RTLIL representation for module `\tt_um_ashvin_viterbi'.             
                                                                                
14.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.2. Executing AST frontend in derive mode using pre-parsed AST for module     
`\tt_um_viterbi_core'.                                                          
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core'.         
                                                                                
14.3. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Parameter \M = 4                                                                
Parameter \D = 32                                                               
                                                                                
14.4. Executing AST frontend in derive mode using pre-parsed AST for module     
`\traceback'.                                                                   
Parameter \M = 4                                                                
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback'.                  
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
                                                                                
14.5. Executing AST frontend in derive mode using pre-parsed AST for module     
`\survivor_mem'.                                                                
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem'.               
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
                                                                                
14.6. Executing AST frontend in derive mode using pre-parsed AST for module     
`\pm_bank'.                                                                     
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Generating RTLIL representation for module                                      
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank'.                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
                                                                                
14.7. Executing AST frontend in derive mode using pre-parsed AST for module     
`\acs_core'.                                                                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core'.                   
Parameter \Wb = 2                                                               
                                                                                
14.8. Executing AST frontend in derive mode using pre-parsed AST for module     
`\branch_metric'.                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod\branch_metric\Wb=s32'00000000000000000000000000000010'.               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.9. Executing AST frontend in derive mode using pre-parsed AST for module     
`\expected_bits'.                                                               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Found cached RTLIL representation for module                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
                                                                                
14.10. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.11. Executing AST frontend in derive mode using pre-parsed AST for module    
`\ham2'.                                                                        
Generating RTLIL representation for module `\ham2'.                             
                                                                                
14.12. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.13. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
Removing unused module `$abstract\bit_packer_8x'.                               
Removing unused module `$abstract\sym_unpacker_4x'.                             
Removing unused module `$abstract\traceback'.                                   
Removing unused module `$abstract\survivor_mem'.                                
Removing unused module `$abstract\pm_bank'.                                     
Removing unused module `$abstract\acs_core'.                                    
Removing unused module `$abstract\ham2'.                                        
Removing unused module `$abstract\expected_bits'.                               
Removing unused module `$abstract\branch_metric'.                               
Removing unused module `$abstract\tt_um_viterbi_core'.                          
Removing unused module `$abstract\tt_um_ashvin_viterbi'.                        
Removed 11 unused modules.                                                      
Renaming module tt_um_ashvin_viterbi to tt_um_ashvin_viterbi.                   
                                                                                
15. Executing PROC pass (convert processes to netlists).                        
                                                                                
15.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).    
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$48'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$48'.                    
Cleaned up 1 empty switch.                                                      
                                                                                
15.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).    
Marked 5 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:39$178 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:28$173 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:23$71 in module 
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:39$49 in module    
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14 in module  
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13 in module 
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Removed a total of 0 dead cases.                                                
                                                                                
15.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).    
Removed 2 redundant assignments.                                                
Promoted 94 assignments to connections.                                         
                                                                                
15.4. Executing PROC_INIT pass (extract init attributes).                       
                                                                                
15.5. Executing PROC_ARST pass (detect async resets in processes).              
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
                                                                                
15.6. Executing PROC_ROM pass (convert switches to ROMs).                       
Converted 0 switches.                                                           
<suppressed ~30 debug messages>                                                 
                                                                                
15.7. Executing PROC_MUX pass (convert decision trees to multiplexers).         
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
1/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_EN[5
:0]$391                                                                         
2/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_DATA
[5:0]$390                                                                       
3/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_ADDR
[3:0]$389                                                                       
4/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_EN[5
:0]$394                                                                         
5/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_DATA
[5:0]$393                                                                       
6/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_ADDR
[3:0]$392                                                                       
7/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_EN[5
:0]$388                                                                         
8/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_DATA
[5:0]$387                                                                       
9/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_ADDR
[3:0]$386                                                                       
10/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_EN[5
:0]$385                                                                         
11/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_DATA
[5:0]$384                                                                       
12/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_ADDR
[3:0]$383                                                                       
13/150: $3\i[31:0]                                                              
14/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$366                                                                         
15/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$365                                                                         
16/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$364                                                                         
17/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$363                                                                         
18/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$362                                                                         
19/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$361                                                                         
20/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$360                                                                         
21/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$359                                                                         
22/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$358                                                                         
23/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$357                                                                         
24/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$144_EN[5
:0]$356                                                                         
25/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$143_EN[5
:0]$355                                                                         
26/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$142_EN[5
:0]$354                                                                         
27/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$141_EN[5
:0]$353                                                                         
28/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$140_EN[5
:0]$352                                                                         
29/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$139_EN[5
:0]$351                                                                         
30/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$382                                                                         
31/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$381                                                                         
32/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$380                                                                         
33/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$379                                                                         
34/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$378                                                                         
35/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$377                                                                         
36/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$376                                                                         
37/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$375                                                                         
38/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$374                                                                         
39/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$373                                                                         
40/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$160_EN[5
:0]$372                                                                         
41/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$159_EN[5
:0]$371                                                                         
42/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$158_EN[5
:0]$370                                                                         
43/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$157_EN[5
:0]$369                                                                         
44/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$156_EN[5
:0]$368                                                                         
45/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$155_EN[5
:0]$367                                                                         
46/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$350                                                                         
47/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$349                                                                         
48/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$348                                                                         
49/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$347                                                                         
50/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$346                                                                         
51/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$345                                                                         
52/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$344                                                                         
53/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$343                                                                         
54/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$342                                                                         
55/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$341                                                                         
56/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$160_EN[5
:0]$340                                                                         
57/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$159_EN[5
:0]$339                                                                         
58/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$158_EN[5
:0]$338                                                                         
59/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$157_EN[5
:0]$337                                                                         
60/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$156_EN[5
:0]$336                                                                         
61/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$155_EN[5
:0]$335                                                                         
62/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$334                                                                         
63/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$333                                                                         
64/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$332                                                                         
65/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$331                                                                         
66/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$330                                                                         
67/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$329                                                                         
68/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$328                                                                         
69/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$327                                                                         
70/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$326                                                                         
71/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$325                                                                         
72/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$144_EN[5
:0]$324                                                                         
73/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$143_EN[5
:0]$323                                                                         
74/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$142_EN[5
:0]$322                                                                         
75/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$141_EN[5
:0]$321                                                                         
76/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$140_EN[5
:0]$320                                                                         
77/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$139_EN[5
:0]$319                                                                         
78/150: $2\i[31:0]                                                              
79/150: $1\i[31:0]                                                              
80/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$138_EN[5
:0]$280                                                                         
81/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$137_EN[5
:0]$279                                                                         
82/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$136_EN[5
:0]$278                                                                         
83/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$135_EN[5
:0]$277                                                                         
84/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$134_EN[5
:0]$276                                                                         
85/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$133_EN[5
:0]$275                                                                         
86/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$132_EN[5
:0]$274                                                                         
87/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$131_EN[5
:0]$273                                                                         
88/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$130_EN[5
:0]$272                                                                         
89/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$129_EN[5
:0]$271                                                                         
90/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$128_EN[5
:0]$270                                                                         
91/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$127_EN[5
:0]$269                                                                         
92/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$126_EN[5
:0]$268                                                                         
93/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$125_EN[5
:0]$267                                                                         
94/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$124_EN[5
:0]$266                                                                         
95/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$123_EN[5
:0]$265                                                                         
96/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$122_EN[5
:0]$264                                                                         
97/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$121_EN[5
:0]$263                                                                         
98/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$120_EN[5
:0]$262                                                                         
99/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$119_EN[5
:0]$261                                                                         
100/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$118_EN[5
:0]$260                                                                         
101/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$117_EN[5
:0]$259                                                                         
102/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$116_EN[5
:0]$258                                                                         
103/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$115_EN[5
:0]$257                                                                         
104/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$114_EN[5
:0]$256                                                                         
105/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$113_EN[5
:0]$255                                                                         
106/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$112_EN[5
:0]$254                                                                         
107/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$111_EN[5
:0]$253                                                                         
108/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$110_EN[5
:0]$252                                                                         
109/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$109_EN[5
:0]$251                                                                         
110/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$108_EN[5
:0]$250                                                                         
111/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$107_EN[5
:0]$249                                                                         
112/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_EN[5
:0]$318                                                                         
113/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_DATA
[5:0]$317                                                                       
114/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_ADDR
[3:0]$316                                                                       
115/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_EN[5
:0]$315                                                                         
116/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_DATA
[5:0]$314                                                                       
117/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_ADDR
[3:0]$313                                                                       
118/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$312                                                                         
119/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$311                                                                         
120/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$310                                                                         
121/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$309                                                                         
122/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$308                                                                         
123/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$307                                                                         
124/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$306                                                                         
125/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$305                                                                         
126/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$304                                                                         
127/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$303                                                                         
128/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$160_EN[5
:0]$302                                                                         
129/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$159_EN[5
:0]$301                                                                         
130/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$158_EN[5
:0]$300                                                                         
131/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$157_EN[5
:0]$299                                                                         
132/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$156_EN[5
:0]$298                                                                         
133/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$155_EN[5
:0]$297                                                                         
134/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$296                                                                         
135/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$295                                                                         
136/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$294                                                                         
137/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$293                                                                         
138/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$292                                                                         
139/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$291                                                                         
140/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$290                                                                         
141/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$289                                                                         
142/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$288                                                                         
143/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$287                                                                         
144/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$144_EN[5
:0]$286                                                                         
145/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$143_EN[5
:0]$285                                                                         
146/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$142_EN[5
:0]$284                                                                         
147/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$141_EN[5
:0]$283                                                                         
148/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$140_EN[5
:0]$282                                                                         
149/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$139_EN[5
:0]$281                                                                         
150/150: $0\prev_A[0:0]                                                         
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$173'.                                  
1/2: $1\rd_pm1[5:0]                                                             
2/2: $1\rd_pm0[5:0]                                                             
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$104'.                         
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
1/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_EN
[15:0]$100                                                                      
2/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_DA
TA[15:0]$99                                                                     
3/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_AD
DR[4:0]$98                                                                      
4/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$68_EN
[15:0]$94                                                                       
5/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$67_EN
[15:0]$93                                                                       
6/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$66_EN
[15:0]$92                                                                       
7/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$65_EN
[15:0]$91                                                                       
8/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$64_EN
[15:0]$90                                                                       
9/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$63_EN
[15:0]$89                                                                       
10/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$62_EN
[15:0]$88                                                                       
11/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$61_EN
[15:0]$87                                                                       
12/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$60_EN
[15:0]$86                                                                       
13/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$59_EN
[15:0]$85                                                                       
14/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_EN
[15:0]$97                                                                       
15/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_DA
TA[15:0]$96                                                                     
16/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_AD
DR[4:0]$95                                                                      
17/17: $0\wr_ptr[4:0]                                                           
Creating decoders for process                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
1/7: $0\current_state[3:0]                                                      
2/7: $0\tb_count[4:0]                                                           
3/7: $0\tb_state[3:0]                                                           
4/7: $0\tb_time[4:0]                                                            
5/7: $0\state[1:0]                                                              
6/7: $0\dec_bit[0:0]                                                            
7/7: $0\dec_bit_valid[0:0]                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
1/2: $0\init_frame_pulse[0:0]                                                   
2/2: $0\init_pending[0:0]                                                       
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
1/1: $0\s_end_state[3:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
1/2: $0\best_state[3:0]                                                         
2/2: $0\best_metric[5:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
1/6: $3$lookahead\surv_row$20[15:0]$30                                          
2/6:                                                                            
$3$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[3:0]$29                                                                      
3/6: $2$lookahead\surv_row$20[15:0]$27                                          
4/6:                                                                            
$2$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[3:0]$26                                                                      
5/6: $1$lookahead\surv_row$20[15:0]$25                                          
6/6:                                                                            
$1$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[3:0]$24                                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
1/1: $0\sweep_idx[3:0]                                                          
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
1/1: $0\rx_sym_q[1:0]                                                           
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
1/3: $3\state_next[1:0]                                                         
2/3: $2\state_next[1:0]                                                         
3/3: $1\state_next[1:0]                                                         
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
1/1: $0\state[1:0]                                                              
Creating decoders for process                                                   
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$400'.                      
                                                                                
15.8. Executing PROC_DLATCH pass (convert process syncs to latches).            
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm0' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$173'.                                  
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm1' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$173'.                                  
No latch inferred for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$mem2bits$\mem$/
home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:46$70' from process    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$104'.                         
No latch inferred for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state_nex
t' from process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\expected' from
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$400'.                      
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\reg_vec' from 
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$400'.                      
                                                                                
15.9. Executing PROC_DFF pass (convert process syncs to FFs).                   
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\prev_A' using       
process                                                                         
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1416' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\i' using process    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1417' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$107_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1418' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$108_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1419' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$109_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1420' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$110_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1421' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$111_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1422' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$112_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1423' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$113_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1424' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$114_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1425' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$115_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1426' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$116_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1427' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$117_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1428' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$118_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1429' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$119_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1430' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$120_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1431' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$121_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1432' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$122_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1433' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$123_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1434' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$124_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1435' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$125_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1436' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$126_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1437' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$127_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1438' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$128_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1439' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$129_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1440' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$130_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1441' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$131_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1442' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$132_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1443' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$133_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1444' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$134_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1445' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$135_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1446' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$136_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1447' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$137_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1448' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$138_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1449' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:52$139_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1450' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$140_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1451' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$141_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1452' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$142_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1453' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$143_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1454' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$144_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1455' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1456' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1457' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1458' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1459' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1460' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1461' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1462' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1463' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1464' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1465' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:58$155_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1466' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$156_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1467' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$157_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1468' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$158_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1469' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$159_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1470' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$160_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1471' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1472' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1473' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1474' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1475' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1476' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1477' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1478' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1479' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1480' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1481' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1482' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1483' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1484' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1485' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1486' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1487' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.\wr_ptr' using  
process                                                                         
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1488' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$59_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1489' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$60_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1490' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$61_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1491' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$62_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1492' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$63_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1493' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$64_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1494' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$65_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1495' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$66_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1496' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$67_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1497' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$68_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1498' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_ADDR' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1499' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_DATA' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1500' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1501' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit_valid'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1502' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1503' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\state' using      
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1504' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_time' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1505' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_state' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1506' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_count' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1507' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\current_state'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1508' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_pend
ing' using process                                                              
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
created $adff cell `$procdff$1511' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_fram
e_pulse' using process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
created $adff cell `$procdff$1514' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\s_end_sta
te' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
created $adff cell `$procdff$1517' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_metr
ic' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
created $adff cell `$procdff$1520' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_stat
e' using process                                                                
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
created $adff cell `$procdff$1523' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\surv_row'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$1526' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$bitselwri
te$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140$6' using   
process                                                                         
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$1529' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$lookahead
\surv_row$20' using process                                                     
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$1532' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\sweep_idx
' using process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
created $adff cell `$procdff$1535' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\rx_sym_q'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
created $adff cell `$procdff$1538' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state'   
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
created $adff cell `$procdff$1541' with positive edge clock and positive level  
reset.                                                                          
                                                                                
15.10. Executing PROC_MEMWR pass (convert process memory writes to cells).      
                                                                                
15.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).   
Found and cleaned up 6 empty switches in                                        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
Found and cleaned up 1 empty switch in                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$173'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$173'.                                  
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$104'.                         
Found and cleaned up 3 empty switches in                                        
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
Found and cleaned up 6 empty switches in                                        
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
Removing empty process                                                          
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Found and cleaned up 2 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
Removing empty process                                                          
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$400'.                      
Cleaned up 30 empty switches.                                                   
                                                                                
15.12. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~1 debug messages>                                                  
Optimizing module $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.   
Optimizing module $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.    
Optimizing module                                                               
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Optimizing module $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.  
<suppressed ~10 debug messages>                                                 
Optimizing module                                                               
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
<suppressed ~17 debug messages>                                                 
Optimizing module                                                               
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Optimizing module ham2.                                                         
Optimizing module                                                               
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~2 debug messages>                                                  
                                                                                
16. Executing FLATTEN pass (flatten design).                                    
Deleting now unused module                                                      
$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.                     
Deleting now unused module                                                      
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Deleting now unused module                                                      
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Deleting now unused module                                                      
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Deleting now unused module                                                      
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Deleting now unused module                                                      
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Deleting now unused module ham2.                                                
Deleting now unused module                                                      
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~10 debug messages>                                                 
                                                                                
17. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 593 unused cells and 1239 unused wires.                                 
<suppressed ~712 debug messages>                                                
────────────────────────────────── Synthesis ───────────────────────────────────
[07:36:58] VERBOSE  Running 'Yosys.Synthesis' at                    step.py:1146
                    'runs/wokwi/06-yosys-synthesis'…                            
[07:36:58] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/06-yosys-synthesis/yosys-synthesis.             
                    log'…                                                       
                                                                                
/----------------------------------------------------------------------------\  
|  yosys -- Yosys Open SYnthesis Suite                                       |  
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |  
|  Distributed under an ISC-like license, type "license" to see terms        |  
\----------------------------------------------------------------------------/  
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6   
-fPIC -O3)                                                                      
Loaded SDC plugin                                                               
                                                                                
1. Executing Liberty frontend:                                                  
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib   
Imported 428 cell types from liberty file.                                      
[INFO] Using SDC file                                                           
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/synthesis.
abc.sdc' for ABC…                                                               
                                                                                
2. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/project.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/project.v' to AST representation.   
Storing AST representation for module `$abstract\tt_um_ashvin_viterbi'.         
Successfully finished Verilog frontend.                                         
                                                                                
3. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\tt_um_viterbi_core'.           
Successfully finished Verilog frontend.                                         
                                                                                
4. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\branch_metric'.                
Successfully finished Verilog frontend.                                         
                                                                                
5. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\expected_bits'.                
Successfully finished Verilog frontend.                                         
                                                                                
6. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/ham2.v                               
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/ham2.v' to AST representation.      
Storing AST representation for module `$abstract\ham2'.                         
Successfully finished Verilog frontend.                                         
                                                                                
7. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/acs_core.v                           
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/acs_core.v' to AST representation.  
Storing AST representation for module `$abstract\acs_core'.                     
Successfully finished Verilog frontend.                                         
                                                                                
8. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v' to AST representation.   
Storing AST representation for module `$abstract\pm_bank'.                      
Successfully finished Verilog frontend.                                         
                                                                                
9. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\survivor_mem'.                 
Successfully finished Verilog frontend.                                         
                                                                                
10. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v                          
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/traceback.v' to AST representation. 
Storing AST representation for module `$abstract\traceback'.                    
Successfully finished Verilog frontend.                                         
                                                                                
11. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v                    
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v' to AST           
representation.                                                                 
Storing AST representation for module `$abstract\sym_unpacker_4x'.              
Successfully finished Verilog frontend.                                         
                                                                                
12. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\bit_packer_8x'.                
Successfully finished Verilog frontend.                                         
                                                                                
13. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
14. Executing AST frontend in derive mode using pre-parsed AST for module       
`\tt_um_ashvin_viterbi'.                                                        
Generating RTLIL representation for module `\tt_um_ashvin_viterbi'.             
                                                                                
14.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.2. Executing AST frontend in derive mode using pre-parsed AST for module     
`\tt_um_viterbi_core'.                                                          
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core'.         
                                                                                
14.3. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Parameter \M = 4                                                                
Parameter \D = 32                                                               
                                                                                
14.4. Executing AST frontend in derive mode using pre-parsed AST for module     
`\traceback'.                                                                   
Parameter \M = 4                                                                
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback'.                  
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
                                                                                
14.5. Executing AST frontend in derive mode using pre-parsed AST for module     
`\survivor_mem'.                                                                
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem'.               
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
                                                                                
14.6. Executing AST frontend in derive mode using pre-parsed AST for module     
`\pm_bank'.                                                                     
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Generating RTLIL representation for module                                      
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank'.                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
                                                                                
14.7. Executing AST frontend in derive mode using pre-parsed AST for module     
`\acs_core'.                                                                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core'.                   
Parameter \Wb = 2                                                               
                                                                                
14.8. Executing AST frontend in derive mode using pre-parsed AST for module     
`\branch_metric'.                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod\branch_metric\Wb=s32'00000000000000000000000000000010'.               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.9. Executing AST frontend in derive mode using pre-parsed AST for module     
`\expected_bits'.                                                               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Found cached RTLIL representation for module                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
                                                                                
14.10. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.11. Executing AST frontend in derive mode using pre-parsed AST for module    
`\ham2'.                                                                        
Generating RTLIL representation for module `\ham2'.                             
                                                                                
14.12. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.13. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
Removing unused module `$abstract\bit_packer_8x'.                               
Removing unused module `$abstract\sym_unpacker_4x'.                             
Removing unused module `$abstract\traceback'.                                   
Removing unused module `$abstract\survivor_mem'.                                
Removing unused module `$abstract\pm_bank'.                                     
Removing unused module `$abstract\acs_core'.                                    
Removing unused module `$abstract\ham2'.                                        
Removing unused module `$abstract\expected_bits'.                               
Removing unused module `$abstract\branch_metric'.                               
Removing unused module `$abstract\tt_um_viterbi_core'.                          
Removing unused module `$abstract\tt_um_ashvin_viterbi'.                        
Removed 11 unused modules.                                                      
Renaming module tt_um_ashvin_viterbi to tt_um_ashvin_viterbi.                   
                                                                                
15. Generating Graphviz representation of design.                               
Writing dot description to                                                      
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/hierarchy.
dot'.                                                                           
Dumping module tt_um_ashvin_viterbi to page 1.                                  
                                                                                
16. Executing TRIBUF pass.                                                      
                                                                                
17. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
17.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
17.2. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
Removed 0 unused modules.                                                       
                                                                                
18. Executing PROC_CLEAN pass (remove empty switches from decision trees).      
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$48'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$48'.                    
Cleaned up 1 empty switch.                                                      
                                                                                
19. Executing PROC_RMDEAD pass (remove dead branches from decision trees).      
Marked 5 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:39$178 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:28$173 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:23$71 in module 
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:39$49 in module    
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14 in module  
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13 in module 
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Removed a total of 0 dead cases.                                                
                                                                                
20. Executing PROC_PRUNE pass (remove redundant assignments in processes).      
Removed 2 redundant assignments.                                                
Promoted 94 assignments to connections.                                         
                                                                                
21. Executing PROC_INIT pass (extract init attributes).                         
                                                                                
22. Executing PROC_ARST pass (detect async resets in processes).                
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
                                                                                
23. Executing PROC_ROM pass (convert switches to ROMs).                         
Converted 0 switches.                                                           
<suppressed ~30 debug messages>                                                 
                                                                                
24. Executing PROC_MUX pass (convert decision trees to multiplexers).           
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
1/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_EN[5
:0]$391                                                                         
2/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_DATA
[5:0]$390                                                                       
3/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_ADDR
[3:0]$389                                                                       
4/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_EN[5
:0]$394                                                                         
5/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_DATA
[5:0]$393                                                                       
6/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_ADDR
[3:0]$392                                                                       
7/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_EN[5
:0]$388                                                                         
8/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_DATA
[5:0]$387                                                                       
9/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_ADDR
[3:0]$386                                                                       
10/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_EN[5
:0]$385                                                                         
11/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_DATA
[5:0]$384                                                                       
12/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_ADDR
[3:0]$383                                                                       
13/150: $3\i[31:0]                                                              
14/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$366                                                                         
15/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$365                                                                         
16/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$364                                                                         
17/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$363                                                                         
18/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$362                                                                         
19/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$361                                                                         
20/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$360                                                                         
21/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$359                                                                         
22/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$358                                                                         
23/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$357                                                                         
24/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$144_EN[5
:0]$356                                                                         
25/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$143_EN[5
:0]$355                                                                         
26/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$142_EN[5
:0]$354                                                                         
27/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$141_EN[5
:0]$353                                                                         
28/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$140_EN[5
:0]$352                                                                         
29/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$139_EN[5
:0]$351                                                                         
30/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$382                                                                         
31/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$381                                                                         
32/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$380                                                                         
33/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$379                                                                         
34/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$378                                                                         
35/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$377                                                                         
36/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$376                                                                         
37/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$375                                                                         
38/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$374                                                                         
39/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$373                                                                         
40/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$160_EN[5
:0]$372                                                                         
41/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$159_EN[5
:0]$371                                                                         
42/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$158_EN[5
:0]$370                                                                         
43/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$157_EN[5
:0]$369                                                                         
44/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$156_EN[5
:0]$368                                                                         
45/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$155_EN[5
:0]$367                                                                         
46/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$350                                                                         
47/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$349                                                                         
48/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$348                                                                         
49/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$347                                                                         
50/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$346                                                                         
51/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$345                                                                         
52/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$344                                                                         
53/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$343                                                                         
54/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$342                                                                         
55/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$341                                                                         
56/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$160_EN[5
:0]$340                                                                         
57/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$159_EN[5
:0]$339                                                                         
58/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$158_EN[5
:0]$338                                                                         
59/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$157_EN[5
:0]$337                                                                         
60/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$156_EN[5
:0]$336                                                                         
61/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$155_EN[5
:0]$335                                                                         
62/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$334                                                                         
63/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$333                                                                         
64/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$332                                                                         
65/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$331                                                                         
66/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$330                                                                         
67/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$329                                                                         
68/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$328                                                                         
69/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$327                                                                         
70/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$326                                                                         
71/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$325                                                                         
72/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$144_EN[5
:0]$324                                                                         
73/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$143_EN[5
:0]$323                                                                         
74/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$142_EN[5
:0]$322                                                                         
75/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$141_EN[5
:0]$321                                                                         
76/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$140_EN[5
:0]$320                                                                         
77/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$139_EN[5
:0]$319                                                                         
78/150: $2\i[31:0]                                                              
79/150: $1\i[31:0]                                                              
80/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$138_EN[5
:0]$280                                                                         
81/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$137_EN[5
:0]$279                                                                         
82/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$136_EN[5
:0]$278                                                                         
83/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$135_EN[5
:0]$277                                                                         
84/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$134_EN[5
:0]$276                                                                         
85/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$133_EN[5
:0]$275                                                                         
86/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$132_EN[5
:0]$274                                                                         
87/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$131_EN[5
:0]$273                                                                         
88/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$130_EN[5
:0]$272                                                                         
89/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$129_EN[5
:0]$271                                                                         
90/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$128_EN[5
:0]$270                                                                         
91/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$127_EN[5
:0]$269                                                                         
92/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$126_EN[5
:0]$268                                                                         
93/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$125_EN[5
:0]$267                                                                         
94/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$124_EN[5
:0]$266                                                                         
95/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$123_EN[5
:0]$265                                                                         
96/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$122_EN[5
:0]$264                                                                         
97/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$121_EN[5
:0]$263                                                                         
98/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$120_EN[5
:0]$262                                                                         
99/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$119_EN[5
:0]$261                                                                         
100/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$118_EN[5
:0]$260                                                                         
101/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$117_EN[5
:0]$259                                                                         
102/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$116_EN[5
:0]$258                                                                         
103/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$115_EN[5
:0]$257                                                                         
104/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$114_EN[5
:0]$256                                                                         
105/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$113_EN[5
:0]$255                                                                         
106/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$112_EN[5
:0]$254                                                                         
107/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$111_EN[5
:0]$253                                                                         
108/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$110_EN[5
:0]$252                                                                         
109/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$109_EN[5
:0]$251                                                                         
110/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$108_EN[5
:0]$250                                                                         
111/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$107_EN[5
:0]$249                                                                         
112/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_EN[5
:0]$318                                                                         
113/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_DATA
[5:0]$317                                                                       
114/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_ADDR
[3:0]$316                                                                       
115/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_EN[5
:0]$315                                                                         
116/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_DATA
[5:0]$314                                                                       
117/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_ADDR
[3:0]$313                                                                       
118/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$312                                                                         
119/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$311                                                                         
120/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$310                                                                         
121/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$309                                                                         
122/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$308                                                                         
123/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$307                                                                         
124/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$306                                                                         
125/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$305                                                                         
126/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$304                                                                         
127/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$303                                                                         
128/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$160_EN[5
:0]$302                                                                         
129/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$159_EN[5
:0]$301                                                                         
130/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$158_EN[5
:0]$300                                                                         
131/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$157_EN[5
:0]$299                                                                         
132/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$156_EN[5
:0]$298                                                                         
133/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$155_EN[5
:0]$297                                                                         
134/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$296                                                                         
135/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$295                                                                         
136/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$294                                                                         
137/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$293                                                                         
138/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$292                                                                         
139/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$291                                                                         
140/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$290                                                                         
141/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$289                                                                         
142/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$288                                                                         
143/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$287                                                                         
144/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$144_EN[5
:0]$286                                                                         
145/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$143_EN[5
:0]$285                                                                         
146/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$142_EN[5
:0]$284                                                                         
147/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$141_EN[5
:0]$283                                                                         
148/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$140_EN[5
:0]$282                                                                         
149/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$139_EN[5
:0]$281                                                                         
150/150: $0\prev_A[0:0]                                                         
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$173'.                                  
1/2: $1\rd_pm1[5:0]                                                             
2/2: $1\rd_pm0[5:0]                                                             
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$104'.                         
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
1/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_EN
[15:0]$100                                                                      
2/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_DA
TA[15:0]$99                                                                     
3/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_AD
DR[4:0]$98                                                                      
4/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$68_EN
[15:0]$94                                                                       
5/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$67_EN
[15:0]$93                                                                       
6/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$66_EN
[15:0]$92                                                                       
7/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$65_EN
[15:0]$91                                                                       
8/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$64_EN
[15:0]$90                                                                       
9/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$63_EN
[15:0]$89                                                                       
10/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$62_EN
[15:0]$88                                                                       
11/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$61_EN
[15:0]$87                                                                       
12/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$60_EN
[15:0]$86                                                                       
13/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$59_EN
[15:0]$85                                                                       
14/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_EN
[15:0]$97                                                                       
15/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_DA
TA[15:0]$96                                                                     
16/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_AD
DR[4:0]$95                                                                      
17/17: $0\wr_ptr[4:0]                                                           
Creating decoders for process                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
1/7: $0\current_state[3:0]                                                      
2/7: $0\tb_count[4:0]                                                           
3/7: $0\tb_state[3:0]                                                           
4/7: $0\tb_time[4:0]                                                            
5/7: $0\state[1:0]                                                              
6/7: $0\dec_bit[0:0]                                                            
7/7: $0\dec_bit_valid[0:0]                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
1/2: $0\init_frame_pulse[0:0]                                                   
2/2: $0\init_pending[0:0]                                                       
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
1/1: $0\s_end_state[3:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
1/2: $0\best_state[3:0]                                                         
2/2: $0\best_metric[5:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
1/6: $3$lookahead\surv_row$20[15:0]$30                                          
2/6:                                                                            
$3$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[3:0]$29                                                                      
3/6: $2$lookahead\surv_row$20[15:0]$27                                          
4/6:                                                                            
$2$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[3:0]$26                                                                      
5/6: $1$lookahead\surv_row$20[15:0]$25                                          
6/6:                                                                            
$1$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$6[3:0]$24                                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
1/1: $0\sweep_idx[3:0]                                                          
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
1/1: $0\rx_sym_q[1:0]                                                           
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
1/3: $3\state_next[1:0]                                                         
2/3: $2\state_next[1:0]                                                         
3/3: $1\state_next[1:0]                                                         
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
1/1: $0\state[1:0]                                                              
Creating decoders for process                                                   
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$400'.                      
                                                                                
25. Executing PROC_DLATCH pass (convert process syncs to latches).              
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm0' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$173'.                                  
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm1' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$173'.                                  
No latch inferred for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$mem2bits$\mem$/
home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:46$70' from process    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$104'.                         
No latch inferred for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state_nex
t' from process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\expected' from
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$400'.                      
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\reg_vec' from 
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$400'.                      
                                                                                
26. Executing PROC_DFF pass (convert process syncs to FFs).                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\prev_A' using       
process                                                                         
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1416' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\i' using process    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1417' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$107_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1418' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$108_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1419' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$109_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1420' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$110_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1421' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$111_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1422' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$112_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1423' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$113_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1424' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$114_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1425' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$115_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1426' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$116_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1427' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$117_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1428' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$118_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1429' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$119_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1430' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$120_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1431' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$121_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1432' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$122_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1433' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$123_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1434' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$124_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1435' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$125_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1436' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$126_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1437' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$127_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1438' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$128_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1439' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$129_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1440' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$130_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1441' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$131_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1442' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$132_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1443' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$133_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1444' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$134_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1445' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$135_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1446' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$136_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1447' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$137_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1448' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$138_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1449' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:52$139_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1450' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$140_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1451' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$141_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1452' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$142_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1453' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$143_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1454' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$144_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1455' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1456' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1457' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1458' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1459' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1460' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1461' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1462' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1463' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1464' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1465' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:58$155_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1466' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$156_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1467' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$157_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1468' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$158_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1469' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$159_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1470' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$160_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1471' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1472' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1473' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1474' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1475' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1476' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1477' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1478' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1479' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1480' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1481' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1482' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1483' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$171_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1484' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1485' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1486' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$172_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
created $dff cell `$procdff$1487' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.\wr_ptr' using  
process                                                                         
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1488' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$59_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1489' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$60_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1490' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$61_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1491' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$62_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1492' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$63_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1493' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$64_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1494' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$65_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1495' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$66_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1496' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$67_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1497' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$68_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1498' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_ADDR' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1499' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_DATA' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1500' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$69_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
created $dff cell `$procdff$1501' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit_valid'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1502' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1503' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\state' using      
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1504' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_time' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1505' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_state' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1506' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_count' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1507' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\current_state'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
created $dff cell `$procdff$1508' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_pend
ing' using process                                                              
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
created $adff cell `$procdff$1511' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_fram
e_pulse' using process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
created $adff cell `$procdff$1514' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\s_end_sta
te' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
created $adff cell `$procdff$1517' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_metr
ic' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
created $adff cell `$procdff$1520' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_stat
e' using process                                                                
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
created $adff cell `$procdff$1523' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\surv_row'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$1526' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$bitselwri
te$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140$6' using   
process                                                                         
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$1529' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$lookahead
\surv_row$20' using process                                                     
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
created $adff cell `$procdff$1532' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\sweep_idx
' using process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
created $adff cell `$procdff$1535' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\rx_sym_q'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
created $adff cell `$procdff$1538' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state'   
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
created $adff cell `$procdff$1541' with positive edge clock and positive level  
reset.                                                                          
                                                                                
27. Executing PROC_MEMWR pass (convert process memory writes to cells).         
                                                                                
28. Executing PROC_CLEAN pass (remove empty switches from decision trees).      
Found and cleaned up 6 empty switches in                                        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$178'.                                  
Found and cleaned up 1 empty switch in                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$173'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$173'.                                  
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$104'.                         
Found and cleaned up 3 empty switches in                                        
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$71'.                         
Found and cleaned up 6 empty switches in                                        
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
Removing empty process                                                          
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:39$49'.                               
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$43'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$41'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$38'.                  
Found and cleaned up 2 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$21'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$16'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$15'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$14'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$13'.                   
Removing empty process                                                          
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$400'.                      
Cleaned up 30 empty switches.                                                   
                                                                                
29. Executing CHECK pass (checking for obvious problems).                       
Checking module tt_um_ashvin_viterbi...                                         
Warning: Wire tt_um_ashvin_viterbi.\rst_i is used but has no driver.            
Warning: Wire tt_um_ashvin_viterbi.\rx_sym_valid_i is used but has no driver.   
Warning: Wire tt_um_ashvin_viterbi.\rx_sym_i [1] is used but has no driver.     
Warning: Wire tt_um_ashvin_viterbi.\rx_sym_i [0] is used but has no driver.     
Warning: Wire tt_um_ashvin_viterbi.\force_state0_i is used but has no driver.   
Checking module $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core...   
Checking module $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank...    
Checking module                                                                 
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem...               
Checking module $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback...  
Checking module                                                                 
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core...         
Checking module                                                                 
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010...               
Checking module ham2...                                                         
Checking module                                                                 
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits...              
Found and reported 5 problems.                                                  
                                                                                
30. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~1 debug messages>                                                  
Optimizing module $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.   
Optimizing module $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.    
Optimizing module                                                               
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Optimizing module $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.  
<suppressed ~10 debug messages>                                                 
Optimizing module                                                               
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
<suppressed ~17 debug messages>                                                 
Optimizing module                                                               
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Optimizing module ham2.                                                         
Optimizing module                                                               
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~2 debug messages>                                                  
                                                                                
31. Executing FLATTEN pass (flatten design).                                    
Deleting now unused module                                                      
$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.                     
Deleting now unused module                                                      
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Deleting now unused module                                                      
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Deleting now unused module                                                      
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Deleting now unused module                                                      
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Deleting now unused module                                                      
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Deleting now unused module ham2.                                                
Deleting now unused module                                                      
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~10 debug messages>                                                 
                                                                                
32. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
33. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 583 unused cells and 1187 unused wires.                                 
<suppressed ~650 debug messages>                                                
                                                                                
34. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
35. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
36. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
37. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
38. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
39. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
40. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 34 unused wires.                                     
<suppressed ~34 debug messages>                                                 
                                                                                
41. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
42. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
45. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
46. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
47. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
48. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
49. Executing FSM pass (extract and optimize FSM).                              
                                                                                
49.1. Executing FSM_DETECT pass (finding FSMs in design).                       
                                                                                
49.2. Executing FSM_EXTRACT pass (extracting FSM from design).                  
                                                                                
49.3. Executing FSM_OPT pass (simple optimizations of FSMs).                    
                                                                                
49.4. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
49.5. Executing FSM_OPT pass (simple optimizations of FSMs).                    
                                                                                
49.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).              
                                                                                
49.7. Executing FSM_INFO pass (dumping all available information on FSM cells). 
                                                                                
49.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                     
                                                                                
50. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
51. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
54. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
55. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
56. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
57. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
58. Executing WREDUCE pass (reducing word size of cells).                       
                                                                                
59. Executing PEEPOPT pass (run peephole optimizers).                           
                                                                                
60. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
61. Executing ALUMACC pass (create $alu and $macc cells).                       
Extracting $alu and $macc cells in module tt_um_ashvin_viterbi:                 
creating $macc model for                                                        
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4 ($add).          
creating $alu model for $macc                                                   
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.                 
creating $alu cell for                                                          
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4:                 
$auto$alumacc.cc:485:replace_alu$1629                                           
created 1 $alu and 0 $macc cells.                                               
                                                                                
62. Executing SHARE pass (SAT-based resource sharing).                          
                                                                                
63. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
64. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
65. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
66. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
67. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
68. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
69. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
70. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
71. Executing MEMORY pass.                                                      
                                                                                
71.1. Executing OPT_MEM pass (optimize memories).                               
Performed a total of 0 transformations.                                         
                                                                                
71.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write        
priority relations).                                                            
Performed a total of 0 transformations.                                         
                                                                                
71.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback    
paths).                                                                         
                                                                                
71.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                
                                                                                
71.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                 
                                                                                
71.6. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
71.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).          
                                                                                
71.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.                                         
                                                                                
71.9. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
71.10. Executing MEMORY_COLLECT pass (generating $mem cells).                   
                                                                                
72. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
73. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~3 debug messages>                                                  
                                                                                
74. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
75. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
76. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
77. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).    
                                                                                
78. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
79. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
80. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
81. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
82. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
83. Executing OPT_SHARE pass.                                                   
                                                                                
84. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
85. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
86. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
87. Executing TECHMAP pass (map to technology primitives).                      
                                                                                
87.1. Executing Verilog-2005 frontend:                                          
/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v  
Parsing Verilog input from                                                      
`/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v'
to AST representation.                                                          
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.           
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.         
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.          
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.        
Generating RTLIL representation for module `\_90_simplemap_various'.            
Generating RTLIL representation for module `\_90_simplemap_registers'.          
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.  
Generating RTLIL representation for module `\_90_shift_shiftx'.                 
Generating RTLIL representation for module `\_90_fa'.                           
Generating RTLIL representation for module `\_90_lcu_brent_kung'.               
Generating RTLIL representation for module `\_90_alu'.                          
Generating RTLIL representation for module `\_90_macc'.                         
Generating RTLIL representation for module `\_90_alumacc'.                      
Generating RTLIL representation for module `\$__div_mod_u'.                     
Generating RTLIL representation for module `\$__div_mod_trunc'.                 
Generating RTLIL representation for module `\_90_div'.                          
Generating RTLIL representation for module `\_90_mod'.                          
Generating RTLIL representation for module `\$__div_mod_floor'.                 
Generating RTLIL representation for module `\_90_divfloor'.                     
Generating RTLIL representation for module `\_90_modfloor'.                     
Generating RTLIL representation for module `\_90_pow'.                          
Generating RTLIL representation for module `\_90_pmux'.                         
Generating RTLIL representation for module `\_90_demux'.                        
Generating RTLIL representation for module `\_90_lut'.                          
Successfully finished Verilog frontend.                                         
                                                                                
87.2. Continuing TECHMAP pass.                                                  
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for    
cells of type $alu.                                                             
Using extmapper simplemap for cells of type $not.                               
Using extmapper simplemap for cells of type $mux.                               
Using extmapper simplemap for cells of type $pos.                               
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells 
of type $lcu.                                                                   
Using extmapper simplemap for cells of type $and.                               
Using extmapper simplemap for cells of type $xor.                               
Using extmapper simplemap for cells of type $or.                                
No more expansions possible.                                                    
<suppressed ~242 debug messages>                                                
                                                                                
88. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~12 debug messages>                                                 
                                                                                
89. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
90. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
91. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 17 unused cells and 32 unused wires.                                    
<suppressed ~18 debug messages>                                                 
                                                                                
92. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
93. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
94. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
95. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
96. Executing ABC pass (technology mapping using ABC).                          
                                                                                
96.1. Extracting gate netlist of module `\tt_um_ashvin_viterbi' to              
`<abc-temp-dir>/input.blif'..                                                   
Extracted 40 gates and 56 wires to a netlist network with 16 inputs and 8       
outputs.                                                                        
                                                                                
96.1.1. Executing ABC.                                                          
Running ABC command:                                                            
"/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
<abc-temp-dir>/abc.script 2>&1                                                  
ABC: ABC command line: "source <abc-temp-dir>/abc.script".                      
ABC:                                                                            
ABC: + read_blif <abc-temp-dir>/input.blif                                      
ABC: + read_library <abc-temp-dir>/stdcells.genlib                              
ABC: Entered genlib library with 13 gates from file                             
"<abc-temp-dir>/stdcells.genlib".                                               
ABC: + strash                                                                   
ABC: + dretime                                                                  
ABC: + map                                                                      
ABC: + write_blif <abc-temp-dir>/output.blif                                    
                                                                                
96.1.2. Re-integrating ABC results.                                             
ABC RESULTS:               AND cells:        1                                  
ABC RESULTS:                OR cells:        3                                  
ABC RESULTS:              XNOR cells:        8                                  
ABC RESULTS:              NAND cells:        6                                  
ABC RESULTS:               NOR cells:        5                                  
ABC RESULTS:            ANDNOT cells:       10                                  
ABC RESULTS:               XOR cells:        7                                  
ABC RESULTS:        internal signals:       32                                  
ABC RESULTS:           input signals:       16                                  
ABC RESULTS:          output signals:        8                                  
Removing temp directory.                                                        
                                                                                
97. Executing OPT pass (performing simple optimizations).                       
                                                                                
97.1. Executing OPT_EXPR pass (perform const folding).                          
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
97.2. Executing OPT_MERGE pass (detect identical cells).                        
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
97.3. Executing OPT_DFF pass (perform DFF optimizations).                       
                                                                                
97.4. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 39 unused wires.                                     
<suppressed ~1 debug messages>                                                  
                                                                                
97.5. Finished fast OPT passes.                                                 
                                                                                
98. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
98.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
                                                                                
98.2. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Removed 0 unused modules.                                                       
                                                                                
99. Executing CHECK pass (checking for obvious problems).                       
Checking module tt_um_ashvin_viterbi...                                         
Found and reported 0 problems.                                                  
                                                                                
100. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:                 58                                             
Number of wire bits:            128                                             
Number of public wires:          26                                             
Number of public wire bits:      96                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                 50                                             
$_ANDNOT_                      10                                               
$_AND_                          1                                               
$_NAND_                         6                                               
$_NOR_                          5                                               
$_OR_                           3                                               
$_XNOR_                         8                                               
$_XOR_                          7                                               
$scopeinfo                     10                                               
                                                                                
101. Generating Graphviz representation of design.                              
Writing dot description to                                                      
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/primitive_
techmap.dot'.                                                                   
Dumping module tt_um_ashvin_viterbi to page 1.                                  
                                                                                
102. Executing OPT pass (performing simple optimizations).                      
                                                                                
102.1. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
102.2. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
102.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).          
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
102.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).      
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
102.5. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
102.6. Executing OPT_DFF pass (perform DFF optimizations).                      
                                                                                
102.7. Executing OPT_CLEAN pass (remove unused cells and wires).                
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
102.8. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
102.9. Finished OPT passes. (There is nothing left to do.)                      
                                                                                
103. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 10 unused cells and 18 unused wires.                                    
<suppressed ~28 debug messages>                                                 
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/4bcdcb601464478cb5fb546c2a
9b60e2.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         40,                                                        
"num_wire_bits":     75,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         40,                                                        
"num_cells_by_type": {                                                          
"$_ANDNOT_": 10,                                                                
"$_AND_": 1,                                                                    
"$_NAND_": 6,                                                                   
"$_NOR_": 5,                                                                    
"$_OR_": 3,                                                                     
"$_XNOR_": 8,                                                                   
"$_XOR_": 7                                                                     
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         40,                                                        
"num_wire_bits":     75,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         40,                                                        
"num_cells_by_type": {                                                          
"$_ANDNOT_": 10,                                                                
"$_AND_": 1,                                                                    
"$_NAND_": 6,                                                                   
"$_NOR_": 5,                                                                    
"$_OR_": 3,                                                                     
"$_XNOR_": 8,                                                                   
"$_XOR_": 7                                                                     
}                                                                               
}                                                                               
}                                                                               
                                                                                
104. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:                 40                                             
Number of wire bits:             75                                             
Number of public wires:           8                                             
Number of public wire bits:      43                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                 40                                             
$_ANDNOT_                      10                                               
$_AND_                          1                                               
$_NAND_                         6                                               
$_NOR_                          5                                               
$_OR_                           3                                               
$_XNOR_                         8                                               
$_XOR_                          7                                               
                                                                                
Area for cell type $_AND_ is unknown!                                           
Area for cell type $_NAND_ is unknown!                                          
Area for cell type $_OR_ is unknown!                                            
Area for cell type $_NOR_ is unknown!                                           
Area for cell type $_XOR_ is unknown!                                           
Area for cell type $_XNOR_ is unknown!                                          
Area for cell type $_ANDNOT_ is unknown!                                        
                                                                                
[INFO] Applying tri-state buffer mapping from                                   
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…              
                                                                                
105. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
105.1. Executing Verilog-2005 frontend:                                         
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v                 
Parsing Verilog input from                                                      
`/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST        
representation.                                                                 
Generating RTLIL representation for module `\$_TBUF_'.                          
Successfully finished Verilog frontend.                                         
                                                                                
105.2. Continuing TECHMAP pass.                                                 
No more expansions possible.                                                    
<suppressed ~3 debug messages>                                                  
                                                                                
106. Executing SIMPLEMAP pass (map simple cells to gate primitives).            
[INFO] Applying latch mapping from                                              
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…                
                                                                                
107. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
107.1. Executing Verilog-2005 frontend:                                         
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v                   
Parsing Verilog input from                                                      
`/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST          
representation.                                                                 
Generating RTLIL representation for module `\$_DLATCH_P_'.                      
Generating RTLIL representation for module `\$_DLATCH_N_'.                      
Successfully finished Verilog frontend.                                         
                                                                                
107.2. Continuing TECHMAP pass.                                                 
No more expansions possible.                                                    
<suppressed ~4 debug messages>                                                  
                                                                                
108. Executing SIMPLEMAP pass (map simple cells to gate primitives).            
                                                                                
109. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from       
liberty file).                                                                  
cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for
cell type $_DFF_P_.                                                             
cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for
cell type $_DFF_PN0_.                                                           
cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for
cell type $_DFF_PN1_.                                                           
cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for
cell type $_DFFSR_NNN_.                                                         
final dff cell mappings:                                                        
unmapped dff cell: $_DFF_N_                                                     
\sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));                   
unmapped dff cell: $_DFF_NN0_                                                   
unmapped dff cell: $_DFF_NN1_                                                   
unmapped dff cell: $_DFF_NP0_                                                   
unmapped dff cell: $_DFF_NP1_                                                   
\sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));   
\sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));     
unmapped dff cell: $_DFF_PP0_                                                   
unmapped dff cell: $_DFF_PP1_                                                   
\sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q),    
.RESET_B( R), .SET_B( S));                                                      
unmapped dff cell: $_DFFSR_NNP_                                                 
unmapped dff cell: $_DFFSR_NPN_                                                 
unmapped dff cell: $_DFFSR_NPP_                                                 
unmapped dff cell: $_DFFSR_PNN_                                                 
unmapped dff cell: $_DFFSR_PNP_                                                 
unmapped dff cell: $_DFFSR_PPN_                                                 
unmapped dff cell: $_DFFSR_PPP_                                                 
                                                                                
109.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the        
target).                                                                        
Mapping DFF cells in module `\tt_um_ashvin_viterbi':                            
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/4bcdcb601464478cb5fb546c2a
9b60e2.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         40,                                                        
"num_wire_bits":     75,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         40,                                                        
"num_cells_by_type": {                                                          
"$_ANDNOT_": 10,                                                                
"$_AND_": 1,                                                                    
"$_NAND_": 6,                                                                   
"$_NOR_": 5,                                                                    
"$_OR_": 3,                                                                     
"$_XNOR_": 8,                                                                   
"$_XOR_": 7                                                                     
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         40,                                                        
"num_wire_bits":     75,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         40,                                                        
"num_cells_by_type": {                                                          
"$_ANDNOT_": 10,                                                                
"$_AND_": 1,                                                                    
"$_NAND_": 6,                                                                   
"$_NOR_": 5,                                                                    
"$_OR_": 3,                                                                     
"$_XNOR_": 8,                                                                   
"$_XOR_": 7                                                                     
}                                                                               
}                                                                               
}                                                                               
                                                                                
110. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:                 40                                             
Number of wire bits:             75                                             
Number of public wires:           8                                             
Number of public wire bits:      43                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                 40                                             
$_ANDNOT_                      10                                               
$_AND_                          1                                               
$_NAND_                         6                                               
$_NOR_                          5                                               
$_OR_                           3                                               
$_XNOR_                         8                                               
$_XOR_                          7                                               
                                                                                
Area for cell type $_AND_ is unknown!                                           
Area for cell type $_NAND_ is unknown!                                          
Area for cell type $_OR_ is unknown!                                            
Area for cell type $_NOR_ is unknown!                                           
Area for cell type $_XOR_ is unknown!                                           
Area for cell type $_XNOR_ is unknown!                                          
Area for cell type $_ANDNOT_ is unknown!                                        
                                                                                
[INFO] Using generated ABC script                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/AREA_0.abc
'…                                                                              
                                                                                
111. Executing ABC pass (technology mapping using ABC).                         
                                                                                
111.1. Extracting gate netlist of module `\tt_um_ashvin_viterbi' to             
`/tmp/yosys-abc-Ew9HSq/input.blif'..                                            
Extracted 40 gates and 56 wires to a netlist network with 16 inputs and 8       
outputs.                                                                        
                                                                                
111.1.1. Executing ABC.                                                         
Running ABC command:                                                            
"/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
/tmp/yosys-abc-Ew9HSq/abc.script 2>&1                                           
ABC: ABC command line: "source /tmp/yosys-abc-Ew9HSq/abc.script".               
ABC:                                                                            
ABC: + read_blif /tmp/yosys-abc-Ew9HSq/input.blif                               
ABC: + read_lib -w                                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/4bcdcb601464478cb5fb546c2a
9b60e2.lib                                                                      
ABC: Parsing finished successfully.  Parsing time =     0.02 sec                
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_2".                                                     
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_4".                                                     
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_8".                                                     
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from                               
"/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/4bcdcb601464478cb5fb546c2
a9b60e2.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0       
dont_use).  Time =     0.03 sec                                                 
ABC: Memory =    9.54 MB. Time =     0.03 sec                                   
ABC: Warning: Detected 2 multi-output gates (for example,                       
"sky130_fd_sc_hd__fa_1").                                                       
ABC: + read_constr -v                                                           
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/synthesis.a
bc.sdc                                                                          
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".                     
ABC: Setting output load to be 33.442001.                                       
ABC: + source                                                                   
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.                                       
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the  
library.                                                                        
ABC: WireLoad = "none"  Gates =     36 (  0.0 %)   Cap = 12.0 ff (  1.4 %)      
Area =      352.84 ( 97.2 %)   Delay =  1598.98 ps  ( 19.4 %)                   
ABC: Path  0 --       3 : 0    2 pi                        A =   0.00  Df =     
0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  10.9 ff  Cmax =   0.0 ff  G 
=    0                                                                          
ABC: Path  1 --      29 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =     
200.2  -26.8 ps  S = 205.6 ps  Cin =  8.6 ff  Cout =  13.1 ff  Cmax = 130.0 ff  
G =  147                                                                        
ABC: Path  2 --      31 : 4    3 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =     
473.8 -104.7 ps  S = 284.0 ps  Cin =  4.4 ff  Cout =  16.9 ff  Cmax = 118.1 ff  
G =  367                                                                        
ABC: Path  3 --      42 : 4    3 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =     
783.7  -61.9 ps  S = 107.7 ps  Cin =  2.3 ff  Cout =  16.9 ff  Cmax = 285.7 ff  
G =  689                                                                        
ABC: Path  4 --      56 : 4    2 sky130_fd_sc_hd__o31a_2   A =  10.01  Df       
=1171.8 -258.7 ps  S =  87.8 ps  Cin =  2.3 ff  Cout =  13.2 ff  Cmax = 285.7 ff
G =  539                                                                        
ABC: Path  5 --      58 : 3    1 sky130_fd_sc_hd__o21bai_2 A =  11.26  Df       
=1329.3 -338.1 ps  S = 152.2 ps  Cin =  3.4 ff  Cout =   9.0 ff  Cmax = 140.1 ff
G =  256                                                                        
ABC: Path  6 --      60 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df       
=1599.0 -208.6 ps  S = 453.7 ps  Cin =  8.5 ff  Cout =  33.4 ff  Cmax = 121.8 ff
G =  394                                                                        
ABC: Start-point = pi2 (\uio_in [1]).  End-point = po7 (\uo_out [7]).           
ABC: netlist                       : i/o =   16/    8  lat =    0  nd =    36   
edge =     83  area =352.95  delay = 6.00  lev = 6                              
ABC: + write_blif /tmp/yosys-abc-Ew9HSq/output.blif                             
                                                                                
111.1.2. Re-integrating ABC results.                                            
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1                         
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        1                          
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        6                         
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        3                          
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        4                           
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        2                         
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        4                          
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        4                          
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1                         
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        2                          
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        6                         
ABC RESULTS:        internal signals:       32                                  
ABC RESULTS:           input signals:       16                                  
ABC RESULTS:          output signals:        8                                  
Removing temp directory.                                                        
                                                                                
112. Executing SETUNDEF pass (replace undef values with defined constants).     
                                                                                
113. Executing HILOMAP pass (mapping to constant drivers).                      
                                                                                
114. Executing SPLITNETS pass (splitting up multi-bit signals).                 
                                                                                
115. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 72 unused wires.                                     
<suppressed ~1 debug messages>                                                  
                                                                                
116. Executing INSBUF pass (insert buffer cells for connected wires).           
                                                                                
117. Executing CHECK pass (checking for obvious problems).                      
Checking module tt_um_ashvin_viterbi...                                         
Found and reported 0 problems.                                                  
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/4bcdcb601464478cb5fb546c2a
9b60e2.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         36,                                                        
"num_wire_bits":     71,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         52,                                                        
"area":              412.896000,                                                
"num_cells_by_type": {                                                          
"sky130_fd_sc_hd__a31oi_2": 1,                                                  
"sky130_fd_sc_hd__and2_2": 4,                                                   
"sky130_fd_sc_hd__conb_1": 16,                                                  
"sky130_fd_sc_hd__nand2_2": 6,                                                  
"sky130_fd_sc_hd__nand2b_2": 1,                                                 
"sky130_fd_sc_hd__nor2_2": 4,                                                   
"sky130_fd_sc_hd__o21a_2": 1,                                                   
"sky130_fd_sc_hd__o21ai_2": 2,                                                  
"sky130_fd_sc_hd__o21ba_2": 1,                                                  
"sky130_fd_sc_hd__o21bai_2": 1,                                                 
"sky130_fd_sc_hd__o31a_2": 2,                                                   
"sky130_fd_sc_hd__or2_2": 4,                                                    
"sky130_fd_sc_hd__xnor2_2": 6,                                                  
"sky130_fd_sc_hd__xor2_2": 3                                                    
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         36,                                                        
"num_wire_bits":     71,                                                        
"num_pub_wires":     8,                                                         
"num_pub_wire_bits": 43,                                                        
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         52,                                                        
"area":              412.896000,                                                
"num_cells_by_type": {                                                          
"sky130_fd_sc_hd__a31oi_2": 1,                                                  
"sky130_fd_sc_hd__and2_2": 4,                                                   
"sky130_fd_sc_hd__conb_1": 16,                                                  
"sky130_fd_sc_hd__nand2_2": 6,                                                  
"sky130_fd_sc_hd__nand2b_2": 1,                                                 
"sky130_fd_sc_hd__nor2_2": 4,                                                   
"sky130_fd_sc_hd__o21a_2": 1,                                                   
"sky130_fd_sc_hd__o21ai_2": 2,                                                  
"sky130_fd_sc_hd__o21ba_2": 1,                                                  
"sky130_fd_sc_hd__o21bai_2": 1,                                                 
"sky130_fd_sc_hd__o31a_2": 2,                                                   
"sky130_fd_sc_hd__or2_2": 4,                                                    
"sky130_fd_sc_hd__xnor2_2": 6,                                                  
"sky130_fd_sc_hd__xor2_2": 3                                                    
}                                                                               
}                                                                               
}                                                                               
                                                                                
118. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:                 36                                             
Number of wire bits:             71                                             
Number of public wires:           8                                             
Number of public wire bits:      43                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:                 52                                             
sky130_fd_sc_hd__a31oi_2        1                                               
sky130_fd_sc_hd__and2_2         4                                               
sky130_fd_sc_hd__conb_1        16                                               
sky130_fd_sc_hd__nand2_2        6                                               
sky130_fd_sc_hd__nand2b_2       1                                               
sky130_fd_sc_hd__nor2_2         4                                               
sky130_fd_sc_hd__o21a_2         1                                               
sky130_fd_sc_hd__o21ai_2        2                                               
sky130_fd_sc_hd__o21ba_2        1                                               
sky130_fd_sc_hd__o21bai_2       1                                               
sky130_fd_sc_hd__o31a_2         2                                               
sky130_fd_sc_hd__or2_2          4                                               
sky130_fd_sc_hd__xnor2_2        6                                               
sky130_fd_sc_hd__xor2_2         3                                               
                                                                                
Chip area for module '\tt_um_ashvin_viterbi': 412.896000                        
of which used for sequential elements: 0.000000 (0.00%)                         
                                                                                
119. Executing Verilog backend.                                                 
Dumping module `\tt_um_ashvin_viterbi'.                                         
                                                                                
120. Executing JSON backend.                                                    
[07:36:58] VERBOSE  Parsing synthesis checks…                       pyosys.py:56
──────────────────────────── Unmapped Cells Checker ────────────────────────────
[07:36:58] VERBOSE  Running 'Checker.YosysUnmappedCells' at         step.py:1146
                    'runs/wokwi/07-checker-yosysunmappedcells'…                 
[07:36:58] INFO     Check for Unmapped Yosys instances clear.     checker.py:132
────────────────────────────── Yosys Synth Checks ──────────────────────────────
[07:36:58] VERBOSE  Running 'Checker.YosysSynthChecks' at           step.py:1146
                    'runs/wokwi/08-checker-yosyssynthchecks'…                   
[07:36:58] ERROR    5 Yosys check errors found.                   checker.py:128
Classic - Stage 8 - Yosys Synth Checks ━━                           7/78 0:00:01
[07:36:58] WARNING  The following warnings were generated by the     flow.py:700
                    flow:                                                       
[07:36:58] WARNING  [Checker.LintWarnings] 15 Lint warnings found.   flow.py:702
[07:36:58] ERROR    The following error was encountered while    __main__.py:190
                    running the flow:                                           
                    5 Yosys check errors found.                                 
[07:36:58] ERROR    LibreLane will now quit.                     __main__.py:191
2025-11-09 23:36:59,070 - project    - ERROR    - harden failed
