
UART_DMA_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002a4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000364  08000364  00002010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000364  08000364  00002010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000364  08000364  00002010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000364  08000364  00002010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000364  08000364  00001364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000368  08000368  00001368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800036c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000010  0800037c  00002010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  0800037c  0000203c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00002010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000003da  00000000  00000000  00002038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000123  00000000  00000000  00002412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000060  00000000  00000000  00002538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000003f  00000000  00000000  00002598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000fe9  00000000  00000000  000025d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000005ab  00000000  00000000  000035c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003f81  00000000  00000000  00003b6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00007aec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000b0  00000000  00000000  00007b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  00007be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800034c 	.word	0x0800034c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	0800034c 	.word	0x0800034c

08000108 <UART2_GPIO_Init>:
uint8_t RxBuffer[TX_LEN];

#define DMA1_CSELR   ((volatile uint32_t *)(DMA1_BASE + 0xA8)) // Channel selection register

void UART2_GPIO_Init(void)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	af00      	add	r7, sp, #0
    RCC->IOPENR |= (1 << 0); // Enable GPIOA clock
 800010c:	4b14      	ldr	r3, [pc, #80]	@ (8000160 <UART2_GPIO_Init+0x58>)
 800010e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000110:	4b13      	ldr	r3, [pc, #76]	@ (8000160 <UART2_GPIO_Init+0x58>)
 8000112:	2101      	movs	r1, #1
 8000114:	430a      	orrs	r2, r1
 8000116:	629a      	str	r2, [r3, #40]	@ 0x28

    GPIOA->MODER &= ~((3 << (2*2)) | (3 << (3*2)));
 8000118:	23a0      	movs	r3, #160	@ 0xa0
 800011a:	05db      	lsls	r3, r3, #23
 800011c:	681a      	ldr	r2, [r3, #0]
 800011e:	23a0      	movs	r3, #160	@ 0xa0
 8000120:	05db      	lsls	r3, r3, #23
 8000122:	21f0      	movs	r1, #240	@ 0xf0
 8000124:	438a      	bics	r2, r1
 8000126:	601a      	str	r2, [r3, #0]
    GPIOA->MODER |=  ((2 << (2*2)) | (2 << (3*2))); // AF mode
 8000128:	23a0      	movs	r3, #160	@ 0xa0
 800012a:	05db      	lsls	r3, r3, #23
 800012c:	681a      	ldr	r2, [r3, #0]
 800012e:	23a0      	movs	r3, #160	@ 0xa0
 8000130:	05db      	lsls	r3, r3, #23
 8000132:	21a0      	movs	r1, #160	@ 0xa0
 8000134:	430a      	orrs	r2, r1
 8000136:	601a      	str	r2, [r3, #0]
    GPIOA->AFR[0] &= ~((0xF << (4*2)) | (0xF << (4*3)));
 8000138:	23a0      	movs	r3, #160	@ 0xa0
 800013a:	05db      	lsls	r3, r3, #23
 800013c:	6a1a      	ldr	r2, [r3, #32]
 800013e:	23a0      	movs	r3, #160	@ 0xa0
 8000140:	05db      	lsls	r3, r3, #23
 8000142:	4908      	ldr	r1, [pc, #32]	@ (8000164 <UART2_GPIO_Init+0x5c>)
 8000144:	400a      	ands	r2, r1
 8000146:	621a      	str	r2, [r3, #32]
    GPIOA->AFR[0] |=  ((4 << (4*2)) | (4 << (4*3))); // AF4 = USART2
 8000148:	23a0      	movs	r3, #160	@ 0xa0
 800014a:	05db      	lsls	r3, r3, #23
 800014c:	6a1a      	ldr	r2, [r3, #32]
 800014e:	23a0      	movs	r3, #160	@ 0xa0
 8000150:	05db      	lsls	r3, r3, #23
 8000152:	2188      	movs	r1, #136	@ 0x88
 8000154:	01c9      	lsls	r1, r1, #7
 8000156:	430a      	orrs	r2, r1
 8000158:	621a      	str	r2, [r3, #32]
}
 800015a:	46c0      	nop			@ (mov r8, r8)
 800015c:	46bd      	mov	sp, r7
 800015e:	bd80      	pop	{r7, pc}
 8000160:	40021000 	.word	0x40021000
 8000164:	ffff00ff 	.word	0xffff00ff

08000168 <UART2_DMA_Config>:

void UART2_DMA_Config(void)
{
 8000168:	b580      	push	{r7, lr}
 800016a:	b082      	sub	sp, #8
 800016c:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= (1 << 17); // USART2 clock enable
 800016e:	4b2d      	ldr	r3, [pc, #180]	@ (8000224 <UART2_DMA_Config+0xbc>)
 8000170:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000172:	4b2c      	ldr	r3, [pc, #176]	@ (8000224 <UART2_DMA_Config+0xbc>)
 8000174:	2180      	movs	r1, #128	@ 0x80
 8000176:	0289      	lsls	r1, r1, #10
 8000178:	430a      	orrs	r2, r1
 800017a:	635a      	str	r2, [r3, #52]	@ 0x34
    RCC->AHBENR  |= (1 << 0);  // DMA1 clock enable
 800017c:	4b29      	ldr	r3, [pc, #164]	@ (8000224 <UART2_DMA_Config+0xbc>)
 800017e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000180:	4b28      	ldr	r3, [pc, #160]	@ (8000224 <UART2_DMA_Config+0xbc>)
 8000182:	2101      	movs	r1, #1
 8000184:	430a      	orrs	r2, r1
 8000186:	62da      	str	r2, [r3, #44]	@ 0x2c

    // ----- DMA Channel Mapping -----
    // USART2_TX = DMA1_CH4_REQ4
    // USART2_RX = DMA1_CH5_REQ4
    uint32_t sel = *DMA1_CSELR;
 8000188:	4b27      	ldr	r3, [pc, #156]	@ (8000228 <UART2_DMA_Config+0xc0>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	607b      	str	r3, [r7, #4]
    sel &= ~((0xF << (4 * 4)) | (0xF << (4 * 5)));
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	4a26      	ldr	r2, [pc, #152]	@ (800022c <UART2_DMA_Config+0xc4>)
 8000192:	4013      	ands	r3, r2
 8000194:	607b      	str	r3, [r7, #4]
    sel |=  ((4 << (4 * 4)) | (4 << (4 * 5)));
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	2288      	movs	r2, #136	@ 0x88
 800019a:	03d2      	lsls	r2, r2, #15
 800019c:	4313      	orrs	r3, r2
 800019e:	607b      	str	r3, [r7, #4]
    *DMA1_CSELR = sel;
 80001a0:	4b21      	ldr	r3, [pc, #132]	@ (8000228 <UART2_DMA_Config+0xc0>)
 80001a2:	687a      	ldr	r2, [r7, #4]
 80001a4:	601a      	str	r2, [r3, #0]

    // ----- USART2 Setup -----
    USART2->BRR = 16000000 / 9600; // Baud = 9600 (assuming 16 MHz)
 80001a6:	4b22      	ldr	r3, [pc, #136]	@ (8000230 <UART2_DMA_Config+0xc8>)
 80001a8:	4a22      	ldr	r2, [pc, #136]	@ (8000234 <UART2_DMA_Config+0xcc>)
 80001aa:	60da      	str	r2, [r3, #12]
    USART2->CR1 |= (1 << 2) | (1 << 3); // RE, TE enable
 80001ac:	4b20      	ldr	r3, [pc, #128]	@ (8000230 <UART2_DMA_Config+0xc8>)
 80001ae:	681a      	ldr	r2, [r3, #0]
 80001b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000230 <UART2_DMA_Config+0xc8>)
 80001b2:	210c      	movs	r1, #12
 80001b4:	430a      	orrs	r2, r1
 80001b6:	601a      	str	r2, [r3, #0]
    USART2->CR3 |= (1 << 6) | (1 << 7); // DMAR, DMAT enable
 80001b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000230 <UART2_DMA_Config+0xc8>)
 80001ba:	689a      	ldr	r2, [r3, #8]
 80001bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000230 <UART2_DMA_Config+0xc8>)
 80001be:	21c0      	movs	r1, #192	@ 0xc0
 80001c0:	430a      	orrs	r2, r1
 80001c2:	609a      	str	r2, [r3, #8]
    USART2->CR1 |= (1 << 13);           // USART enable
 80001c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000230 <UART2_DMA_Config+0xc8>)
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	4b19      	ldr	r3, [pc, #100]	@ (8000230 <UART2_DMA_Config+0xc8>)
 80001ca:	2180      	movs	r1, #128	@ 0x80
 80001cc:	0189      	lsls	r1, r1, #6
 80001ce:	430a      	orrs	r2, r1
 80001d0:	601a      	str	r2, [r3, #0]

    // ----- DMA1 Channel4 (USART2_TX) -----
    DMA1_Channel4->CCR = 0;
 80001d2:	4b19      	ldr	r3, [pc, #100]	@ (8000238 <UART2_DMA_Config+0xd0>)
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
    DMA1_Channel4->CPAR  = (uint32_t)&USART2->TDR;
 80001d8:	4b17      	ldr	r3, [pc, #92]	@ (8000238 <UART2_DMA_Config+0xd0>)
 80001da:	4a18      	ldr	r2, [pc, #96]	@ (800023c <UART2_DMA_Config+0xd4>)
 80001dc:	609a      	str	r2, [r3, #8]
    DMA1_Channel4->CMAR  = (uint32_t)TxBuffer;
 80001de:	4b16      	ldr	r3, [pc, #88]	@ (8000238 <UART2_DMA_Config+0xd0>)
 80001e0:	4a17      	ldr	r2, [pc, #92]	@ (8000240 <UART2_DMA_Config+0xd8>)
 80001e2:	60da      	str	r2, [r3, #12]
    DMA1_Channel4->CNDTR = TX_LEN;
 80001e4:	4b14      	ldr	r3, [pc, #80]	@ (8000238 <UART2_DMA_Config+0xd0>)
 80001e6:	220d      	movs	r2, #13
 80001e8:	605a      	str	r2, [r3, #4]
    DMA1_Channel4->CCR   = (1 << 7) | (1 << 4) | (1 << 3); // MEM2PER, MINC, DIR=1 (Mâ†’P)
 80001ea:	4b13      	ldr	r3, [pc, #76]	@ (8000238 <UART2_DMA_Config+0xd0>)
 80001ec:	2298      	movs	r2, #152	@ 0x98
 80001ee:	601a      	str	r2, [r3, #0]

    // ----- DMA1 Channel5 (USART2_RX) -----
    DMA1_Channel5->CCR = 0;
 80001f0:	4b14      	ldr	r3, [pc, #80]	@ (8000244 <UART2_DMA_Config+0xdc>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	601a      	str	r2, [r3, #0]
    DMA1_Channel5->CPAR  = (uint32_t)&USART2->RDR;
 80001f6:	4b13      	ldr	r3, [pc, #76]	@ (8000244 <UART2_DMA_Config+0xdc>)
 80001f8:	4a13      	ldr	r2, [pc, #76]	@ (8000248 <UART2_DMA_Config+0xe0>)
 80001fa:	609a      	str	r2, [r3, #8]
    DMA1_Channel5->CMAR  = (uint32_t)RxBuffer;
 80001fc:	4b11      	ldr	r3, [pc, #68]	@ (8000244 <UART2_DMA_Config+0xdc>)
 80001fe:	4a13      	ldr	r2, [pc, #76]	@ (800024c <UART2_DMA_Config+0xe4>)
 8000200:	60da      	str	r2, [r3, #12]
    DMA1_Channel5->CNDTR = TX_LEN;
 8000202:	4b10      	ldr	r3, [pc, #64]	@ (8000244 <UART2_DMA_Config+0xdc>)
 8000204:	220d      	movs	r2, #13
 8000206:	605a      	str	r2, [r3, #4]
    DMA1_Channel5->CCR   = (1 << 7) | (1 << 4); // PER2MEM, MINC
 8000208:	4b0e      	ldr	r3, [pc, #56]	@ (8000244 <UART2_DMA_Config+0xdc>)
 800020a:	2290      	movs	r2, #144	@ 0x90
 800020c:	601a      	str	r2, [r3, #0]

    DMA1_Channel5->CCR |= (1 << 0); // Enable RX DMA
 800020e:	4b0d      	ldr	r3, [pc, #52]	@ (8000244 <UART2_DMA_Config+0xdc>)
 8000210:	681a      	ldr	r2, [r3, #0]
 8000212:	4b0c      	ldr	r3, [pc, #48]	@ (8000244 <UART2_DMA_Config+0xdc>)
 8000214:	2101      	movs	r1, #1
 8000216:	430a      	orrs	r2, r1
 8000218:	601a      	str	r2, [r3, #0]
}
 800021a:	46c0      	nop			@ (mov r8, r8)
 800021c:	46bd      	mov	sp, r7
 800021e:	b002      	add	sp, #8
 8000220:	bd80      	pop	{r7, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)
 8000224:	40021000 	.word	0x40021000
 8000228:	400200a8 	.word	0x400200a8
 800022c:	ff00ffff 	.word	0xff00ffff
 8000230:	40004400 	.word	0x40004400
 8000234:	00000682 	.word	0x00000682
 8000238:	40020044 	.word	0x40020044
 800023c:	40004428 	.word	0x40004428
 8000240:	20000000 	.word	0x20000000
 8000244:	40020058 	.word	0x40020058
 8000248:	40004424 	.word	0x40004424
 800024c:	2000002c 	.word	0x2000002c

08000250 <UART2_DMA_Transmit>:

void UART2_DMA_Transmit(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	af00      	add	r7, sp, #0
    DMA1_Channel4->CCR &= ~(1 << 0);   // Disable TX DMA
 8000254:	4b08      	ldr	r3, [pc, #32]	@ (8000278 <UART2_DMA_Transmit+0x28>)
 8000256:	681a      	ldr	r2, [r3, #0]
 8000258:	4b07      	ldr	r3, [pc, #28]	@ (8000278 <UART2_DMA_Transmit+0x28>)
 800025a:	2101      	movs	r1, #1
 800025c:	438a      	bics	r2, r1
 800025e:	601a      	str	r2, [r3, #0]
    DMA1_Channel4->CNDTR = TX_LEN;     // Reload length
 8000260:	4b05      	ldr	r3, [pc, #20]	@ (8000278 <UART2_DMA_Transmit+0x28>)
 8000262:	220d      	movs	r2, #13
 8000264:	605a      	str	r2, [r3, #4]
    DMA1_Channel4->CCR |= (1 << 0);    // Enable TX DMA
 8000266:	4b04      	ldr	r3, [pc, #16]	@ (8000278 <UART2_DMA_Transmit+0x28>)
 8000268:	681a      	ldr	r2, [r3, #0]
 800026a:	4b03      	ldr	r3, [pc, #12]	@ (8000278 <UART2_DMA_Transmit+0x28>)
 800026c:	2101      	movs	r1, #1
 800026e:	430a      	orrs	r2, r1
 8000270:	601a      	str	r2, [r3, #0]
}
 8000272:	46c0      	nop			@ (mov r8, r8)
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}
 8000278:	40020044 	.word	0x40020044

0800027c <main>:

int main(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	af00      	add	r7, sp, #0
    UART2_GPIO_Init();
 8000280:	f7ff ff42 	bl	8000108 <UART2_GPIO_Init>
    UART2_DMA_Config();
 8000284:	f7ff ff70 	bl	8000168 <UART2_DMA_Config>
    UART2_DMA_Transmit();
 8000288:	f7ff ffe2 	bl	8000250 <UART2_DMA_Transmit>

    // Wait until DMA TX complete (TC4)
    while (!(DMA1->ISR & (1 << 13)));
 800028c:	46c0      	nop			@ (mov r8, r8)
 800028e:	4b07      	ldr	r3, [pc, #28]	@ (80002ac <main+0x30>)
 8000290:	681a      	ldr	r2, [r3, #0]
 8000292:	2380      	movs	r3, #128	@ 0x80
 8000294:	019b      	lsls	r3, r3, #6
 8000296:	4013      	ands	r3, r2
 8000298:	d0f9      	beq.n	800028e <main+0x12>
    DMA1->IFCR |= (1 << 13); // Clear flag
 800029a:	4b04      	ldr	r3, [pc, #16]	@ (80002ac <main+0x30>)
 800029c:	685a      	ldr	r2, [r3, #4]
 800029e:	4b03      	ldr	r3, [pc, #12]	@ (80002ac <main+0x30>)
 80002a0:	2180      	movs	r1, #128	@ 0x80
 80002a2:	0189      	lsls	r1, r1, #6
 80002a4:	430a      	orrs	r2, r1
 80002a6:	605a      	str	r2, [r3, #4]

    // Check in debugger: RxBuffer should have the received data
    while (1);
 80002a8:	46c0      	nop			@ (mov r8, r8)
 80002aa:	e7fd      	b.n	80002a8 <main+0x2c>
 80002ac:	40020000 	.word	0x40020000

080002b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b0:	480d      	ldr	r0, [pc, #52]	@ (80002e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002b4:	e000      	b.n	80002b8 <Reset_Handler+0x8>
 80002b6:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002b8:	480c      	ldr	r0, [pc, #48]	@ (80002ec <LoopForever+0x6>)
  ldr r1, =_edata
 80002ba:	490d      	ldr	r1, [pc, #52]	@ (80002f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002bc:	4a0d      	ldr	r2, [pc, #52]	@ (80002f4 <LoopForever+0xe>)
  movs r3, #0
 80002be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002c0:	e002      	b.n	80002c8 <LoopCopyDataInit>

080002c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002c6:	3304      	adds	r3, #4

080002c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002cc:	d3f9      	bcc.n	80002c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ce:	4a0a      	ldr	r2, [pc, #40]	@ (80002f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002d0:	4c0a      	ldr	r4, [pc, #40]	@ (80002fc <LoopForever+0x16>)
  movs r3, #0
 80002d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d4:	e001      	b.n	80002da <LoopFillZerobss>

080002d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002d8:	3204      	adds	r2, #4

080002da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002dc:	d3fb      	bcc.n	80002d6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002de:	f000 f811 	bl	8000304 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002e2:	f7ff ffcb 	bl	800027c <main>

080002e6 <LoopForever>:

LoopForever:
  b LoopForever
 80002e6:	e7fe      	b.n	80002e6 <LoopForever>
  ldr   r0, =_estack
 80002e8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80002ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80002f4:	0800036c 	.word	0x0800036c
  ldr r2, =_sbss
 80002f8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80002fc:	2000003c 	.word	0x2000003c

08000300 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000300:	e7fe      	b.n	8000300 <ADC_COMP_IRQHandler>
	...

08000304 <__libc_init_array>:
 8000304:	b570      	push	{r4, r5, r6, lr}
 8000306:	2600      	movs	r6, #0
 8000308:	4c0c      	ldr	r4, [pc, #48]	@ (800033c <__libc_init_array+0x38>)
 800030a:	4d0d      	ldr	r5, [pc, #52]	@ (8000340 <__libc_init_array+0x3c>)
 800030c:	1b64      	subs	r4, r4, r5
 800030e:	10a4      	asrs	r4, r4, #2
 8000310:	42a6      	cmp	r6, r4
 8000312:	d109      	bne.n	8000328 <__libc_init_array+0x24>
 8000314:	2600      	movs	r6, #0
 8000316:	f000 f819 	bl	800034c <_init>
 800031a:	4c0a      	ldr	r4, [pc, #40]	@ (8000344 <__libc_init_array+0x40>)
 800031c:	4d0a      	ldr	r5, [pc, #40]	@ (8000348 <__libc_init_array+0x44>)
 800031e:	1b64      	subs	r4, r4, r5
 8000320:	10a4      	asrs	r4, r4, #2
 8000322:	42a6      	cmp	r6, r4
 8000324:	d105      	bne.n	8000332 <__libc_init_array+0x2e>
 8000326:	bd70      	pop	{r4, r5, r6, pc}
 8000328:	00b3      	lsls	r3, r6, #2
 800032a:	58eb      	ldr	r3, [r5, r3]
 800032c:	4798      	blx	r3
 800032e:	3601      	adds	r6, #1
 8000330:	e7ee      	b.n	8000310 <__libc_init_array+0xc>
 8000332:	00b3      	lsls	r3, r6, #2
 8000334:	58eb      	ldr	r3, [r5, r3]
 8000336:	4798      	blx	r3
 8000338:	3601      	adds	r6, #1
 800033a:	e7f2      	b.n	8000322 <__libc_init_array+0x1e>
 800033c:	08000364 	.word	0x08000364
 8000340:	08000364 	.word	0x08000364
 8000344:	08000368 	.word	0x08000368
 8000348:	08000364 	.word	0x08000364

0800034c <_init>:
 800034c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800034e:	46c0      	nop			@ (mov r8, r8)
 8000350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000352:	bc08      	pop	{r3}
 8000354:	469e      	mov	lr, r3
 8000356:	4770      	bx	lr

08000358 <_fini>:
 8000358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800035a:	46c0      	nop			@ (mov r8, r8)
 800035c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800035e:	bc08      	pop	{r3}
 8000360:	469e      	mov	lr, r3
 8000362:	4770      	bx	lr
