This is an example of composite video generation with [Chisel](https://github.com/freechipsproject/chisel3) hardware description language (B/W for now) for the Marsohod 2 FPGA board.

This repository is prepared for an article [Заметки дилетанта, или Сказ о том, как Scala-разработчик ПЛИС конфигурировал](https://habr.com/post/414995/)
 (in Russian).
