// Seed: 69765405
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    output tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    output wor id_11,
    output wor id_12,
    input supply0 id_13,
    input tri1 id_14,
    input supply0 id_15,
    input uwire id_16,
    input supply0 id_17,
    input tri0 id_18,
    input tri0 id_19
);
  tri0 [-1 'b0 : 1] id_21 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd17
) (
    input  uwire id_0,
    output tri   id_1,
    input  wire  id_2,
    input  wire  _id_3
);
  assign id_1 = -1;
  reg [id_3  %  -1 'b0 : 1] id_5;
  final id_5 <= -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0
  );
endmodule
