// Seed: 1120608274
module module_0 (
    output tri id_0
);
  genvar id_2, id_3;
  always
    assume (1'd0)
    else;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    input tri1 id_8,
    input wand id_9,
    input tri id_10,
    input wand id_11,
    input supply0 id_12,
    output uwire id_13
    , id_16,
    input uwire id_14
);
  logic [7:0] id_17;
  module_0(
      id_13
  );
  final id_17[1] <= 1;
endmodule
