abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 2890817324
maxLevel = 1
[92418] is replaced by [124723] with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 22761509 us
--------------- round 2 ---------------
seed = 3651653963
maxLevel = 1
[133800] is replaced by [122543] with estimated error 2e-05
error = 2e-05
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_2_2e-05_2730_69.4.blif
time = 44482978 us
--------------- round 3 ---------------
seed = 4138887829
maxLevel = 1
[122760] is replaced by [122534] with estimated error 7e-05
error = 7e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_3_7e-05_2710_69.4.blif
time = 66164978 us
--------------- round 4 ---------------
seed = 1258068044
maxLevel = 1
[38381] is replaced by [125322] with estimated error 0.00011
error = 0.00011
area = 2708
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_4_0.00011_2708_69.4.blif
time = 87475549 us
--------------- round 5 ---------------
seed = 3346583237
maxLevel = 1
[125604] is replaced by [125910] with estimated error 5e-05
error = 5e-05
area = 2706
delay = 69.4
#gates = 1106
output circuit appNtk/c7552_5_5e-05_2706_69.4.blif
time = 108811788 us
--------------- round 6 ---------------
seed = 2091751384
maxLevel = 1
[32818] is replaced by [125826] with estimated error 7e-05
error = 7e-05
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_6_7e-05_2701_69.4.blif
time = 130108192 us
--------------- round 7 ---------------
seed = 2303356338
maxLevel = 1
[122763] is replaced by one with estimated error 6e-05
error = 6e-05
area = 2696
delay = 69.4
#gates = 1102
output circuit appNtk/c7552_7_6e-05_2696_69.4.blif
time = 151319376 us
--------------- round 8 ---------------
seed = 2624200964
maxLevel = 1
[125607] is replaced by [122481] with estimated error 0.0001
error = 0.0001
area = 2694
delay = 69.4
#gates = 1101
output circuit appNtk/c7552_8_0.0001_2694_69.4.blif
time = 179011982 us
--------------- round 9 ---------------
seed = 1242711454
maxLevel = 1
10729 is replaced by one with estimated error 0.00012
error = 0.00012
area = 2685
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_9_0.00012_2685_69.4.blif
time = 206684800 us
--------------- round 10 ---------------
seed = 1298822297
maxLevel = 1
[126564] is replaced by [125601] with estimated error 0.00017
error = 0.00017
area = 2680
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_10_0.00017_2680_69.4.blif
time = 234150417 us
--------------- round 11 ---------------
seed = 2662381997
maxLevel = 1
[125601] is replaced by [122696] with estimated error 0.00018
error = 0.00018
area = 2678
delay = 69.4
#gates = 1095
output circuit appNtk/c7552_11_0.00018_2678_69.4.blif
time = 261569181 us
--------------- round 12 ---------------
seed = 3726823674
maxLevel = 1
[126882] is replaced by [122630] with estimated error 0.00031
error = 0.00031
area = 2672
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_12_0.00031_2672_69.4.blif
time = 290661034 us
--------------- round 13 ---------------
seed = 2367372516
maxLevel = 1
[126864] is replaced by [125322] with estimated error 0.00037
error = 0.00037
area = 2670
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_13_0.00037_2670_69.4.blif
time = 319338287 us
--------------- round 14 ---------------
seed = 1373434947
maxLevel = 1
[116062] is replaced by one with estimated error 0.00034
error = 0.00034
area = 2665
delay = 69.4
#gates = 1090
output circuit appNtk/c7552_14_0.00034_2665_69.4.blif
time = 346716466 us
--------------- round 15 ---------------
seed = 191239287
maxLevel = 1
[119502] is replaced by [121766] with estimated error 0.0003
error = 0.0003
area = 2663
delay = 69.4
#gates = 1089
output circuit appNtk/c7552_15_0.0003_2663_69.4.blif
time = 373874863 us
--------------- round 16 ---------------
seed = 92913587
maxLevel = 1
[121766] is replaced by [111393] with estimated error 0.00025
error = 0.00025
area = 2660
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_16_0.00025_2660_69.4.blif
time = 401047742 us
--------------- round 17 ---------------
seed = 2963088723
maxLevel = 1
[122794] is replaced by [119317] with estimated error 0.00042
error = 0.00042
area = 2656
delay = 69.4
#gates = 1087
output circuit appNtk/c7552_17_0.00042_2656_69.4.blif
time = 430920468 us
--------------- round 18 ---------------
seed = 1397794055
maxLevel = 1
[124903] is replaced by [126222] with estimated error 0.00058
error = 0.00058
area = 2651
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_18_0.00058_2651_69.4.blif
time = 460059630 us
--------------- round 19 ---------------
seed = 3156703150
maxLevel = 1
[122804] is replaced by [122552] with estimated error 0.0005
error = 0.0005
area = 2646
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_19_0.0005_2646_69.4.blif
time = 489770333 us
--------------- round 20 ---------------
seed = 2471346388
maxLevel = 1
[122795] is replaced by [122552] with estimated error 0.00051
error = 0.00051
area = 2643
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_20_0.00051_2643_69.4.blif
time = 521039754 us
--------------- round 21 ---------------
seed = 2729586522
maxLevel = 1
[127134] is replaced by [122641] with estimated error 0.0004
error = 0.0004
area = 2640
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_21_0.0004_2640_69.4.blif
time = 548239594 us
--------------- round 22 ---------------
seed = 3390626744
maxLevel = 1
[125290] is replaced by [124611] with estimated error 0.00044
error = 0.00044
area = 2637
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_22_0.00044_2637_69.4.blif
time = 576208755 us
--------------- round 23 ---------------
seed = 644716157
maxLevel = 1
[132070] is replaced by [122774] with estimated error 0.00057
error = 0.00057
area = 2634
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_23_0.00057_2634_69.4.blif
time = 617233767 us
--------------- round 24 ---------------
seed = 3846256206
maxLevel = 1
[126845] is replaced by [122538] with estimated error 0.00066
error = 0.00066
area = 2631
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_24_0.00066_2631_69.4.blif
time = 647856409 us
--------------- round 25 ---------------
seed = 2097072994
maxLevel = 1
[126896] is replaced by [122552] with estimated error 0.00082
error = 0.00082
area = 2621
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_25_0.00082_2621_69.4.blif
time = 676178804 us
--------------- round 26 ---------------
seed = 3560380814
maxLevel = 1
[111393] is replaced by [125972] with inverter with estimated error 0.00084
error = 0.00084
area = 2620
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_26_0.00084_2620_69.4.blif
time = 707003776 us
--------------- round 27 ---------------
seed = 2417021794
maxLevel = 1
[118996] is replaced by [126263] with estimated error 0.00085
error = 0.00085
area = 2616
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_27_0.00085_2616_69.4.blif
time = 735037175 us
--------------- round 28 ---------------
seed = 1145668018
maxLevel = 1
[119498] is replaced by zero with estimated error 0.00086
error = 0.00086
area = 2614
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_28_0.00086_2614_69.4.blif
time = 763279051 us
--------------- round 29 ---------------
seed = 1131537108
maxLevel = 1
[125449] is replaced by [122532] with estimated error 0.00094
error = 0.00094
area = 2612
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_29_0.00094_2612_69.4.blif
time = 790580522 us
--------------- round 30 ---------------
seed = 1192278926
maxLevel = 1
[24321] is replaced by [125087] with estimated error 0.00084
error = 0.00084
area = 2610
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_30_0.00084_2610_69.4.blif
time = 817410737 us
--------------- round 31 ---------------
seed = 1620252653
maxLevel = 1
[122987] is replaced by [125075] with estimated error 0.00073
error = 0.00073
area = 2608
delay = 69.4
#gates = 1067
output circuit appNtk/c7552_31_0.00073_2608_69.4.blif
time = 843879739 us
--------------- round 32 ---------------
seed = 1342236754
maxLevel = 1
[124064] is replaced by [122567] with estimated error 0.00079
error = 0.00079
area = 2607
delay = 65.9
#gates = 1066
output circuit appNtk/c7552_32_0.00079_2607_65.9.blif
time = 870208709 us
--------------- round 33 ---------------
seed = 562575586
maxLevel = 1
[124460] is replaced by [125087] with estimated error 0.00081
error = 0.00081
area = 2606
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_33_0.00081_2606_65.9.blif
time = 896547147 us
--------------- round 34 ---------------
seed = 2086497446
maxLevel = 1
n1443 is replaced by zero with estimated error 0.00089
error = 0.00099
area = 2605
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_34_0.00099_2605_65.9.blif
time = 924759583 us
--------------- round 35 ---------------
seed = 3727379012
maxLevel = 1
[126069] is replaced by [267980] with estimated error 0.00088
error = 0.00088
area = 2604
delay = 65.9
#gates = 1063
output circuit appNtk/c7552_35_0.00088_2604_65.9.blif
time = 952165405 us
--------------- round 36 ---------------
seed = 23755534
maxLevel = 1
exceed error bound
