Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	M383	DQS for X8	HMC Pin Assignment for DDR3/DDR2 (2)	HMC Pin Assignment for LPDDR2	Board Connection Requirement for Pin Migration Only									
1A	VREFB1AN0	IO			DIFFIO_TX_L1n	DIFFOUT_L1n	H23				GND									
1A	VREFB1AN0	IO			DIFFIO_RX_L2n	DIFFOUT_L2n	F25	DQ1L			DNU									
1A	VREFB1AN0	IO			DIFFIO_TX_L1p	DIFFOUT_L1p	H22	DQ1L			GND									
1A	VREFB1AN0	IO			DIFFIO_RX_L2p	DIFFOUT_L2p	G25	DQ1L			DNU									
1A	VREFB1AN0	IO			DIFFIO_RX_L3n	DIFFOUT_L3n	G24	DQSn1L			GND									
1A	VREFB1AN0	IO			DIFFIO_TX_L4n	DIFFOUT_L4n	E22	DQ1L			GND									
1A	VREFB1AN0	IO			DIFFIO_RX_L3p	DIFFOUT_L3p	H24	DQS1L			GND									
1A	VREFB1AN0	IO			DIFFIO_TX_L4p	DIFFOUT_L4p	F22				GND									
1A	VREFB1AN0	IO			DIFFIO_TX_L5n	DIFFOUT_L5n	F23	DQ1L			GND									
1A	VREFB1AN0	IO			DIFFIO_RX_L6n	DIFFOUT_L6n	J25	DQ1L			DNU									
1A	VREFB1AN0	IO			DIFFIO_TX_L5p	DIFFOUT_L5p	G22	DQ1L			GND									
1A	VREFB1AN0	IO			DIFFIO_RX_L6p	DIFFOUT_L6p	J24	DQ1L			GND									
1A	VREFB1AN0	IO			DIFFIO_RX_L7n	DIFFOUT_L7n	K25				DNU									
1A	VREFB1AN0	IO			DIFFIO_TX_L8n	DIFFOUT_L8n	J23	DQ1L			GND									
1A	VREFB1AN0	IO			DIFFIO_RX_L7p	DIFFOUT_L7p	L25				GND									
1A	VREFB1AN0	IO			DIFFIO_TX_L8p	DIFFOUT_L8p	K23	DQ1L			VCC									
2A	VREFB2AN0	IO			DIFFIO_TX_L9n	DIFFOUT_L9n	L22				GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L10n	DIFFOUT_L10n	M25	DQ1L			DNU									
2A	VREFB2AN0	IO			DIFFIO_TX_L9p	DIFFOUT_L9p	M22	DQ1L			GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L10p	DIFFOUT_L10p	M24	DQ1L			GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L11n	DIFFOUT_L11n	N24	DQSn1L			GND									
2A	VREFB2AN0	IO			DIFFIO_TX_L12n	DIFFOUT_L12n	N23	DQ1L			VCC									
2A	VREFB2AN0	IO			DIFFIO_RX_L11p	DIFFOUT_L11p	P24	DQS1L			VCC									
2A	VREFB2AN0	IO			DIFFIO_TX_L12p	DIFFOUT_L12p	N22				GND									
2A	VREFB2AN0	IO			DIFFIO_TX_L13n	DIFFOUT_L13n	P23	DQ1L			GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L14n	DIFFOUT_L14n	P25	DQ1L			GND									
2A	VREFB2AN0	IO			DIFFIO_TX_L13p	DIFFOUT_L13p	R22	DQ1L			GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L14p	DIFFOUT_L14p	R25	DQ1L			DNU									
2A	VREFB2AN0	IO			DIFFIO_RX_L15n	DIFFOUT_L15n	T25				DNU									
2A	VREFB2AN0	IO			DIFFIO_TX_L16n	DIFFOUT_L16n	T23	DQ1L			VCC									
2A	VREFB2AN0	IO			DIFFIO_RX_L15p	DIFFOUT_L15p	T24				GND									
2A	VREFB2AN0	IO			DIFFIO_TX_L16p	DIFFOUT_L16p	T22	DQ1L			GND									
2A	VREFB2AN0	IO			DIFFIO_TX_L17n	DIFFOUT_L17n	U22				GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L18n	DIFFOUT_L18n	U25	DQ2L			GND									
2A	VREFB2AN0	IO			DIFFIO_TX_L17p	DIFFOUT_L17p	V22	DQ2L			GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L18p	DIFFOUT_L18p	V24	DQ2L			GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L19n	DIFFOUT_L19n	W25	DQSn2L			DNU									
2A	VREFB2AN0	IO			DIFFIO_TX_L20n	DIFFOUT_L20n	V23	DQ2L			GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L19p	DIFFOUT_L19p	Y25	DQS2L			GND									
2A	VREFB2AN0	IO			DIFFIO_TX_L20p	DIFFOUT_L20p	W23				VCC									
2A	VREFB2AN0	IO			DIFFIO_TX_L21n	DIFFOUT_L21n	Y23	DQ2L			GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L22n	DIFFOUT_L22n	AA25	DQ2L			DNU									
2A	VREFB2AN0	IO			DIFFIO_TX_L21p	DIFFOUT_L21p	Y22	DQ2L			GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L22p	DIFFOUT_L22p	Y24	DQ2L			VCC									
2A	VREFB2AN0	IO			DIFFIO_RX_L23n	DIFFOUT_L23n	AB25				DNU									
2A	VREFB2AN0	IO			DIFFIO_TX_L24n	DIFFOUT_L24n	AA22	DQ2L			GND									
2A	VREFB2AN0	IO			DIFFIO_RX_L23p	DIFFOUT_L23p	AA24				GND									
2A	VREFB2AN0	IO			DIFFIO_TX_L24p	DIFFOUT_L24p	AB22	DQ2L			GND									
3A		TDO		TDO			AD25													
3A		nCSO		DATA4			AD24													
3A		TMS		TMS			AE25													
3A		AS_DATA3		DATA3			AE24													
3A		TCK		TCK			AC22													
3A		AS_DATA2		DATA2			AB21													
3A		TDI		TDI			AD23													
3A		AS_DATA1		DATA1			AE21													
3A		DCLK		DCLK			AE22													
3A		"AS_DATA0,ASDO"		DATA0			AE23													
3A	VREFB3AN0	IO		DATA6	DIFFIO_RX_B1n	DIFFOUT_B1n	AE18	DQ1B												
3A	VREFB3AN0	IO		DATA5	DIFFIO_TX_B2n	DIFFOUT_B2n	AE20													
3A	VREFB3AN0	IO		DATA8	DIFFIO_RX_B1p	DIFFOUT_B1p	AD19	DQ1B												
3A	VREFB3AN0	IO		DATA7	DIFFIO_TX_B2p	DIFFOUT_B2p	AD21	DQ1B												
3A	VREFB3AN0	IO		DATA10	DIFFIO_RX_B3n	DIFFOUT_B3n	AD18	DQSn1B												
3A	VREFB3AN0	IO		DATA9	DIFFIO_TX_B4n	DIFFOUT_B4n	AB20	DQ1B												
3A	VREFB3AN0	IO		DATA12	DIFFIO_RX_B3p	DIFFOUT_B3p	AC17	DQS1B												
3A	VREFB3AN0	IO		DATA11	DIFFIO_TX_B4p	DIFFOUT_B4p	AB19													
3A	VREFB3AN0	IO		DATA14	DIFFIO_RX_B5n	DIFFOUT_B5n	AE17	DQ1B												
3A	VREFB3AN0	IO		DATA13	DIFFIO_TX_B6n	DIFFOUT_B6n	AC19	DQ1B												
3A	VREFB3AN0	IO		CLKUSR	DIFFIO_RX_B5p	DIFFOUT_B5p	AD16	DQ1B												
3A	VREFB3AN0	IO		DATA15	DIFFIO_TX_B6p	DIFFOUT_B6p	AC18	DQ1B												
3A	VREFB3AN0	IO		PR_DONE	DIFFIO_RX_B7n	DIFFOUT_B7n	AE16													
3A	VREFB3AN0	IO		PR_READY	DIFFIO_TX_B8n	DIFFOUT_B8n	AB17	DQ1B												
3A	VREFB3AN0	IO		PR_ERROR	DIFFIO_RX_B7p	DIFFOUT_B7p	AE15													
3A	VREFB3AN0	IO			DIFFIO_TX_B8p	DIFFOUT_B8p	AA17	DQ1B												
3B	VREFB3BN0	IO			DIFFIO_RX_B10n	DIFFOUT_B10n	AA16													
3B	VREFB3BN0	IO			DIFFIO_RX_B11p	DIFFOUT_B11p	AC16													
3B	VREFB3BN0	IO			DIFFIO_RX_B14n	DIFFOUT_B14n	AB15													
3B	VREFB3BN0	IO	"CLK0n,FPLL_BL_FBn"		DIFFIO_RX_B15n	DIFFOUT_B15n	AD15													
3B	VREFB3BN0	IO	"CLK0p,FPLL_BL_FBp"		DIFFIO_RX_B15p	DIFFOUT_B15p	AD14													
3B	VREFB3BN0	IO			DIFFIO_TX_B17n	DIFFOUT_B17n	AB14													
3B	VREFB3BN0	IO			DIFFIO_RX_B18n	DIFFOUT_B18n	AE13	DQ2B												
3B	VREFB3BN0	IO			DIFFIO_TX_B17p	DIFFOUT_B17p	AA14	DQ2B												
3B	VREFB3BN0	IO			DIFFIO_RX_B18p	DIFFOUT_B18p	AE12	DQ2B												
3B	VREFB3BN0	IO			DIFFIO_RX_B19n	DIFFOUT_B19n	AE11	DQSn2B												
3B	VREFB3BN0	IO			DIFFIO_TX_B20n	DIFFOUT_B20n	AD13	DQ2B												
3B	VREFB3BN0	IO			DIFFIO_RX_B19p	DIFFOUT_B19p	AE10	DQS2B												
3B	VREFB3BN0	IO			DIFFIO_TX_B20p	DIFFOUT_B20p	AC14													
3B	VREFB3BN0	IO	"FPLL_BL_CLKOUT1,FPLL_BL_CLKOUTn"		DIFFIO_TX_B21n	DIFFOUT_B21n	AB12	DQ2B												
3B	VREFB3BN0	IO			DIFFIO_RX_B22n	DIFFOUT_B22n	AD11	DQ2B												
3B	VREFB3BN0	IO	"FPLL_BL_CLKOUT0,FPLL_BL_CLKOUTp,FPLL_BL_FB"		DIFFIO_TX_B21p	DIFFOUT_B21p	AA12	DQ2B												
3B	VREFB3BN0	IO			DIFFIO_RX_B22p	DIFFOUT_B22p	AC12	DQ2B												
3B	VREFB3BN0	IO	CLK1n		DIFFIO_RX_B23n	DIFFOUT_B23n	AD10													
3B	VREFB3BN0	IO			DIFFIO_TX_B24n	DIFFOUT_B24n	AB11	DQ2B												
3B	VREFB3BN0	IO	CLK1p		DIFFIO_RX_B23p	DIFFOUT_B23p	AD9													
3B	VREFB3BN0	IO			DIFFIO_TX_B24p	DIFFOUT_B24p	AA11	DQ2B												
4A	VREFB4AN0	IO	RZQ_0		DIFFIO_TX_B25n	DIFFOUT_B25n	AB10													
4A	VREFB4AN0	IO			DIFFIO_RX_B26n	DIFFOUT_B26n	AE8	DQ3B												
4A	VREFB4AN0	IO			DIFFIO_TX_B25p	DIFFOUT_B25p	AA9	DQ3B												
4A	VREFB4AN0	IO			DIFFIO_RX_B26p	DIFFOUT_B26p	AD8	DQ3B												
4A	VREFB4AN0	IO			DIFFIO_RX_B27n	DIFFOUT_B27n	AC9	DQSn3B												
4A	VREFB4AN0	IO			DIFFIO_TX_B28n	DIFFOUT_B28n	AB9	DQ3B												
4A	VREFB4AN0	IO			DIFFIO_RX_B27p	DIFFOUT_B27p	AC8	DQS3B												
4A	VREFB4AN0	IO			DIFFIO_TX_B28p	DIFFOUT_B28p	AA8													
4A	VREFB4AN0	IO			DIFFIO_TX_B29n	DIFFOUT_B29n	AC7	DQ3B												
4A	VREFB4AN0	IO			DIFFIO_RX_B30n	DIFFOUT_B30n	AE6	DQ3B												
4A	VREFB4AN0	IO			DIFFIO_TX_B29p	DIFFOUT_B29p	AC6	DQ3B												
4A	VREFB4AN0	IO			DIFFIO_RX_B30p	DIFFOUT_B30p	AD6	DQ3B												
4A	VREFB4AN0	IO	CLK2n		DIFFIO_RX_B31n	DIFFOUT_B31n	AE5													
4A	VREFB4AN0	IO			DIFFIO_TX_B32n	DIFFOUT_B32n	AC4	DQ3B												
4A	VREFB4AN0	IO	CLK2p		DIFFIO_RX_B31p	DIFFOUT_B31p	AD5													
4A	VREFB4AN0	IO			DIFFIO_TX_B32p	DIFFOUT_B32p	AB5	DQ3B												
4A	VREFB4AN0	IO			DIFFIO_TX_B33n	DIFFOUT_B33n	AC3													
4A	VREFB4AN0	IO			DIFFIO_RX_B34n	DIFFOUT_B34n	AE3	DQ4B												
4A	VREFB4AN0	IO			DIFFIO_TX_B33p	DIFFOUT_B33p	AB4	DQ4B												
4A	VREFB4AN0	IO			DIFFIO_RX_B34p	DIFFOUT_B34p	AE2	DQ4B												
4A	VREFB4AN0	IO			DIFFIO_RX_B35n	DIFFOUT_B35n	AD4	DQSn4B												
4A	VREFB4AN0	IO			DIFFIO_TX_B36n	DIFFOUT_B36n	AA4	DQ4B												
4A	VREFB4AN0	IO			DIFFIO_RX_B35p	DIFFOUT_B35p	AD3	DQS4B												
4A	VREFB4AN0	IO			DIFFIO_TX_B36p	DIFFOUT_B36p	AA3													
4A	VREFB4AN0	IO			DIFFIO_TX_B37n	DIFFOUT_B37n	W3	DQ4B												
4A	VREFB4AN0	IO			DIFFIO_RX_B38n	DIFFOUT_B38n	AE1	DQ4B												
4A	VREFB4AN0	IO			DIFFIO_TX_B37p	DIFFOUT_B37p	V4	DQ4B												
4A	VREFB4AN0	IO			DIFFIO_RX_B38p	DIFFOUT_B38p	AD1	DQ4B												
4A	VREFB4AN0	IO	CLK3n		DIFFIO_RX_B39n	DIFFOUT_B39n	AC2													
4A	VREFB4AN0	IO			DIFFIO_TX_B40n	DIFFOUT_B40n	Y3	DQ4B												
4A	VREFB4AN0	IO	CLK3p		DIFFIO_RX_B39p	DIFFOUT_B39p	AC1													
4A	VREFB4AN0	IO			DIFFIO_TX_B40p	DIFFOUT_B40p	W4	DQ4B												
4A	VREFB4AN0	IO			DIFFIO_RX_B43n	DIFFOUT_B43n	AB2													
4A	VREFB4AN0	IO			DIFFIO_RX_B43p	DIFFOUT_B43p	AB1													
4A	VREFB4AN0	IO			DIFFIO_RX_B46n	DIFFOUT_B46n	AA2													
4A	VREFB4AN0	IO			DIFFIO_RX_B46p	DIFFOUT_B46p	Y2													
4A	VREFB4AN0	IO			DIFFIO_RX_B47n	DIFFOUT_B47n	Y1													
4A	VREFB4AN0	IO			DIFFIO_RX_B47p	DIFFOUT_B47p	W1													
5A	VREFB5AN0	IO	RZQ_1		DIFFIO_TX_R1p	DIFFOUT_R1p	U2													
5A	VREFB5AN0	IO		INIT_DONE	DIFFIO_RX_R2p	DIFFOUT_R2p	V2													
5A	VREFB5AN0	IO		PR_REQUEST	DIFFIO_TX_R1n	DIFFOUT_R1n	U1													
5A	VREFB5AN0	IO		CRC_ERROR	DIFFIO_RX_R2n	DIFFOUT_R2n	V1													
5A	VREFB5AN0	IO		nCEO	DIFFIO_TX_R3p	DIFFOUT_R3p	T4													
5A	VREFB5AN0	IO			DIFFIO_RX_R4p	DIFFOUT_R4p	R2													
5A	VREFB5AN0	IO		CvP_CONFDONE	DIFFIO_TX_R3n	DIFFOUT_R3n	R3													
5A	VREFB5AN0	IO			DIFFIO_RX_R4n	DIFFOUT_R4n	T2													
5A	VREFB5AN0	IO		DEV_OE	DIFFIO_TX_R5p	DIFFOUT_R5p	P3													
5A	VREFB5AN0	IO			DIFFIO_RX_R6p	DIFFOUT_R6p	P1													
5A	VREFB5AN0	IO		DEV_CLRn	DIFFIO_TX_R5n	DIFFOUT_R5n	N2													
5A	VREFB5AN0	IO			DIFFIO_RX_R6n	DIFFOUT_R6n	R1													
5A	VREFB5AN0	IO			DIFFIO_TX_R7p	DIFFOUT_R7p	N4													
5A	VREFB5AN0	IO			DIFFIO_RX_R8p	DIFFOUT_R8p	M1													
5A	VREFB5AN0	IO			DIFFIO_TX_R7n	DIFFOUT_R7n	N3													
5A	VREFB5AN0	IO			DIFFIO_RX_R8n	DIFFOUT_R8n	N1													
5B	VREFB5BN0	IO	CLK6p		DIFFIO_RX_R9p	DIFFOUT_R9p	L2													
5B	VREFB5BN0	IO	CLK6n		DIFFIO_RX_R9n	DIFFOUT_R9n	M2													
5B	VREFB5BN0	IO			DIFFIO_RX_R11p	DIFFOUT_R11p	K2													
5B	VREFB5BN0	IO	"FPLL_BR_CLKOUT0,FPLL_BR_CLKOUTp,FPLL_BR_FB"		DIFFIO_TX_R12p	DIFFOUT_R12p	M4													
5B	VREFB5BN0	IO			DIFFIO_RX_R11n	DIFFOUT_R11n	K1													
5B	VREFB5BN0	IO	"FPLL_BR_CLKOUT1,FPLL_BR_CLKOUTn"		DIFFIO_TX_R12n	DIFFOUT_R12n	L3													
5B	VREFB5BN0	IO			DIFFIO_RX_R13p	DIFFOUT_R13p	H1													
5B	VREFB5BN0	IO			DIFFIO_TX_R14p	DIFFOUT_R14p	J4													
5B	VREFB5BN0	IO			DIFFIO_RX_R13n	DIFFOUT_R13n	J1													
5B	VREFB5BN0	IO			DIFFIO_TX_R14n	DIFFOUT_R14n	J3													
5B	VREFB5BN0	IO			DIFFIO_RX_R15p	DIFFOUT_R15p	H2													
5B	VREFB5BN0	IO			DIFFIO_TX_R16p	DIFFOUT_R16p	H4													
5B	VREFB5BN0	IO			DIFFIO_RX_R15n	DIFFOUT_R15n	G1													
5B	VREFB5BN0	IO			DIFFIO_TX_R16n	DIFFOUT_R16n	H3													
7A		GND					F3													
7A	VREFB7AN0	IO			DIFFIO_RX_T1p	DIFFOUT_T1p	E1		GND	GND										
7A	VREFB7AN0	IO			DIFFIO_RX_T1n	DIFFOUT_T1n	D1		GND	GND										
7A	VREFB7AN0	IO			DIFFIO_RX_T3p	DIFFOUT_T3p	F2													
7A	VREFB7AN0	IO			DIFFIO_RX_T3n	DIFFOUT_T3n	E2													
7A	VREFB7AN0	IO			DIFFIO_TX_T6p	DIFFOUT_T6p	F4		T_RESET#	T_RESET#										
7A	VREFB7AN0	IO			DIFFIO_RX_T7p	DIFFOUT_T7p	E3													
7A	VREFB7AN0	IO			DIFFIO_RX_T7n	DIFFOUT_T7n	D3													
7A	VREFB7AN0	IO	CLK11p		DIFFIO_RX_T9p	DIFFOUT_T9p	C1													
7A	VREFB7AN0	IO			DIFFIO_TX_T10p	DIFFOUT_T10p	C7	DQ1T	T_DM_1	T_DM_1										
7A	VREFB7AN0	IO	CLK11n		DIFFIO_RX_T9n	DIFFOUT_T9n	B1													
7A	VREFB7AN0	IO			DIFFIO_TX_T10n	DIFFOUT_T10n	C6	DQ1T	T_DQ_15	T_DQ_15										
7A	VREFB7AN0	IO			DIFFIO_RX_T11p	DIFFOUT_T11p	C3	DQ1T	T_DQ_13	T_DQ_13										
7A	VREFB7AN0	IO			DIFFIO_TX_T12p	DIFFOUT_T12p	D4	DQ1T	T_DQ_14	T_DQ_14										
7A	VREFB7AN0	IO			DIFFIO_RX_T11n	DIFFOUT_T11n	C2	DQ1T	T_DQ_12	T_DQ_12										
7A	VREFB7AN0	IO			DIFFIO_TX_T12n	DIFFOUT_T12n	C4	DQ1T	T_CKE_0	T_CKE_0										
7A	VREFB7AN0	IO			DIFFIO_RX_T13p	DIFFOUT_T13p	B2	DQS1T	T_DQS_1	T_DQS_1										
7A	VREFB7AN0	IO			DIFFIO_TX_T14p	DIFFOUT_T14p	D8		T_CKE_1	T_CKE_1										
7A	VREFB7AN0	IO			DIFFIO_RX_T13n	DIFFOUT_T13n	A2	DQSn1T	T_DQS#_1	T_DQS#_1										
7A	VREFB7AN0	IO			DIFFIO_TX_T14n	DIFFOUT_T14n	C8	DQ1T	T_DQ_11	T_DQ_11										
7A	VREFB7AN0	IO			DIFFIO_RX_T15p	DIFFOUT_T15p	A4	DQ1T	T_DQ_9	T_DQ_9										
7A	VREFB7AN0	IO			DIFFIO_TX_T16p	DIFFOUT_T16p	B5	DQ1T	T_DQ_10	T_DQ_10										
7A	VREFB7AN0	IO			DIFFIO_RX_T15n	DIFFOUT_T15n	A3	DQ1T	T_DQ_8	T_DQ_8										
7A	VREFB7AN0	IO			DIFFIO_TX_T16n	DIFFOUT_T16n	B4		GND	GND										
7A	VREFB7AN0	IO	CLK10p		DIFFIO_RX_T17p	DIFFOUT_T17p	B6													
7A	VREFB7AN0	IO			DIFFIO_TX_T18p	DIFFOUT_T18p	E8	DQ2T	T_DM_0	T_DM_0										
7A	VREFB7AN0	IO	CLK10n		DIFFIO_RX_T17n	DIFFOUT_T17n	A5													
7A	VREFB7AN0	IO			DIFFIO_TX_T18n	DIFFOUT_T18n	D9	DQ2T	T_DQ_7	T_DQ_7										
7A	VREFB7AN0	IO			DIFFIO_RX_T19p	DIFFOUT_T19p	B7	DQ2T	T_DQ_5	T_DQ_5										
7A	VREFB7AN0	IO			DIFFIO_TX_T20p	DIFFOUT_T20p	E10	DQ2T	T_DQ_6	T_DQ_6										
7A	VREFB7AN0	IO			DIFFIO_RX_T19n	DIFFOUT_T19n	A7	DQ2T	T_DQ_4	T_DQ_4										
7A	VREFB7AN0	IO			DIFFIO_TX_T20n	DIFFOUT_T20n	D10	DQ2T	T_ODT_1	T_ODT_1										
7A	VREFB7AN0	IO			DIFFIO_RX_T21p	DIFFOUT_T21p	A9	DQS2T	T_DQS_0	T_DQS_0										
7A	VREFB7AN0	IO			DIFFIO_TX_T22p	DIFFOUT_T22p	E11		T_ODT_0	T_ODT_0										
7A	VREFB7AN0	IO			DIFFIO_RX_T21n	DIFFOUT_T21n	A8	DQSn2T	T_DQS#_0	T_DQS#_0										
7A	VREFB7AN0	IO			DIFFIO_TX_T22n	DIFFOUT_T22n	D11	DQ2T	T_DQ_3	T_DQ_3										
7A	VREFB7AN0	IO			DIFFIO_RX_T23p	DIFFOUT_T23p	B9	DQ2T	T_DQ_1	T_DQ_1										
7A	VREFB7AN0	IO			DIFFIO_TX_T24p	DIFFOUT_T24p	C11	DQ2T	T_DQ_2	T_DQ_2										
7A	VREFB7AN0	IO			DIFFIO_RX_T23n	DIFFOUT_T23n	A10	DQ2T	T_DQ_0	T_DQ_0										
7A	VREFB7AN0	IO	RZQ_2		DIFFIO_TX_T24n	DIFFOUT_T24n	B10													
8A	VREFB8AN0	IO	CLK9p		DIFFIO_RX_T25p	DIFFOUT_T25p	B12													
8A	VREFB8AN0	IO			DIFFIO_TX_T26p	DIFFOUT_T26p	E13	DQ3T	T_A_0	T_CA_0										
8A	VREFB8AN0	IO	CLK9n		DIFFIO_RX_T25n	DIFFOUT_T25n	A12													
8A	VREFB8AN0	IO			DIFFIO_TX_T26n	DIFFOUT_T26n	D14	DQ3T	T_A_1	T_CA_1										
8A	VREFB8AN0	IO			DIFFIO_RX_T27p	DIFFOUT_T27p	A14	DQ3T	T_A_4	T_CA_4										
8A	VREFB8AN0	IO	"FPLL_TL_CLKOUT0,FPLL_TL_CLKOUTp,FPLL_TL_FB"		DIFFIO_TX_T28p	DIFFOUT_T28p	E15	DQ3T	T_A_2	T_CA_2										
8A	VREFB8AN0	IO			DIFFIO_RX_T27n	DIFFOUT_T27n	A13	DQ3T	T_A_5	T_CA_5										
8A	VREFB8AN0	IO	"FPLL_TL_CLKOUT1,FPLL_TL_CLKOUTn"		DIFFIO_TX_T28n	DIFFOUT_T28n	D15	DQ3T	T_A_3	T_CA_3										
8A	VREFB8AN0	IO			DIFFIO_RX_T29p	DIFFOUT_T29p	C13	DQS3T	T_CK	T_CK										
8A	VREFB8AN0	IO			DIFFIO_TX_T30p	DIFFOUT_T30p	E17		T_A_6	T_CA_6										
8A	VREFB8AN0	IO			DIFFIO_RX_T29n	DIFFOUT_T29n	C12	DQSn3T	T_CK#	T_CK#										
8A	VREFB8AN0	IO			DIFFIO_TX_T30n	DIFFOUT_T30n	E16	DQ3T	T_A_7	T_CA_7										
8A	VREFB8AN0	IO			DIFFIO_RX_T31p	DIFFOUT_T31p	C14	DQ3T	T_BA_1											
8A	VREFB8AN0	IO			DIFFIO_TX_T32p	DIFFOUT_T32p	C16	DQ3T	T_BA_0											
8A	VREFB8AN0	IO			DIFFIO_RX_T31n	DIFFOUT_T31n	B14	DQ3T	T_BA_2											
8A	VREFB8AN0	IO			DIFFIO_TX_T32n	DIFFOUT_T32n	B15		GND	GND										
8A	VREFB8AN0	IO	"CLK8p,FPLL_TL_FBp"		DIFFIO_RX_T33p	DIFFOUT_T33p	B16													
8A	VREFB8AN0	IO			DIFFIO_TX_T34p	DIFFOUT_T34p	E18	DQ4T	T_CAS#											
8A	VREFB8AN0	IO	"CLK8n,FPLL_TL_FBn"		DIFFIO_RX_T33n	DIFFOUT_T33n	A15													
8A	VREFB8AN0	IO			DIFFIO_TX_T34n	DIFFOUT_T34n	D19	DQ4T	T_RAS#											
8A	VREFB8AN0	IO			DIFFIO_RX_T35p	DIFFOUT_T35p	B17	DQ4T	T_A_8	T_CA_8										
8A	VREFB8AN0	IO			DIFFIO_TX_T36p	DIFFOUT_T36p	C19	DQ4T	T_A_10											
8A	VREFB8AN0	IO			DIFFIO_RX_T35n	DIFFOUT_T35n	A17	DQ4T	T_A_9	T_CA_9										
8A	VREFB8AN0	IO			DIFFIO_TX_T36n	DIFFOUT_T36n	C18	DQ4T	T_A_11											
8A	VREFB8AN0	IO			DIFFIO_RX_T37p	DIFFOUT_T37p	A19	DQS4T	T_CS#_0	T_CS#_0										
8A	VREFB8AN0	IO			DIFFIO_TX_T38p	DIFFOUT_T38p	C21		T_A_12											
8A	VREFB8AN0	IO			DIFFIO_RX_T37n	DIFFOUT_T37n	A18	DQSn4T	T_CS#_1	T_CS#_1										
8A	VREFB8AN0	IO			DIFFIO_TX_T38n	DIFFOUT_T38n	B20	DQ4T	T_A_13											
8A	VREFB8AN0	IO			DIFFIO_RX_T39p	DIFFOUT_T39p	B19	DQ4T	T_A_14											
8A	VREFB8AN0	IO			DIFFIO_TX_T40p	DIFFOUT_T40p	D21	DQ4T	T_WE#											
8A	VREFB8AN0	IO			DIFFIO_RX_T39n	DIFFOUT_T39n	A20	DQ4T	T_A_15											
9A		MSEL0		MSEL0			A23													
9A		CONF_DONE		CONF_DONE			A22													
9A		MSEL1		MSEL1			A24													
9A		nSTATUS		nSTATUS			B22													
9A		nCE		nCE			A25													
9A		MSEL2		MSEL2			B25													
9A		MSEL3		MSEL3			B24													
9A		nCONFIG		nCONFIG			C23													
9A		MSEL4		MSEL4			C24													
		GND					C22													
		GND					A1													
		GND					A11													
		GND					AA1													
		GND					AA10													
		GND					AA15													
		GND					AA23													
		GND					AB13													
		GND					AB24													
		GND					AC10													
		GND					AC23				GND									
		GND					AC25													
		GND					AC5													
		GND					AD17													
		GND					AD22													
		GND					AE14													
		GND					AE19													
		GND					AE4													
		GND					B13													
		GND					B18													
		GND					B23													
		GND					B8													
		GND					C25													
		GND					C5													
		GND					D12													
		GND					D17													
		GND					D2													
		GND					D22													
		GND					D7													
		GND					E14													
		GND					E23													
		GND					E25													
		GND					E4													
		GND					F24													
		GND					G3													
		GND					H25													
		GND					J22				GND									
		GND					K4													
		GND					L1													
		GND					L12													
		GND					L14													
		GND					M11													
		GND					M13													
		GND					M15													
		GND					M23													
		GND					P11													
		GND					P13													
		GND					P15													
		GND					R12													
		GND					R14													
		GND					R24													
		GND					T1													
		GND					U3													
		GND					W22													
		GND					W24													
		GND					Y4													
		VCC					L11													
		VCC					L13													
		VCC					L15													
		VCC					M12													
		VCC					M14													
		VCC					N11													
		VCC					N12													
		VCC					N13													
		VCC					N14													
		VCC					N15													
		VCC					P12													
		VCC					P14													
		VCC					R11													
		VCC					R13													
		VCC					R15													
		DNU					D24													
		DNU					E24													
		DNU					G2													
		DNU					B11													
		VCCPGM					AC21													
		VCCPGM					T3													
		VCCPGM					D20													
		VCCBAT					B21													
		VCCIO1A					G23				DNU									
		VCCIO1A					K24				DNU									
		VCCIO2A					N25				DNU									
		VCCIO2A					P22				DNU									
		VCCIO2A					U23				DNU									
		VCCIO2A					V25				DNU									
		VCCIO3A					AB18													
		VCCIO3A					AC20													
		VCCIO3B					AC15													
		VCCIO3B					AD12													
		VCCIO3B					AE9													
		VCCIO4A					AB3													
		VCCIO4A					AB8													
		VCCIO4A					AD2													
		VCCIO4A					AD7													
		VCCIO4A					W2													
		VCCIO5A					P2													
		VCCIO5A					R4													
		VCCIO5B					J2													
		VCCIO5B					M3													
		VCCIO7A					A6													
		VCCIO7A					B3													
		VCCIO7A					C10													
		VCCIO7A					E9													
		VCCIO7A					F1													
		VCCIO8A					A16													
		VCCIO8A					A21													
		VCCIO8A					C15													
		VCCIO8A					C20													
		VCCPD1A2A					K22				DNU									
		VCCPD1A2A					R23				DNU									
		VCCPD3A					AB16													
		VCCPD3B4A					AB7													
		VCCPD3B4A					AC13													
		VCCPD5A					P4													
		VCCPD5B					L4													
		VCCPD7A8A					D13													
		VCCPD7A8A					D16													
		VCCPD7A8A					D6													
1A	VREFB1AN0	VREFB1AN0					L23				GND									
2A	VREFB2AN0	VREFB2AN0					AC24				GND									
3A	VREFB3AN0	VREFB3AN0					AD20													
3B	VREFB3BN0	VREFB3BN0					AC11													
4A	VREFB4AN0	VREFB4AN0					AE7													
5A	VREFB5AN0	VREFB5AN0					V3													
5B	VREFB5BN0	VREFB5BN0					K3													
7A	VREFB7AN0	VREFB7AN0					C9													
8A	VREFB8AN0	VREFB8AN0					C17													
		RREF_TL					D25													
		VCCA_FPLL					L24													
		VCCA_FPLL					U24													
		VCCA_FPLL					AB23													
		VCCA_FPLL					D23													
		VCCA_FPLL					U4													
		VCCA_FPLL					G4													
		VCC_AUX					AA13													
		VCC_AUX					AA18													
		VCC_AUX					AB6													
		VCC_AUX					D18													
		VCC_AUX					D5													
		VCC_AUX					E12													
Notes:																				
"(1) For more information about pin definition and pin connection guidelines, refer to the"												
Cyclone V Device Family Pin Connection Guidelines.																	
(2) RESET pin is only applicable for DDR3 device.																				

"Pin Information for the CycloneÂ® V 5CEFA2 Device 
Version 1.3 
Note (1)"																				
