%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%                                                                             %
%   SKASA                                                                     %
%   www.kat.ac.za                                                             %
%   Copyright (C) Andrew Martens 2013                                         %
%                                                                             %
%   This program is free software; you can redistribute it and/or modify      %
%   it under the terms of the GNU General Public License as published by      %
%   the Free Software Foundation; either version 2 of the License, or         %
%   (at your option) any later version.                                       %
%                                                                             %
%   This program is distributed in the hope that it will be useful,           %
%   but WITHOUT ANY WARRANTY; without even the implied warranty of            %
%   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the             %
%   GNU General Public License for more details.                              %
%                                                                             %
%   You should have received a copy of the GNU General Public License along   %
%   with this program; if not, write to the Free Software Foundation, Inc.,   %
%   51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.               %
%                                                                             %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

function mirror_spectrum_init(blk, varargin)

  clog('entering mirror_spectrum_init', {'trace', 'mirror_spectrum_init_debug'});

  % Set default vararg values.
  % reg_retiming is not an actual parameter of this block, but it is included
  % in defaults so that same_state will return false for blocks drawn prior to
  % adding reg_retiming='on' to some of the underlying Delay blocks.
  defaults = { ...
    'n_inputs', 1, ...
    'FFTSize', 8, ...
    'input_bitwidth', 18, ...
    'bin_pt_in', 'input_bitwidth-1', ...
    'floating_point', 'off', ...
    'float_type', 'single', ...
    'exp_width', 8, ...
    'frac_width', 24, ...       
    'bram_latency', 2, ...
    'negate_latency', 1, ...
    'negate_mode', 'Logic', ...
    'async', 'off', ...
    'reg_retiming', 'on', ...
  };

  if same_state(blk, 'defaults', defaults, varargin{:}), return, end
  check_mask_type(blk, 'mirror_spectrum');
  munge_block(blk, varargin{:});

  % Retrieve values from mask fields.
  n_inputs          = get_var('n_inputs', 'defaults', defaults, varargin{:});
  FFTSize           = get_var('FFTSize', 'defaults', defaults, varargin{:});
  input_bitwidth    = get_var('input_bitwidth', 'defaults', defaults, varargin{:});
  bin_pt_in         = get_var('bin_pt_in', 'defaults', defaults, varargin{:});
  floating_point    = get_var('floating_point', 'defaults', defaults, varargin{:});
  float_type        = get_var('float_type', 'defaults', defaults, varargin{:});
  exp_width         = get_var('exp_width', 'defaults', defaults, varargin{:});
  frac_width        = get_var('frac_width', 'defaults', defaults, varargin{:});
  bram_latency      = get_var('bram_latency', 'defaults', defaults, varargin{:});
  negate_latency    = get_var('negate_latency', 'defaults', defaults, varargin{:});
  negate_mode       = get_var('negate_mode', 'defaults', defaults, varargin{:});
  async             = get_var('async', 'defaults', defaults, varargin{:});

  delete_lines(blk);

  if floating_point == 1
    float_en = 'on';
    input_bitwidth = exp_width + frac_width;
    bin_pt_in = 0;
  else
    float_en = 'off';  
  end

  if float_type == 2
      float_type_sel = 'custom';
  else
      float_type_sel = 'single';
      exp_width = 8;
      frac_width = 24;
  end
  
  
  
  %default setup for library
  if n_inputs == 0 | FFTSize == 0,
    clean_blocks(blk);
    save_state(blk, 'defaults', defaults, varargin{:});
    clog('exiting mirror_spectrum_init',{'trace','mirror_spectrum_init_debug'});
    return;
  end

  %
  % sync and counter
  %

  reuse_block(blk, 'sync', 'built-in/Inport', 'Port', '1', 'Position', [10 42 40 58]);

  reuse_block(blk, 'sync_delay0', 'xbsIndex_r4/Delay', ...
    'latency', '1 + bram_latency + negate_latency - ceil(log2(n_inputs))', 'reg_retiming', 'on', ...
    'Position', [105 39 140 61]);
  add_line(blk, 'sync/1', 'sync_delay0/1');

  reuse_block(blk, 'counter', 'xbsIndex_r4/Counter', ...
          'cnt_type', 'Free Running', 'operation', 'Up', 'start_count', '0', 'cnt_by_val', '1', ...
          'arith_type', 'Unsigned', 'n_bits', 'FFTSize', 'bin_pt', '0', ...
          'rst', 'on', 'en', async, ...
          'use_behavioral_HDL', 'on', 'implementation', 'Fabric', ...
          'Position', [185 156 245 189]);
  add_line(blk, 'sync_delay0/1', 'counter/1');

  reuse_block(blk, 'constant', 'xbsIndex_r4/Constant', ...
          'const', num2str(2^(FFTSize-1)), ...
          'arith_type', 'Unsigned', 'n_bits', num2str(FFTSize), 'bin_pt', '0', ...
          'explicit_period', 'on', 'period', '1', ...
          'Position', [185 207 245 233]);

  reuse_block(blk, 'relational', 'xbsIndex_r4/Relational', 'latency', '0', 'mode', 'a>b', 'Position', [300 154 340 241]);
  add_line(blk, 'counter/1', 'relational/1');
  add_line(blk, 'constant/1', 'relational/2');

  reuse_block(blk, 'sync_delay1', 'xbsIndex_r4/Delay', ...
    'reg_retiming', 'on', 'latency', '1 + ceil(log2(n_inputs))', ...
    'Position', [375 39 495 61]);
  add_line(blk, 'sync_delay0/1', 'sync_delay1/1');

  reuse_block(blk, 'sync_out', 'built-in/Outport', 'Port', '1', 'Position', [550 42 580 58]);
  add_line(blk, 'sync_delay1/1', 'sync_out/1');

  %
  % data
  %

  for index = 0:3,
    reuse_block(blk, ['din',num2str(index)], 'built-in/Inport', ...
      'Port', num2str((index+1)*2), 'Position', [10 310+(125*index) 40 325+(125*index)]);

    reuse_block(blk, ['delay',num2str(index)], 'xbsIndex_r4/Delay', ...
      'latency', '1 + bram_latency + negate_latency', 'reg_retiming', 'on', ...
      'Position', [105 307+(125*index) 140 329+(125*index)]);
    add_line(blk, ['din',num2str(index),'/1'], ['delay',num2str(index),'/1']);
    
    reuse_block(blk, ['reo_in',num2str(index)], 'built-in/Inport', ...
      'Port', num2str((index+1)*2+1), 'Position', [10 345+(125*index) 40 361+(125*index)]);
    
    %from original script (commit 8ea553 and earlier)
    if strcmp(negate_mode, 'dsp48e'), cc_latency = 3;
    else, cc_latency = negate_latency;
    end
    
    try
        get_param([blk,'/','complex_conj',num2str(index)],'csp_latency');
    catch ME
        try
            update_casper_block([blk,'/','complex_conj',num2str(index)])
            disp([ME.identifier,' ','Old 2016b complex_conj block, upgrading to new toolflow'])
        catch ME
        end
    end

    reuse_block(blk, ['complex_conj',num2str(index)], 'casper_library_misc/complex_conj', ...
      'n_inputs', num2str(n_inputs), 'n_bits', num2str(input_bitwidth), ...
      'bin_pt', num2str(bin_pt_in), 'csp_latency', num2str(cc_latency), 'overflow', 'Wrap', ... %TODO Wrap really?
      'floating_point', float_en, ...
      'float_type', float_type_sel, ...
      'exp_width', num2str(exp_width), ...
      'frac_width', num2str(frac_width), ...     
      'Position', [105 343+(125*index) 140 363+(125*index)]);
    add_line(blk, ['reo_in',num2str(index),'/1'], ['complex_conj',num2str(index),'/1']);

    try
        get_param([blk,'/','sel_replicate',num2str(index)],'csp_latency');
    catch ME
        try
            update_casper_block([blk,'/','complex_conj',num2str(index)])
            disp([ME.identifier,' ','Old 2016b complex_conj block, upgrading to new toolflow'])
        catch ME
        end
    end
    
    reuse_block(blk, ['sel_replicate',num2str(index)], 'casper_library_bus/bus_replicate', ...
      'replication', 'n_inputs', 'csp_latency', 'ceil(log2(n_inputs))', 'misc', 'off', 'implementation', 'core', ...
      'Position', [375 274+(125*index) 415 296+(125*index)]);
    add_line(blk, 'relational/1', ['sel_replicate',num2str(index),'/1']);

    reuse_block(blk, ['dmux',num2str(index)], 'casper_library_bus/bus_mux', ...
      'n_inputs', '2', 'n_bits', mat2str(repmat(input_bitwidth, 1, n_inputs)), 'mux_latency', '1', ...
      'cmplx', 'on', 'misc', 'off', ...
      'Position', [460 268+(125*index) 495 372+(125*index)]);
    add_line(blk, ['sel_replicate',num2str(index),'/1'], ['dmux',num2str(index),'/1']);
    add_line(blk, ['delay',num2str(index),'/1'], ['dmux',num2str(index),'/2']);
    add_line(blk, ['complex_conj',num2str(index),'/1'], ['dmux',num2str(index),'/3']);

    reuse_block(blk, ['dout',num2str(index)], 'built-in/Outport', ...
      'Port', num2str(index+2), 'Position', [550 312+(125*index) 580 325+(125*index)]);
    add_line(blk, ['dmux',num2str(index),'/1'], ['dout',num2str(index),'/1']);
  end

  if strcmp(async, 'on'),
    reuse_block(blk, 'en', 'built-in/Inport', 'Port', '10', 'Position', [10 87 40 103]);

    reuse_block(blk, 'en_delay0', 'xbsIndex_r4/Delay', ...
      'latency', '1 + bram_latency + negate_latency - ceil(log2(n_inputs))', 'reg_retiming', 'on', ...
      'Position', [105 84 140 106]);
    add_line(blk, 'en/1', 'en_delay0/1');
    add_line(blk, 'en_delay0/1', 'counter/2');

    reuse_block(blk, 'en_delay1', 'xbsIndex_r4/Delay', ...
      'latency', '1 + ceil(log2(n_inputs))', 'reg_retiming', 'on', ...
      'Position', [375 84 495 106]);
    add_line(blk, 'en_delay0/1', 'en_delay1/1');
   
    reuse_block(blk, 'dvalid', 'built-in/Outport', 'Port', '6', 'Position', [550 87 580 103]);
    add_line(blk, 'en_delay1/1', 'dvalid/1');  
  end

  % Delete all unconnected blocks.
  clean_blocks(blk);

  % Save block state to stop repeated init script runs.
  save_state(blk, 'defaults', defaults, varargin{:});
end % mirror_spectrum_init
