// Seed: 1543835487
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wand id_2;
  output tri1 id_1;
  assign id_1 = id_3 ? -1 : 1;
  parameter id_6 = 1;
  assign id_2 = 1;
  tri0 id_7;
  parameter id_8 = id_6;
  assign id_7 = id_7;
  wire id_9;
  parameter id_10 = id_6;
  assign id_7 = 1 - -1;
  wire id_11;
  assign id_11 = id_4;
endmodule
module module_0 #(
    parameter id_18 = 32'd90,
    parameter id_28 = 32'd3,
    parameter id_7  = 32'd33
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  input logic [7:0] id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire _id_18;
  module_0 modCall_1 (
      id_19,
      id_2,
      id_19,
      id_14,
      id_17
  );
  inout wor id_17;
  output wire id_16;
  output logic [7:0] id_15;
  input wire id_14;
  input wire id_13;
  output logic [7:0] id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire _id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_27;
  assign id_17 = 1;
  wire [module_1 : id_7] _id_28;
  assign id_15[id_28] = id_22[-1-id_18];
  assign id_12[1] = id_5;
endmodule
