# system info niosqs on 2017.05.18.00:10:52
system_info:
name,value
DEVICE,EP4CE6E22C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1495080600
#
#
# Files generated for niosqs on 2017.05.18.00:10:52
files:
filepath,kind,attributes,module,is_top
simulation/niosqs.v,VERILOG,,niosqs,true
simulation/submodules/niosqs_jtag_uart_0.v,VERILOG,,niosqs_jtag_uart_0,false
simulation/submodules/niosqs_nios2_qsys_0.v,VERILOG,,niosqs_nios2_qsys_0,false
simulation/submodules/niosqs_onchip_memory2_0.hex,HEX,,niosqs_onchip_memory2_0,false
simulation/submodules/niosqs_onchip_memory2_0.v,VERILOG,,niosqs_onchip_memory2_0,false
simulation/submodules/niosqs_pio_0.v,VERILOG,,niosqs_pio_0,false
simulation/submodules/niosqs_mm_interconnect_0.v,VERILOG,,niosqs_mm_interconnect_0,false
simulation/submodules/niosqs_irq_mapper.sv,SYSTEM_VERILOG,,niosqs_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/niosqs_nios2_qsys_0_cpu.sdc,SDC,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu.vo,VERILOG,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_bht_ram.dat,DAT,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_bht_ram.hex,HEX,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_bht_ram.mif,MIF,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_debug_slave_sysclk.v,VERILOG,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_debug_slave_tck.v,VERILOG,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_debug_slave_wrapper.v,VERILOG,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_ic_tag_ram.dat,DAT,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_ic_tag_ram.hex,HEX,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_ic_tag_ram.mif,MIF,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_mult_cell.v,VERILOG,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_nios2_waves.do,OTHER,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_ociram_default_contents.dat,DAT,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_ociram_default_contents.hex,HEX,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_ociram_default_contents.mif,MIF,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_rf_ram_a.dat,DAT,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_rf_ram_a.hex,HEX,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_rf_ram_a.mif,MIF,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_rf_ram_b.dat,DAT,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_rf_ram_b.hex,HEX,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_rf_ram_b.mif,MIF,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/niosqs_nios2_qsys_0_cpu_test_bench.v,VERILOG,,niosqs_nios2_qsys_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/niosqs_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_router,false
simulation/submodules/niosqs_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_router_001,false
simulation/submodules/niosqs_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_router_002,false
simulation/submodules/niosqs_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_router_005,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/niosqs_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_cmd_demux,false
simulation/submodules/niosqs_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/niosqs_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_cmd_mux,false
simulation/submodules/niosqs_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/niosqs_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_rsp_demux,false
simulation/submodules/niosqs_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/niosqs_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_rsp_mux,false
simulation/submodules/niosqs_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/niosqs_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,niosqs_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/niosqs_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,niosqs_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
niosqs.jtag_uart_0,niosqs_jtag_uart_0
niosqs.nios2_qsys_0,niosqs_nios2_qsys_0
niosqs.nios2_qsys_0.cpu,niosqs_nios2_qsys_0_cpu
niosqs.onchip_memory2_0,niosqs_onchip_memory2_0
niosqs.pio_0,niosqs_pio_0
niosqs.mm_interconnect_0,niosqs_mm_interconnect_0
niosqs.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
niosqs.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
niosqs.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
niosqs.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_translator,altera_merlin_slave_translator
niosqs.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
niosqs.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
niosqs.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
niosqs.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
niosqs.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
niosqs.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent,altera_merlin_slave_agent
niosqs.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
niosqs.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
niosqs.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
niosqs.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
niosqs.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosqs.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosqs.mm_interconnect_0.router,niosqs_mm_interconnect_0_router
niosqs.mm_interconnect_0.router_001,niosqs_mm_interconnect_0_router_001
niosqs.mm_interconnect_0.router_002,niosqs_mm_interconnect_0_router_002
niosqs.mm_interconnect_0.router_003,niosqs_mm_interconnect_0_router_002
niosqs.mm_interconnect_0.router_004,niosqs_mm_interconnect_0_router_002
niosqs.mm_interconnect_0.router_005,niosqs_mm_interconnect_0_router_005
niosqs.mm_interconnect_0.nios2_qsys_0_instruction_master_limiter,altera_merlin_traffic_limiter
niosqs.mm_interconnect_0.cmd_demux,niosqs_mm_interconnect_0_cmd_demux
niosqs.mm_interconnect_0.cmd_demux_001,niosqs_mm_interconnect_0_cmd_demux_001
niosqs.mm_interconnect_0.cmd_mux,niosqs_mm_interconnect_0_cmd_mux
niosqs.mm_interconnect_0.cmd_mux_001,niosqs_mm_interconnect_0_cmd_mux
niosqs.mm_interconnect_0.cmd_mux_002,niosqs_mm_interconnect_0_cmd_mux
niosqs.mm_interconnect_0.cmd_mux_003,niosqs_mm_interconnect_0_cmd_mux_003
niosqs.mm_interconnect_0.rsp_demux,niosqs_mm_interconnect_0_rsp_demux
niosqs.mm_interconnect_0.rsp_demux_001,niosqs_mm_interconnect_0_rsp_demux
niosqs.mm_interconnect_0.rsp_demux_002,niosqs_mm_interconnect_0_rsp_demux
niosqs.mm_interconnect_0.rsp_demux_003,niosqs_mm_interconnect_0_rsp_demux_003
niosqs.mm_interconnect_0.rsp_mux,niosqs_mm_interconnect_0_rsp_mux
niosqs.mm_interconnect_0.rsp_mux_001,niosqs_mm_interconnect_0_rsp_mux_001
niosqs.mm_interconnect_0.avalon_st_adapter,niosqs_mm_interconnect_0_avalon_st_adapter
niosqs.mm_interconnect_0.avalon_st_adapter.error_adapter_0,niosqs_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosqs.mm_interconnect_0.avalon_st_adapter_001,niosqs_mm_interconnect_0_avalon_st_adapter
niosqs.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,niosqs_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosqs.mm_interconnect_0.avalon_st_adapter_002,niosqs_mm_interconnect_0_avalon_st_adapter
niosqs.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,niosqs_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosqs.mm_interconnect_0.avalon_st_adapter_003,niosqs_mm_interconnect_0_avalon_st_adapter
niosqs.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,niosqs_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosqs.irq_mapper,niosqs_irq_mapper
niosqs.rst_controller,altera_reset_controller
