// Seed: 1622035728
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    output wand id_5,
    input tri0 id_6
);
  integer id_8;
  ;
  assign module_2.id_2 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd28
) (
    input  wor  id_0,
    input  wor  _id_1,
    output tri1 id_2
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0
  );
  wire id_4, id_5;
  logic [1  ==  id_1 : 1] id_6;
  ;
endmodule
module module_2 (
    input  uwire id_0,
    output wor   id_1,
    output wand  id_2
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
