/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [27:0] _02_;
  reg [2:0] _03_;
  reg [11:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [44:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = _00_ ? in_data[95] : celloutsig_0_2z[3];
  assign celloutsig_0_9z = celloutsig_0_1z ? celloutsig_0_2z[0] : celloutsig_0_6z;
  assign celloutsig_0_14z = celloutsig_0_6z ? celloutsig_0_9z : celloutsig_0_0z;
  assign celloutsig_0_53z = !(celloutsig_0_23z ? celloutsig_0_16z[1] : celloutsig_0_9z);
  assign celloutsig_1_0z = !(in_data[139] ? in_data[135] : in_data[126]);
  assign celloutsig_1_11z = !(celloutsig_1_6z ? celloutsig_1_2z[1] : celloutsig_1_6z);
  assign celloutsig_1_15z = !(celloutsig_1_9z[5] ? celloutsig_1_7z[3] : celloutsig_1_6z);
  assign celloutsig_1_5z = ~(in_data[139] | celloutsig_1_3z);
  assign celloutsig_1_10z = ~(celloutsig_1_6z | celloutsig_1_2z[5]);
  assign celloutsig_0_23z = ~(celloutsig_0_16z[0] | celloutsig_0_13z[2]);
  reg [27:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _15_ <= 28'h0000000;
    else _15_ <= { in_data[47:35], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _02_[27:22], _01_, _02_[20:9], _00_, _02_[7:0] } = _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 3'h0;
    else _03_ <= in_data[46:44];
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 12'h000;
    else _04_ <= { celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, in_data[142:104], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_12z = in_data[90:83] / { 1'h1, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_8z[1], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_2z } / { 1'h1, celloutsig_0_2z[2], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_52z = { celloutsig_0_8z[2], celloutsig_0_50z, celloutsig_0_1z, celloutsig_0_14z } === _04_[5:2];
  assign celloutsig_1_19z = { in_data[176:175], celloutsig_1_15z, celloutsig_1_13z } === { celloutsig_1_9z[8:6], celloutsig_1_8z };
  assign celloutsig_0_10z = { _02_[14:9], _00_, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } === { _02_[24:22], _01_, _02_[20:15], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[55] === in_data[52];
  assign celloutsig_0_11z = { _02_[23:22], _01_, _02_[20:13] } === { _02_[12:9], _00_, _02_[7:2] };
  assign celloutsig_0_4z = ! in_data[94:60];
  assign celloutsig_0_50z = ! celloutsig_0_12z[6:1];
  assign celloutsig_1_3z = ! { in_data[184:181], celloutsig_1_0z };
  assign celloutsig_1_8z = ! { celloutsig_1_2z[10:5], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_1z = in_data[178:174] % { 1'h1, in_data[164:163], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z } % { 1'h1, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_1_2z = in_data[166] ? in_data[126:114] : { in_data[139:133], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[149] ? { celloutsig_1_2z[12:6], celloutsig_1_0z } : { celloutsig_1_2z[11:9], celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_5z ? celloutsig_1_2z[7:4] : celloutsig_1_1z[4:1];
  assign celloutsig_1_9z = celloutsig_1_7z[2] ? celloutsig_1_2z[11:2] : { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_18z = celloutsig_1_6z ? { celloutsig_1_4z[6:0], celloutsig_1_1z } : { celloutsig_1_2z[10:9], celloutsig_1_9z };
  assign celloutsig_0_8z = celloutsig_0_1z ? { in_data[30:29], _03_, 1'h1 } : { _02_[19:16], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_15z[2] ? celloutsig_0_2z[3:1] : { celloutsig_0_15z[1:0], celloutsig_0_5z };
  assign celloutsig_0_2z = celloutsig_0_1z ? { in_data[47:45], celloutsig_0_0z } : { 1'h0, celloutsig_0_0z, celloutsig_0_0z, 1'h0 };
  assign celloutsig_0_0z = in_data[58] & in_data[23];
  assign celloutsig_0_6z = _01_ & celloutsig_0_1z;
  assign celloutsig_1_6z = ~((in_data[98] & celloutsig_1_0z) | celloutsig_1_2z[12]);
  assign celloutsig_1_13z = ~((celloutsig_1_12z[25] & celloutsig_1_7z[1]) | celloutsig_1_10z);
  assign { _02_[21], _02_[8] } = { _01_, _00_ };
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
