
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035980                       # Number of seconds simulated
sim_ticks                                 35980483878                       # Number of ticks simulated
final_tick                               563896740537                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 275131                       # Simulator instruction rate (inst/s)
host_op_rate                                   356241                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3078812                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912248                       # Number of bytes of host memory used
host_seconds                                 11686.48                       # Real time elapsed on the host
sim_insts                                  3215307928                       # Number of instructions simulated
sim_ops                                    4163204084                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1132416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2343808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1837824                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5319296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1493632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1493632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8847                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18311                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14358                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 41557                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11669                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11669                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31473062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65141092                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51078357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147838368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53362                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145857                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41512282                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41512282                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41512282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31473062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65141092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51078357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              189350650                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86284135                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31063900                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25265751                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075639                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13188294                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12245530                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3192584                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91515                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34363653                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169653207                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31063900                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15438114                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35639834                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10652524                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5716641                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16791783                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84261342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48621508     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1910416      2.27%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2490481      2.96%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3786420      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3664277      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2795335      3.32%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1656467      1.97%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2495651      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16840787     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84261342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360019                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966216                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35506022                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5601677                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34344657                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268007                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8540973                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5272442                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202950246                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8540973                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37374567                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1030512                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1837460                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32699857                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2777968                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197050143                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          967                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1198631                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       874109                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          130                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274538318                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917670352                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917670352                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103789271                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23576                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7861382                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18261207                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9680804                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187095                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3310640                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183171916                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147567305                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       275457                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59561662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181056412                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6372                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84261342                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751305                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896146                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29423634     34.92%     34.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18471556     21.92%     56.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11975908     14.21%     71.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8112188      9.63%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7595841      9.01%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4057864      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2982262      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       895599      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       746490      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84261342                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725804     69.27%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149570     14.27%     83.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172415     16.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122799800     83.22%     83.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084774      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14564009      9.87%     94.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8102053      5.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147567305                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710248                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1047793                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007100                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380719196                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242774130                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143422498                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148615098                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500787                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6993276                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2297                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          884                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2458358                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          552                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8540973                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         610502                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97663                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183211624                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1188794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18261207                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9680804                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23040                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73879                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          884                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169472                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2441291                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144735212                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13710153                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2832087                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21629585                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20273707                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7919432                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677426                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143460610                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143422498                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92143490                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258732087                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662212                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356135                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60307424                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109939                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75720369                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623136                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.149682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29337981     38.75%     38.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21697824     28.66%     67.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7983266     10.54%     77.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572794      6.04%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3820421      5.05%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1906422      2.52%     91.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1852816      2.45%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799765      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3749080      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75720369                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3749080                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255183136                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374969077                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2022793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862841                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862841                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158962                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158962                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651312720                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198098013                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187462218                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86284135                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30253352                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24610303                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2065269                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12716226                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11795865                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3196528                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87712                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30372922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167836558                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30253352                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14992393                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36919158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11093015                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6991626                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14865039                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       875023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83265219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.490051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46346061     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3249008      3.90%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2635163      3.16%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6363989      7.64%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1717209      2.06%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2220285      2.67%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1609275      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          896367      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18227862     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83265219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350625                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.945161                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31773436                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6807535                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35502861                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       240885                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8940498                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5153006                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41328                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200651562                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80597                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8940498                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34096834                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1456408                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1915311                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33365346                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3490818                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193579090                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31707                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1448527                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1085100                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2070                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    271056581                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    903710070                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    903710070                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166111741                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104944780                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40102                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22647                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9569701                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18062492                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9179097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146934                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3274624                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183050479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38550                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145373688                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285651                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63242300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193306526                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6370                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83265219                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.745911                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29324366     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17742492     21.31%     56.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11798330     14.17%     70.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8609911     10.34%     81.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7356204      8.83%     89.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3839701      4.61%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3277726      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       616786      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       699703      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83265219                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         852010     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172610     14.44%     85.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170668     14.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121135466     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2069125      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16091      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14445104      9.94%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7707902      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145373688                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.684825                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1195298                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008222                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375493539                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246331967                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141689330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146568986                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       546881                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7130014                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2828                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2341801                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8940498                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         613782                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80642                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183089031                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       444422                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18062492                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9179097                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22460                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1234804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1161274                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2396078                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143086944                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13549850                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2286739                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21067835                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20179495                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7517985                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.658323                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141783245                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141689330                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92356769                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        260764706                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.642125                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354177                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97314979                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119512314                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63577687                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2070119                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74324721                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.607975                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.133818                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29330212     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20395899     27.44%     66.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8293375     11.16%     78.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4661216      6.27%     84.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3823278      5.14%     89.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1558057      2.10%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1856685      2.50%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       925482      1.25%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3480517      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74324721                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97314979                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119512314                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17769763                       # Number of memory references committed
system.switch_cpus1.commit.loads             10932467                       # Number of loads committed
system.switch_cpus1.commit.membars              16090                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17171764                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107684834                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2433110                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3480517                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253934205                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375126284                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3018916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97314979                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119512314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97314979                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886648                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886648                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.127843                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.127843                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643715928                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195864639                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185143548                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32180                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86284135                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30718050                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26863043                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1944320                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15383957                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14775036                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2206659                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61586                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36229024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170964102                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30718050                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16981695                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35187831                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9542218                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4313420                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17858537                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       770124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83317124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.170013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48129293     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1741336      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3187855      3.83%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2990238      3.59%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4928685      5.92%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5136021      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1216476      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          912880      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15074340     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83317124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356010                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981408                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37369239                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4174858                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34055768                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       136014                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7581241                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3336490                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5606                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191247488                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7581241                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38936766                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1552777                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       462823                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32609248                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2174259                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     186222158                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        743600                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       876655                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    247220659                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    847588752                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    847588752                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160996504                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        86224130                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21937                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10731                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5830443                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28673840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6223271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       102792                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2136065                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         176244309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21439                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148805927                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       197766                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     52767060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    144915782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83317124                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786019                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840035                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28884093     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15513478     18.62%     53.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13578239     16.30%     69.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8292463      9.95%     79.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8673993     10.41%     89.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5110958      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2252008      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       599364      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       412528      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83317124                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         584849     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        188771     21.40%     87.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       108598     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116696824     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1171864      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10710      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25640639     17.23%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5285890      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148805927                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724604                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             882218                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005929                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    382008960                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229033260                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143968446                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149688145                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       365353                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8164741                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          891                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          453                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1519658                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7581241                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         921961                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62559                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    176265751                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       207401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28673840                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6223271                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10729                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32676                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          238                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          453                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1038134                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1142747                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2180881                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146037047                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24648868                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2768878                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29806624                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22078267                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5157756                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692513                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144129262                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143968446                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88450013                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215760944                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668539                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409945                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108184141                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122877501                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53388925                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21420                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1949475                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75735883                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622448                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.319674                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34865653     46.04%     46.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16037604     21.18%     67.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8977313     11.85%     79.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3040049      4.01%     83.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2911977      3.84%     86.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1217524      1.61%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3255115      4.30%     92.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       946278      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4484370      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75735883                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108184141                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122877501                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25212706                       # Number of memory references committed
system.switch_cpus2.commit.loads             20509093                       # Number of loads committed
system.switch_cpus2.commit.membars              10710                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19243752                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107260287                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1659611                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4484370                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           247517939                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          360120440                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2967011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108184141                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122877501                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108184141                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797567                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797567                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.253813                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.253813                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       675609206                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188667517                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197195766                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21420                       # number of misc regfile writes
system.l20.replacements                          8860                       # number of replacements
system.l20.tagsinuse                     10239.981939                       # Cycle average of tags in use
system.l20.total_refs                          554256                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19100                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.018639                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          563.074547                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.896949                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3790.824046                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5878.186397                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054988                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370198                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574042                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43406                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43406                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25371                       # number of Writeback hits
system.l20.Writeback_hits::total                25371                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43406                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43406                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43406                       # number of overall hits
system.l20.overall_hits::total                  43406                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8857                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8847                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8860                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8847                       # number of overall misses
system.l20.overall_misses::total                 8860                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1129358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1097527661                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1098657019                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       325005                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       325005                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1129358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1097852666                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1098982024                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1129358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1097852666                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1098982024                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52250                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52263                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25371                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25371                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52253                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52266                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52253                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52266                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169263                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169470                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169311                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169517                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169311                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169517                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 124098.559588                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 124043.922208                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       108335                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       108335                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 124093.214197                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 124038.603160                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 124093.214197                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 124038.603160                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5928                       # number of writebacks
system.l20.writebacks::total                     5928                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8844                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8857                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8847                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8860                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8847                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8860                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1014173102                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1015179377                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       297015                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       297015                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1014470117                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1015476392                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1014470117                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1015476392                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169263                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169470                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169311                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169517                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169311                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169517                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 114673.575531                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 114618.875127                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        99005                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total        99005                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 114668.262349                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 114613.588262                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 114668.262349                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 114613.588262                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18325                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          726340                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28565                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.427621                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          246.096933                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.226125                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3625.036866                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6360.640075                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024033                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000803                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.354008                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.621156                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        52435                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  52435                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19345                       # number of Writeback hits
system.l21.Writeback_hits::total                19345                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        52435                       # number of demand (read+write) hits
system.l21.demand_hits::total                   52435                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        52435                       # number of overall hits
system.l21.overall_hits::total                  52435                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18311                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18324                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18311                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18324                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18311                       # number of overall misses
system.l21.overall_misses::total                18324                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1595941                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2410297157                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2411893098                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1595941                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2410297157                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2411893098                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1595941                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2410297157                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2411893098                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        70746                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              70759                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19345                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19345                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        70746                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               70759                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        70746                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              70759                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.258827                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.258964                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.258827                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.258964                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.258827                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.258964                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 131631.104637                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 131624.814342                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 131631.104637                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 131624.814342                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 131631.104637                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 131624.814342                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3453                       # number of writebacks
system.l21.writebacks::total                     3453                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18311                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18324                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18311                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18324                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18311                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18324                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1474340                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2237813106                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2239287446                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1474340                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2237813106                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2239287446                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1474340                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2237813106                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2239287446                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258827                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.258964                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.258827                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.258964                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.258827                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.258964                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113410.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122211.408771                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 122205.165139                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 113410.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 122211.408771                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 122205.165139                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 113410.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 122211.408771                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 122205.165139                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14373                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          204525                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26661                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.671318                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          413.334305                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.151450                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6053.524936                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5812.989309                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033637                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000663                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.492637                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.473062                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        39220                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39220                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11021                       # number of Writeback hits
system.l22.Writeback_hits::total                11021                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        39220                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39220                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        39220                       # number of overall hits
system.l22.overall_hits::total                  39220                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14358                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14373                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14358                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14373                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14358                       # number of overall misses
system.l22.overall_misses::total                14373                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2616151                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1734658464                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1737274615                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2616151                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1734658464                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1737274615                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2616151                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1734658464                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1737274615                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53578                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53593                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11021                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11021                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53578                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53593                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53578                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53593                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.267983                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.268188                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.267983                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.268188                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.267983                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.268188                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 120814.769745                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 120870.703054                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 120814.769745                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 120870.703054                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 174410.066667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 120814.769745                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 120870.703054                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2288                       # number of writebacks
system.l22.writebacks::total                     2288                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14358                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14373                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14358                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14373                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14358                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14373                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1599306148                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1601781237                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1599306148                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1601781237                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2475089                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1599306148                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1601781237                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267983                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.268188                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.267983                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.268188                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.267983                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.268188                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111387.808051                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 111443.765185                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 111387.808051                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 111443.765185                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 165005.933333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 111387.808051                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 111443.765185                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016799381                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049998.752016                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16791764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16791764                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16791764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16791764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16791764                       # number of overall hits
system.cpu0.icache.overall_hits::total       16791764                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1550029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1550029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1550029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1550029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1550029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1550029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16791783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16791783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16791783                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16791783                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16791783                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16791783                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81580.473684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81580.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81580.473684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1142358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1142358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1142358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87873.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52253                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173621394                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52509                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.507342                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.266198                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.733802                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911196                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088804                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10430567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10430567                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183379                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183379                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17610                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17610                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17613946                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17613946                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17613946                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17613946                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131880                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131880                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4723                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4723                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136603                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136603                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136603                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136603                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6440052321                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6440052321                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    494354785                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    494354785                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6934407106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6934407106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6934407106                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6934407106                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10562447                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10562447                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17750549                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17750549                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17750549                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17750549                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012486                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012486                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000657                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000657                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007696                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007696                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007696                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007696                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48832.668494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48832.668494                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 104669.655939                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104669.655939                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50763.212418                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50763.212418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50763.212418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50763.212418                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2484942                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 85687.655172                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25371                       # number of writebacks
system.cpu0.dcache.writebacks::total            25371                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79630                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79630                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4720                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4720                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84350                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84350                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84350                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84350                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52250                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52250                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52253                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52253                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52253                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52253                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1461957007                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1461957007                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       328005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       328005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1462285012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1462285012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1462285012                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1462285012                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27980.038411                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27980.038411                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       109335                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       109335                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27984.709242                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27984.709242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27984.709242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27984.709242                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.994664                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016727637                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049854.106855                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.994664                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020825                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794863                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14865020                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14865020                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14865020                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14865020                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14865020                       # number of overall hits
system.cpu1.icache.overall_hits::total       14865020                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2488510                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2488510                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2488510                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2488510                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2488510                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2488510                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14865039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14865039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14865039                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14865039                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14865039                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14865039                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 130974.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 130974.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 130974.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1615954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1615954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1615954                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 124304.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70746                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180375671                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71002                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2540.430847                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.456777                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.543223                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900222                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099778                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10289360                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10289360                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6805115                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6805115                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22096                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22096                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16090                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16090                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17094475                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17094475                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17094475                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17094475                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154411                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154411                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154411                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154411                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154411                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154411                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8648419353                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8648419353                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8648419353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8648419353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8648419353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8648419353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10443771                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10443771                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6805115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6805115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17248886                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17248886                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17248886                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17248886                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014785                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014785                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008952                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008952                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008952                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008952                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56009.088426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56009.088426                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56009.088426                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56009.088426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56009.088426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56009.088426                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19345                       # number of writebacks
system.cpu1.dcache.writebacks::total            19345                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83665                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83665                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83665                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83665                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70746                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70746                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70746                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70746                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2825742399                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2825742399                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2825742399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2825742399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2825742399                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2825742399                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39942.080103                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39942.080103                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39942.080103                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39942.080103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39942.080103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39942.080103                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996016                       # Cycle average of tags in use
system.cpu2.icache.total_refs               925844442                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708200.077491                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996016                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024032                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868583                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17858520                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17858520                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17858520                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17858520                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17858520                       # number of overall hits
system.cpu2.icache.overall_hits::total       17858520                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3204522                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3204522                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3204522                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3204522                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3204522                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3204522                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17858537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17858537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17858537                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17858537                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17858537                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17858537                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 188501.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 188501.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 188501.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 188501.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2635579                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2635579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2635579                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2635579                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 175705.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 175705.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53578                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231390335                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53834                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4298.219248                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.757142                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.242858                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.834989                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.165011                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22384270                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22384270                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4682174                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4682174                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10728                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10728                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10710                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10710                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27066444                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27066444                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27066444                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27066444                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       167836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       167836                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       167836                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        167836                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       167836                       # number of overall misses
system.cpu2.dcache.overall_misses::total       167836                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12266137382                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12266137382                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12266137382                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12266137382                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12266137382                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12266137382                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22552106                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22552106                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4682174                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4682174                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10710                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10710                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27234280                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27234280                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27234280                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27234280                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007442                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007442                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006163                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006163                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006163                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006163                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73084.066482                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73084.066482                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73084.066482                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73084.066482                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73084.066482                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73084.066482                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11021                       # number of writebacks
system.cpu2.dcache.writebacks::total            11021                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       114258                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       114258                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       114258                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       114258                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       114258                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       114258                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53578                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53578                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53578                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53578                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53578                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53578                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2018977995                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2018977995                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2018977995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2018977995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2018977995                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2018977995                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37682.966796                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37682.966796                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37682.966796                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37682.966796                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37682.966796                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37682.966796                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
