// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Filter_Convolution,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.180000,HLS_SYN_LAT=308344,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=9,HLS_SYN_FF=785,HLS_SYN_LUT=598}" *)

module Filter_Convolution (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        id_filter_V,
        in_img_V_TDATA,
        in_img_V_TVALID,
        in_img_V_TREADY,
        out_img_V_TDATA,
        out_img_V_TVALID,
        out_img_V_TREADY
);

parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st25_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv19_4B461 = 19'b1001011010001100001;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv10_281 = 10'b1010000001;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv10_280 = 10'b1010000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv32_3 = 32'b11;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] id_filter_V;
input  [7:0] in_img_V_TDATA;
input   in_img_V_TVALID;
output   in_img_V_TREADY;
output  [7:0] out_img_V_TDATA;
output   out_img_V_TVALID;
input   out_img_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_img_V_TREADY;
reg out_img_V_TVALID;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_21;
reg   [7:0] window_V_0_2;
reg   [7:0] window_V_1_2;
reg   [7:0] window_V_2_2;
wire   [2:0] M_0_0_address0;
reg    M_0_0_ce0;
wire   [1:0] M_0_0_q0;
wire   [2:0] M_0_1_address0;
reg    M_0_1_ce0;
wire   [2:0] M_0_1_q0;
wire   [2:0] M_0_2_address0;
reg    M_0_2_ce0;
wire   [1:0] M_0_2_q0;
wire   [2:0] M_1_0_address0;
reg    M_1_0_ce0;
wire   [2:0] M_1_0_q0;
wire   [2:0] M_1_1_address0;
reg    M_1_1_ce0;
wire   [2:0] M_1_1_q0;
wire   [2:0] M_1_2_address0;
reg    M_1_2_ce0;
wire   [2:0] M_1_2_q0;
wire   [2:0] M_2_0_address0;
reg    M_2_0_ce0;
wire   [1:0] M_2_0_q0;
wire   [2:0] M_2_1_address0;
reg    M_2_1_ce0;
wire   [2:0] M_2_1_q0;
wire   [2:0] M_2_2_address0;
reg    M_2_2_ce0;
wire   [1:0] M_2_2_q0;
wire   [2:0] SumF_address0;
reg    SumF_ce0;
wire   [4:0] SumF_q0;
wire   [2:0] Offset_address0;
reg    Offset_ce0;
wire   [7:0] Offset_q0;
wire   [9:0] line_buffer_V_0_address0;
reg    line_buffer_V_0_ce0;
wire   [7:0] line_buffer_V_0_q0;
reg    line_buffer_V_0_ce1;
reg    line_buffer_V_0_we1;
wire   [9:0] line_buffer_V_1_address0;
reg    line_buffer_V_1_ce0;
wire   [7:0] line_buffer_V_1_q0;
wire   [9:0] line_buffer_V_1_address1;
reg    line_buffer_V_1_ce1;
reg    line_buffer_V_1_we1;
reg   [7:0] window_V_0_1;
reg   [7:0] window_V_1_1;
reg   [7:0] window_V_2_1;
reg    in_img_V_TDATA_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_148;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg    ap_reg_ppiten_pp0_it15;
reg    ap_reg_ppiten_pp0_it16;
reg    ap_reg_ppiten_pp0_it17;
reg    ap_reg_ppiten_pp0_it18;
reg    ap_reg_ppiten_pp0_it19;
reg    ap_reg_ppiten_pp0_it20;
reg    ap_reg_ppiten_pp0_it21;
wire   [0:0] exitcond_flatten_fu_423_p2;
wire   [0:0] tmp_s_fu_515_p2;
reg    out_img_V_TDATA_blk_n;
reg   [0:0] or_cond_reg_947;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter20;
reg   [18:0] indvar_flatten_reg_308;
reg   [8:0] row_reg_319;
reg   [9:0] col_reg_330;
wire  signed [9:0] tmp_7_cast_fu_368_p1;
reg  signed [9:0] tmp_7_cast_reg_848;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_247;
wire  signed [10:0] tmp_28_0_1_fu_372_p1;
reg  signed [10:0] tmp_28_0_1_reg_853;
wire  signed [9:0] tmp_28_0_2_cast_fu_376_p1;
reg  signed [9:0] tmp_28_0_2_cast_reg_858;
wire  signed [10:0] tmp_28_1_fu_380_p1;
reg  signed [10:0] tmp_28_1_reg_863;
wire   [10:0] tmp_28_1_1_cast_fu_384_p1;
reg   [10:0] tmp_28_1_1_cast_reg_868;
wire  signed [10:0] tmp_28_1_2_cast_fu_388_p1;
reg  signed [10:0] tmp_28_1_2_cast_reg_873;
wire  signed [9:0] tmp_28_2_cast_fu_392_p1;
reg  signed [9:0] tmp_28_2_cast_reg_878;
wire  signed [10:0] tmp_28_2_1_fu_396_p1;
reg  signed [10:0] tmp_28_2_1_reg_883;
wire   [9:0] tmp_28_2_2_cast_fu_400_p1;
reg   [9:0] tmp_28_2_2_cast_reg_888;
wire   [13:0] i_op_assign_3_tr_tr_tr_cast_fu_404_p1;
reg   [13:0] i_op_assign_3_tr_tr_tr_cast_reg_893;
reg   [7:0] Offset_load_reg_898;
reg   [0:0] exitcond_flatten_reg_903;
reg    ap_sig_271;
reg    ap_sig_ioackin_out_img_V_TREADY;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_903_pp0_iter1;
wire   [18:0] indvar_flatten_next_fu_429_p2;
wire   [9:0] col_mid2_fu_441_p3;
reg   [9:0] col_mid2_reg_912;
wire   [8:0] row_mid2_fu_495_p3;
wire   [0:0] tmp_4_fu_503_p2;
reg   [0:0] tmp_4_reg_922;
reg   [9:0] line_buffer_V_0_addr_reg_926;
reg   [0:0] tmp_s_reg_937;
reg   [7:0] in_temp_V_reg_941;
wire   [0:0] or_cond_fu_533_p2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter1;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter3;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter4;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter5;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter6;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter7;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter8;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter9;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter10;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter11;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter12;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter13;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter14;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter15;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter16;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter17;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter18;
reg   [0:0] ap_reg_ppstg_or_cond_reg_947_pp0_iter19;
wire   [9:0] col_1_fu_539_p2;
reg   [7:0] in_temp_V_1_load_reg_956;
reg   [7:0] window_V_1_2_loc_1_load_reg_961;
reg   [7:0] ap_reg_ppstg_window_V_1_2_loc_1_load_reg_961_pp0_iter2;
reg   [7:0] window_V_0_2_loc_1_load_reg_966;
wire   [10:0] tmp_29_0_1_fu_598_p2;
reg   [10:0] tmp_29_0_1_reg_971;
wire   [10:0] tmp_29_1_fu_607_p2;
reg   [10:0] tmp_29_1_reg_976;
wire   [10:0] tmp_29_2_1_fu_616_p2;
reg   [10:0] tmp_29_2_1_reg_981;
wire   [10:0] tmp_29_1_2_fu_660_p2;
reg  signed [10:0] tmp_29_1_2_reg_986;
wire   [11:0] tmp1_fu_679_p2;
reg   [11:0] tmp1_reg_991;
wire  signed [11:0] grp_fu_733_p3;
reg  signed [11:0] tmp6_reg_996;
wire   [13:0] out_temp_V_215_2_fu_713_p2;
reg   [13:0] out_temp_V_215_2_reg_1001;
wire   [63:0] tmp_1_fu_341_p1;
wire   [63:0] tmp_6_fu_509_p1;
wire   [63:0] tmp_9_fu_586_p1;
reg   [7:0] in_temp_V_1_fu_106;
reg   [7:0] window_V_1_2_loc_1_fu_110;
reg   [7:0] window_V_0_2_loc_1_fu_114;
reg    ap_reg_ioackin_out_img_V_TREADY;
wire   [0:0] exitcond_fu_435_p2;
wire   [8:0] row_s_fu_449_p2;
wire   [0:0] tmp_mid1_fu_455_p2;
wire   [0:0] tmp8_fu_461_p2;
wire   [0:0] tmp_2_mid1_fu_475_p2;
wire   [0:0] tmp_2_fu_481_p2;
wire   [0:0] tmp_mid2_fu_467_p3;
wire   [0:0] tmp_2_mid2_fu_487_p3;
wire   [0:0] tmp_8_fu_527_p2;
wire   [7:0] tmp_29_0_1_fu_598_p0;
wire  signed [2:0] tmp_29_0_1_fu_598_p1;
wire   [7:0] tmp_29_1_fu_607_p0;
wire  signed [2:0] tmp_29_1_fu_607_p1;
wire   [7:0] tmp_29_2_1_fu_616_p0;
wire  signed [2:0] tmp_29_2_1_fu_616_p1;
wire   [7:0] tmp_29_1_2_fu_660_p0;
wire  signed [2:0] tmp_29_1_2_fu_660_p1;
wire  signed [10:0] grp_fu_755_p3;
wire  signed [10:0] grp_fu_740_p3;
wire  signed [11:0] tmp2_cast_fu_673_p1;
wire  signed [11:0] tmp3_cast_fu_676_p1;
wire  signed [10:0] grp_fu_762_p3;
wire  signed [11:0] grp_fu_747_p3;
wire  signed [12:0] tmp5_cast_fu_697_p1;
wire  signed [12:0] tmp6_cast_fu_700_p1;
wire   [12:0] tmp4_fu_703_p2;
wire  signed [13:0] tmp1_cast_fu_694_p1;
wire  signed [13:0] tmp4_cast_fu_709_p1;
wire   [5:0] grp_fu_719_p1;
wire   [13:0] grp_fu_719_p2;
wire   [7:0] tmp_fu_723_p1;
wire   [7:0] grp_fu_733_p0;
wire  signed [1:0] grp_fu_733_p1;
wire   [7:0] grp_fu_740_p0;
wire  signed [1:0] grp_fu_740_p1;
wire   [7:0] grp_fu_747_p0;
wire   [2:0] grp_fu_747_p1;
wire   [7:0] grp_fu_755_p0;
wire  signed [1:0] grp_fu_755_p1;
wire   [7:0] grp_fu_762_p0;
wire   [1:0] grp_fu_762_p1;
reg    grp_fu_719_ce;
reg    ap_sig_cseq_ST_st25_fsm_3;
reg    ap_sig_743;
reg   [3:0] ap_NS_fsm;
wire   [9:0] grp_fu_733_p00;
wire   [9:0] grp_fu_740_p00;
wire   [10:0] grp_fu_747_p00;
wire   [9:0] grp_fu_755_p00;
wire   [9:0] grp_fu_762_p00;
wire   [10:0] tmp_29_0_1_fu_598_p00;
wire   [10:0] tmp_29_1_2_fu_660_p00;
wire   [10:0] tmp_29_1_fu_607_p00;
wire   [10:0] tmp_29_2_1_fu_616_p00;
reg    ap_sig_786;
reg    ap_sig_209;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'b1;
#0 window_V_0_2 = 8'b00000000;
#0 window_V_1_2 = 8'b00000000;
#0 window_V_2_2 = 8'b00000000;
#0 window_V_0_1 = 8'b00000000;
#0 window_V_1_1 = 8'b00000000;
#0 window_V_2_1 = 8'b00000000;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
#0 ap_reg_ppiten_pp0_it15 = 1'b0;
#0 ap_reg_ppiten_pp0_it16 = 1'b0;
#0 ap_reg_ppiten_pp0_it17 = 1'b0;
#0 ap_reg_ppiten_pp0_it18 = 1'b0;
#0 ap_reg_ppiten_pp0_it19 = 1'b0;
#0 ap_reg_ppiten_pp0_it20 = 1'b0;
#0 ap_reg_ppiten_pp0_it21 = 1'b0;
#0 ap_reg_ioackin_out_img_V_TREADY = 1'b0;
end

Filter_Convolution_M_0_0 #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
M_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(M_0_0_address0),
    .ce0(M_0_0_ce0),
    .q0(M_0_0_q0)
);

Filter_Convolution_M_0_1 #(
    .DataWidth( 3 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
M_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(M_0_1_address0),
    .ce0(M_0_1_ce0),
    .q0(M_0_1_q0)
);

Filter_Convolution_M_0_2 #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
M_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(M_0_2_address0),
    .ce0(M_0_2_ce0),
    .q0(M_0_2_q0)
);

Filter_Convolution_M_1_0 #(
    .DataWidth( 3 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
M_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(M_1_0_address0),
    .ce0(M_1_0_ce0),
    .q0(M_1_0_q0)
);

Filter_Convolution_M_1_1 #(
    .DataWidth( 3 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
M_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(M_1_1_address0),
    .ce0(M_1_1_ce0),
    .q0(M_1_1_q0)
);

Filter_Convolution_M_1_2 #(
    .DataWidth( 3 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
M_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(M_1_2_address0),
    .ce0(M_1_2_ce0),
    .q0(M_1_2_q0)
);

Filter_Convolution_M_2_0 #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
M_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(M_2_0_address0),
    .ce0(M_2_0_ce0),
    .q0(M_2_0_q0)
);

Filter_Convolution_M_2_1 #(
    .DataWidth( 3 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
M_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(M_2_1_address0),
    .ce0(M_2_1_ce0),
    .q0(M_2_1_q0)
);

Filter_Convolution_M_2_2 #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
M_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(M_2_2_address0),
    .ce0(M_2_2_ce0),
    .q0(M_2_2_q0)
);

Filter_Convolution_SumF #(
    .DataWidth( 5 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
SumF_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(SumF_address0),
    .ce0(SumF_ce0),
    .q0(SumF_q0)
);

Filter_Convolution_Offset #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Offset_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Offset_address0),
    .ce0(Offset_ce0),
    .q0(Offset_q0)
);

Filter_Convolution_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_0_address0),
    .ce0(line_buffer_V_0_ce0),
    .q0(line_buffer_V_0_q0),
    .address1(line_buffer_V_0_addr_reg_926),
    .ce1(line_buffer_V_0_ce1),
    .we1(line_buffer_V_0_we1),
    .d1(line_buffer_V_1_q0)
);

Filter_Convolution_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_1_address0),
    .ce0(line_buffer_V_1_ce0),
    .q0(line_buffer_V_1_q0),
    .address1(line_buffer_V_1_address1),
    .ce1(line_buffer_V_1_ce1),
    .we1(line_buffer_V_1_we1),
    .d1(in_temp_V_reg_941)
);

Filter_Convolution_sdiv_14ns_6ns_14_18 #(
    .ID( 1 ),
    .NUM_STAGE( 18 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
Filter_Convolution_sdiv_14ns_6ns_14_18_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(out_temp_V_215_2_reg_1001),
    .din1(grp_fu_719_p1),
    .ce(grp_fu_719_ce),
    .dout(grp_fu_719_p2)
);

Filter_Convolution_mac_muladd_8ns_2s_11s_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
Filter_Convolution_mac_muladd_8ns_2s_11s_12_1_U1(
    .din0(grp_fu_733_p0),
    .din1(grp_fu_733_p1),
    .din2(grp_fu_762_p3),
    .dout(grp_fu_733_p3)
);

Filter_Convolution_mac_muladd_8ns_2s_11ns_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
Filter_Convolution_mac_muladd_8ns_2s_11ns_11_1_U2(
    .din0(grp_fu_740_p0),
    .din1(grp_fu_740_p1),
    .din2(tmp_29_1_reg_976),
    .dout(grp_fu_740_p3)
);

Filter_Convolution_mac_muladd_8ns_3ns_11s_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
Filter_Convolution_mac_muladd_8ns_3ns_11s_12_1_U3(
    .din0(grp_fu_747_p0),
    .din1(grp_fu_747_p1),
    .din2(tmp_29_1_2_reg_986),
    .dout(grp_fu_747_p3)
);

Filter_Convolution_mac_muladd_8ns_2s_11ns_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
Filter_Convolution_mac_muladd_8ns_2s_11ns_11_1_U4(
    .din0(grp_fu_755_p0),
    .din1(grp_fu_755_p1),
    .din2(tmp_29_0_1_reg_971),
    .dout(grp_fu_755_p3)
);

Filter_Convolution_mac_muladd_8ns_2ns_11ns_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
Filter_Convolution_mac_muladd_8ns_2ns_11ns_11_1_U5(
    .din0(grp_fu_762_p0),
    .din1(grp_fu_762_p1),
    .din2(tmp_29_2_1_reg_981),
    .dout(grp_fu_762_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_out_img_V_TREADY <= 1'b0;
    end else begin
        if (ap_sig_209) begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
                ap_reg_ioackin_out_img_V_TREADY <= 1'b0;
            end else if (ap_sig_786) begin
                ap_reg_ioackin_out_img_V_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(exitcond_flatten_fu_423_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it0)) begin
                ap_reg_ppiten_pp0_it2 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
                ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
            ap_reg_ppiten_pp0_it21 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_423_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        col_reg_330 <= col_1_fu_539_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        col_reg_330 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_903) & ~(1'b0 == tmp_s_reg_937))) begin
        in_temp_V_1_fu_106 <= in_temp_V_reg_941;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        in_temp_V_1_fu_106 <= window_V_2_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_423_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        indvar_flatten_reg_308 <= indvar_flatten_next_fu_429_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        indvar_flatten_reg_308 <= ap_const_lv19_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_423_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        row_reg_319 <= row_mid2_fu_495_p3;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        row_reg_319 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_903) & ~(1'b0 == tmp_4_reg_922))) begin
        window_V_0_2_loc_1_fu_114 <= line_buffer_V_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        window_V_0_2_loc_1_fu_114 <= window_V_0_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_903) & ~(1'b0 == tmp_4_reg_922))) begin
        window_V_1_2_loc_1_fu_110 <= line_buffer_V_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        window_V_1_2_loc_1_fu_110 <= window_V_1_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        Offset_load_reg_898 <= Offset_q0;
        i_op_assign_3_tr_tr_tr_cast_reg_893[4 : 0] <= i_op_assign_3_tr_tr_tr_cast_fu_404_p1[4 : 0];
        tmp_28_0_1_reg_853 <= tmp_28_0_1_fu_372_p1;
        tmp_28_0_2_cast_reg_858 <= tmp_28_0_2_cast_fu_376_p1;
        tmp_28_1_1_cast_reg_868[2 : 0] <= tmp_28_1_1_cast_fu_384_p1[2 : 0];
        tmp_28_1_2_cast_reg_873 <= tmp_28_1_2_cast_fu_388_p1;
        tmp_28_1_reg_863 <= tmp_28_1_fu_380_p1;
        tmp_28_2_1_reg_883 <= tmp_28_2_1_fu_396_p1;
        tmp_28_2_2_cast_reg_888[1 : 0] <= tmp_28_2_2_cast_fu_400_p1[1 : 0];
        tmp_28_2_cast_reg_878 <= tmp_28_2_cast_fu_392_p1;
        tmp_7_cast_reg_848 <= tmp_7_cast_fu_368_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        ap_reg_ppstg_exitcond_flatten_reg_903_pp0_iter1 <= exitcond_flatten_reg_903;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter1 <= or_cond_reg_947;
        exitcond_flatten_reg_903 <= exitcond_flatten_fu_423_p2;
        in_temp_V_1_load_reg_956 <= in_temp_V_1_fu_106;
        window_V_0_2_loc_1_load_reg_966 <= window_V_0_2_loc_1_fu_114;
        window_V_1_2_loc_1_load_reg_961 <= window_V_1_2_loc_1_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
        ap_reg_ppstg_or_cond_reg_947_pp0_iter10 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter9;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter11 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter10;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter12 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter11;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter13 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter12;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter14 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter13;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter15 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter14;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter16 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter15;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter17 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter16;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter18 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter17;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter19 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter18;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter2 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter1;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter20 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter19;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter3 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter2;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter4 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter3;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter5 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter4;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter6 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter5;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter7 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter6;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter8 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter7;
        ap_reg_ppstg_or_cond_reg_947_pp0_iter9 <= ap_reg_ppstg_or_cond_reg_947_pp0_iter8;
        ap_reg_ppstg_window_V_1_2_loc_1_load_reg_961_pp0_iter2 <= window_V_1_2_loc_1_load_reg_961;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten_fu_423_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        col_mid2_reg_912 <= col_mid2_fu_441_p3;
        or_cond_reg_947 <= or_cond_fu_533_p2;
        tmp_4_reg_922 <= tmp_4_fu_503_p2;
        tmp_s_reg_937 <= tmp_s_fu_515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten_fu_423_p2 == 1'b0) & ~(1'b0 == tmp_s_fu_515_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        in_temp_V_reg_941 <= in_img_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten_fu_423_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == tmp_4_fu_503_p2))) begin
        line_buffer_V_0_addr_reg_926 <= tmp_6_fu_509_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter2))) begin
        out_temp_V_215_2_reg_1001 <= out_temp_V_215_2_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter1))) begin
        tmp1_reg_991 <= tmp1_fu_679_p2;
        tmp_29_1_2_reg_986 <= tmp_29_1_2_fu_660_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter1))) begin
        tmp6_reg_996 <= grp_fu_733_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_903) & ~(1'b0 == or_cond_reg_947))) begin
        tmp_29_0_1_reg_971 <= tmp_29_0_1_fu_598_p2;
        tmp_29_1_reg_976 <= tmp_29_1_fu_607_p2;
        tmp_29_2_1_reg_981 <= tmp_29_2_1_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_903_pp0_iter1))) begin
        window_V_0_1 <= window_V_0_2_loc_1_load_reg_966;
        window_V_2_1 <= in_temp_V_1_load_reg_956;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_903) & ~(1'b0 == tmp_4_reg_922))) begin
        window_V_0_2 <= line_buffer_V_0_q0;
        window_V_1_2 <= line_buffer_V_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_903))) begin
        window_V_1_1 <= window_V_1_2_loc_1_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_423_p2 == 1'b0) & ~(1'b0 == tmp_s_fu_515_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        window_V_2_2 <= in_img_V_TDATA;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        M_0_0_ce0 = 1'b1;
    end else begin
        M_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        M_0_1_ce0 = 1'b1;
    end else begin
        M_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        M_0_2_ce0 = 1'b1;
    end else begin
        M_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        M_1_0_ce0 = 1'b1;
    end else begin
        M_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        M_1_1_ce0 = 1'b1;
    end else begin
        M_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        M_1_2_ce0 = 1'b1;
    end else begin
        M_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        M_2_0_ce0 = 1'b1;
    end else begin
        M_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        M_2_1_ce0 = 1'b1;
    end else begin
        M_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        M_2_2_ce0 = 1'b1;
    end else begin
        M_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        Offset_ce0 = 1'b1;
    end else begin
        Offset_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        SumF_ce0 = 1'b1;
    end else begin
        SumF_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st25_fsm_3)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st25_fsm_3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_148) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_743) begin
        ap_sig_cseq_ST_st25_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_247) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_out_img_V_TREADY)) begin
        ap_sig_ioackin_out_img_V_TREADY = out_img_V_TREADY;
    end else begin
        ap_sig_ioackin_out_img_V_TREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        grp_fu_719_ce = 1'b1;
    end else begin
        grp_fu_719_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_423_p2 == 1'b0) & ~(1'b0 == tmp_s_fu_515_p2))) begin
        in_img_V_TDATA_blk_n = in_img_V_TVALID;
    end else begin
        in_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_423_p2 == 1'b0) & ~(1'b0 == tmp_s_fu_515_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        in_img_V_TREADY = 1'b1;
    end else begin
        in_img_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_903) & ~(1'b0 == tmp_4_reg_922))) begin
        line_buffer_V_0_we1 = 1'b1;
    end else begin
        line_buffer_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_1_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))))) begin
        line_buffer_V_1_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & (1'b0 == exitcond_flatten_reg_903) & ~(1'b0 == tmp_s_reg_937))) begin
        line_buffer_V_1_we1 = 1'b1;
    end else begin
        line_buffer_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20))) begin
        out_img_V_TDATA_blk_n = out_img_V_TREADY;
    end else begin
        out_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) & (1'b0 == ap_reg_ioackin_out_img_V_TREADY))) begin
        out_img_V_TVALID = 1'b1;
    end else begin
        out_img_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it21) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it20)) & ~((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it21) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it20)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) & ~(1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_st25_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st25_fsm_3 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_0_0_address0 = tmp_1_fu_341_p1;

assign M_0_1_address0 = tmp_1_fu_341_p1;

assign M_0_2_address0 = tmp_1_fu_341_p1;

assign M_1_0_address0 = tmp_1_fu_341_p1;

assign M_1_1_address0 = tmp_1_fu_341_p1;

assign M_1_2_address0 = tmp_1_fu_341_p1;

assign M_2_0_address0 = tmp_1_fu_341_p1;

assign M_2_1_address0 = tmp_1_fu_341_p1;

assign M_2_2_address0 = tmp_1_fu_341_p1;

assign Offset_address0 = tmp_1_fu_341_p1;

assign SumF_address0 = tmp_1_fu_341_p1;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_148 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_209 = ((1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_947_pp0_iter20));
end

always @ (*) begin
    ap_sig_21 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_247 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_271 = ((exitcond_flatten_fu_423_p2 == 1'b0) & ~(1'b0 == tmp_s_fu_515_p2) & (in_img_V_TVALID == 1'b0));
end

always @ (*) begin
    ap_sig_743 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_786 = (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_271) & (1'b1 == out_img_V_TREADY));
end

assign col_1_fu_539_p2 = (col_mid2_fu_441_p3 + ap_const_lv10_1);

assign col_mid2_fu_441_p3 = ((exitcond_fu_435_p2[0:0] === 1'b1) ? ap_const_lv10_0 : col_reg_330);

assign exitcond_flatten_fu_423_p2 = ((indvar_flatten_reg_308 == ap_const_lv19_4B461) ? 1'b1 : 1'b0);

assign exitcond_fu_435_p2 = ((col_reg_330 == ap_const_lv10_281) ? 1'b1 : 1'b0);

assign grp_fu_719_p1 = i_op_assign_3_tr_tr_tr_cast_reg_893;

assign grp_fu_733_p0 = grp_fu_733_p00;

assign grp_fu_733_p00 = window_V_2_1;

assign grp_fu_733_p1 = tmp_28_2_cast_reg_878;

assign grp_fu_740_p0 = grp_fu_740_p00;

assign grp_fu_740_p00 = window_V_0_2_loc_1_fu_114;

assign grp_fu_740_p1 = tmp_28_0_2_cast_reg_858;

assign grp_fu_747_p0 = grp_fu_747_p00;

assign grp_fu_747_p00 = ap_reg_ppstg_window_V_1_2_loc_1_load_reg_961_pp0_iter2;

assign grp_fu_747_p1 = tmp_28_1_1_cast_reg_868;

assign grp_fu_755_p0 = grp_fu_755_p00;

assign grp_fu_755_p00 = window_V_0_1;

assign grp_fu_755_p1 = tmp_7_cast_reg_848;

assign grp_fu_762_p0 = grp_fu_762_p00;

assign grp_fu_762_p00 = in_temp_V_1_fu_106;

assign grp_fu_762_p1 = tmp_28_2_2_cast_reg_888;

assign i_op_assign_3_tr_tr_tr_cast_fu_404_p1 = SumF_q0;

assign indvar_flatten_next_fu_429_p2 = (indvar_flatten_reg_308 + ap_const_lv19_1);

assign line_buffer_V_0_address0 = tmp_6_fu_509_p1;

assign line_buffer_V_1_address0 = tmp_6_fu_509_p1;

assign line_buffer_V_1_address1 = tmp_9_fu_586_p1;

assign or_cond_fu_533_p2 = (tmp_2_mid2_fu_487_p3 & tmp_8_fu_527_p2);

assign out_img_V_TDATA = (tmp_fu_723_p1 + Offset_load_reg_898);

assign out_temp_V_215_2_fu_713_p2 = ($signed(tmp1_cast_fu_694_p1) + $signed(tmp4_cast_fu_709_p1));

assign row_mid2_fu_495_p3 = ((exitcond_fu_435_p2[0:0] === 1'b1) ? row_s_fu_449_p2 : row_reg_319);

assign row_s_fu_449_p2 = (row_reg_319 + ap_const_lv9_1);

assign tmp1_cast_fu_694_p1 = $signed(tmp1_reg_991);

assign tmp1_fu_679_p2 = ($signed(tmp2_cast_fu_673_p1) + $signed(tmp3_cast_fu_676_p1));

assign tmp2_cast_fu_673_p1 = grp_fu_755_p3;

assign tmp3_cast_fu_676_p1 = grp_fu_740_p3;

assign tmp4_cast_fu_709_p1 = $signed(tmp4_fu_703_p2);

assign tmp4_fu_703_p2 = ($signed(tmp5_cast_fu_697_p1) + $signed(tmp6_cast_fu_700_p1));

assign tmp5_cast_fu_697_p1 = grp_fu_747_p3;

assign tmp6_cast_fu_700_p1 = tmp6_reg_996;

assign tmp8_fu_461_p2 = ((row_reg_319 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_1_fu_341_p1 = id_filter_V;

assign tmp_28_0_1_fu_372_p1 = $signed(M_0_1_q0);

assign tmp_28_0_2_cast_fu_376_p1 = $signed(M_0_2_q0);

assign tmp_28_1_1_cast_fu_384_p1 = M_1_1_q0;

assign tmp_28_1_2_cast_fu_388_p1 = $signed(M_1_2_q0);

assign tmp_28_1_fu_380_p1 = $signed(M_1_0_q0);

assign tmp_28_2_1_fu_396_p1 = $signed(M_2_1_q0);

assign tmp_28_2_2_cast_fu_400_p1 = M_2_2_q0;

assign tmp_28_2_cast_fu_392_p1 = $signed(M_2_0_q0);

assign tmp_29_0_1_fu_598_p0 = tmp_29_0_1_fu_598_p00;

assign tmp_29_0_1_fu_598_p00 = window_V_0_2_loc_1_fu_114;

assign tmp_29_0_1_fu_598_p1 = tmp_28_0_1_reg_853;

assign tmp_29_0_1_fu_598_p2 = ($signed({{1'b0}, {tmp_29_0_1_fu_598_p0}}) * $signed(tmp_29_0_1_fu_598_p1));

assign tmp_29_1_2_fu_660_p0 = tmp_29_1_2_fu_660_p00;

assign tmp_29_1_2_fu_660_p00 = window_V_1_2_loc_1_fu_110;

assign tmp_29_1_2_fu_660_p1 = tmp_28_1_2_cast_reg_873;

assign tmp_29_1_2_fu_660_p2 = ($signed({{1'b0}, {tmp_29_1_2_fu_660_p0}}) * $signed(tmp_29_1_2_fu_660_p1));

assign tmp_29_1_fu_607_p0 = tmp_29_1_fu_607_p00;

assign tmp_29_1_fu_607_p00 = window_V_1_1;

assign tmp_29_1_fu_607_p1 = tmp_28_1_reg_863;

assign tmp_29_1_fu_607_p2 = ($signed({{1'b0}, {tmp_29_1_fu_607_p0}}) * $signed(tmp_29_1_fu_607_p1));

assign tmp_29_2_1_fu_616_p0 = tmp_29_2_1_fu_616_p00;

assign tmp_29_2_1_fu_616_p00 = in_temp_V_1_fu_106;

assign tmp_29_2_1_fu_616_p1 = tmp_28_2_1_reg_883;

assign tmp_29_2_1_fu_616_p2 = ($signed({{1'b0}, {tmp_29_2_1_fu_616_p0}}) * $signed(tmp_29_2_1_fu_616_p1));

assign tmp_2_fu_481_p2 = ((row_reg_319 != ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_2_mid1_fu_475_p2 = ((row_s_fu_449_p2 != ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_2_mid2_fu_487_p3 = ((exitcond_fu_435_p2[0:0] === 1'b1) ? tmp_2_mid1_fu_475_p2 : tmp_2_fu_481_p2);

assign tmp_4_fu_503_p2 = ((col_mid2_fu_441_p3 < ap_const_lv10_280) ? 1'b1 : 1'b0);

assign tmp_6_fu_509_p1 = col_mid2_fu_441_p3;

assign tmp_7_cast_fu_368_p1 = $signed(M_0_0_q0);

assign tmp_8_fu_527_p2 = ((col_mid2_fu_441_p3 != ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_9_fu_586_p1 = col_mid2_reg_912;

assign tmp_fu_723_p1 = grp_fu_719_p2[7:0];

assign tmp_mid1_fu_455_p2 = ((row_s_fu_449_p2 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_467_p3 = ((exitcond_fu_435_p2[0:0] === 1'b1) ? tmp_mid1_fu_455_p2 : tmp8_fu_461_p2);

assign tmp_s_fu_515_p2 = (tmp_4_fu_503_p2 & tmp_mid2_fu_467_p3);

always @ (posedge ap_clk) begin
    tmp_28_1_1_cast_reg_868[10:3] <= 8'b00000000;
    tmp_28_2_2_cast_reg_888[9:2] <= 8'b00000000;
    i_op_assign_3_tr_tr_tr_cast_reg_893[13:5] <= 9'b000000000;
end

endmodule //Filter_Convolution
