$date
	Tue Mar 08 16:15:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg_file_tb $end
$var wire 8 ! data_out2 [7:0] $end
$var wire 8 " data_out1 [7:0] $end
$var reg 4 # RA1 [3:0] $end
$var reg 4 $ RA2 [3:0] $end
$var reg 4 % WA [3:0] $end
$var reg 1 & clk $end
$var reg 8 ' data_in [7:0] $end
$var reg 1 ( reset $end
$var reg 1 ) write_enable $end
$scope module dut $end
$var wire 4 * RA1 [3:0] $end
$var wire 4 + RA2 [3:0] $end
$var wire 4 , WA [3:0] $end
$var wire 1 & clk $end
$var wire 8 - data_in [7:0] $end
$var wire 8 . data_out1 [7:0] $end
$var wire 8 / data_out2 [7:0] $end
$var wire 1 ( reset $end
$var wire 1 ) write_enable $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
bx .
b101 -
b0 ,
b10 +
b1 *
0)
1(
b101 '
0&
b0 %
b10 $
b1 #
bx "
bx !
$end
#10
0(
1&
#20
0&
#25
1)
#30
1&
#40
0&
#45
b10 '
b10 -
b1 %
b1 ,
#50
b10 "
b10 .
1&
#60
0&
#65
b100 '
b100 -
b11 %
b11 ,
#70
1&
#80
0&
#85
b110 '
b110 -
b101 %
b101 ,
#90
1&
#100
0&
#105
b1000 '
b1000 -
b111 %
b111 ,
#110
1&
#120
0&
#125
b1010 '
b1010 -
b1001 %
b1001 ,
#130
1&
#140
0&
#145
b1100 '
b1100 -
b1011 %
b1011 ,
#150
1&
#160
0&
#165
b1110 '
b1110 -
b1101 %
b1101 ,
#170
1&
#180
0&
#185
b10000 '
b10000 -
b1111 %
b1111 ,
#190
1&
#200
0&
#205
0)
#210
1&
#220
0&
#225
b100 !
b100 /
b11 $
b11 +
#230
1&
#240
0&
#245
b1000 !
b1000 /
b111 $
b111 +
b110 "
b110 .
b101 #
b101 *
#250
1&
#260
0&
#265
b1100 !
b1100 /
b1011 $
b1011 +
b1010 "
b1010 .
b1001 #
b1001 *
#270
1&
#280
0&
#285
b10000 !
b10000 /
b1111 $
b1111 +
b1110 "
b1110 .
b1101 #
b1101 *
#290
1&
#300
0&
#310
1&
#315
