// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_B_IO_L2_in_boundary_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_B_B_IO_L2_in_7_x116_dout,
        fifo_B_B_IO_L2_in_7_x116_empty_n,
        fifo_B_B_IO_L2_in_7_x116_read,
        fifo_B_PE_0_7_x196_din,
        fifo_B_PE_0_7_x196_full_n,
        fifo_B_PE_0_7_x196_write
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_B_B_IO_L2_in_7_x116_dout;
input   fifo_B_B_IO_L2_in_7_x116_empty_n;
output   fifo_B_B_IO_L2_in_7_x116_read;
output  [31:0] fifo_B_PE_0_7_x196_din;
input   fifo_B_PE_0_7_x196_full_n;
output   fifo_B_PE_0_7_x196_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_B_IO_L2_in_7_x116_read;
reg[31:0] fifo_B_PE_0_7_x196_din;
reg fifo_B_PE_0_7_x196_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_B_B_IO_L2_in_7_x116_blk_n;
wire    ap_CS_fsm_state5;
reg   [0:0] cmp_i_i565_reg_988;
wire   [0:0] icmp_ln890_1317_fu_649_p2;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln890_1316_fu_787_p2;
reg    fifo_B_PE_0_7_x196_blk_n;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state26;
wire   [255:0] local_B_ping_V_0_q0;
reg   [255:0] reg_576;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state21;
wire   [2:0] add_ln691_fu_582_p2;
reg   [2:0] add_ln691_reg_972;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1318_fu_594_p2;
reg   [2:0] add_ln691_1318_reg_980;
wire    ap_CS_fsm_state3;
wire   [0:0] cmp_i_i565_fu_620_p2;
wire   [0:0] icmp_ln890_1312_fu_600_p2;
wire   [7:0] c2_V_67_fu_626_p2;
reg   [7:0] c2_V_67_reg_992;
wire    ap_CS_fsm_state4;
wire   [1:0] add_ln691_1322_fu_638_p2;
reg    ap_predicate_op79_read_state5;
reg    ap_block_state5;
wire   [1:0] add_ln691_1327_fu_655_p2;
reg   [1:0] add_ln691_1327_reg_1008;
wire    ap_CS_fsm_state6;
reg   [0:0] arb_17_reg_339;
reg   [0:0] intra_trans_en_2_reg_326;
wire   [0:0] icmp_ln890_1319_fu_666_p2;
wire   [1:0] add_ln691_1326_fu_672_p2;
reg   [1:0] add_ln691_1326_reg_1021;
wire   [0:0] icmp_ln890_1318_fu_683_p2;
wire   [0:0] arb_fu_689_p2;
wire   [5:0] add_ln691_1329_fu_695_p2;
reg   [5:0] add_ln691_1329_reg_1039;
wire    ap_CS_fsm_state8;
wire   [3:0] add_ln691_1331_fu_707_p2;
reg   [3:0] add_ln691_1331_reg_1047;
wire    ap_CS_fsm_state9;
reg   [2:0] data_split_V_34_addr_reg_1055;
wire   [0:0] icmp_ln890_1323_fu_713_p2;
wire   [4:0] add_ln691_1334_fu_728_p2;
reg   [4:0] add_ln691_1334_reg_1060;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln691_1335_fu_740_p2;
wire    ap_CS_fsm_state11;
wire   [255:0] zext_ln1497_66_fu_772_p1;
wire   [0:0] icmp_ln878_68_fu_751_p2;
wire   [1:0] add_ln691_1321_fu_776_p2;
reg    ap_predicate_op161_read_state13;
reg    ap_block_state13;
wire   [255:0] local_B_pong_V_0_q0;
reg   [255:0] in_data_V_19_reg_1089;
wire    ap_CS_fsm_state14;
wire   [5:0] add_ln691_1328_fu_793_p2;
reg   [5:0] add_ln691_1328_reg_1094;
wire    ap_CS_fsm_state15;
wire   [3:0] add_ln691_1330_fu_805_p2;
reg   [3:0] add_ln691_1330_reg_1102;
wire    ap_CS_fsm_state16;
reg   [2:0] data_split_V_33_addr_reg_1110;
wire   [0:0] icmp_ln890_1322_fu_811_p2;
wire   [4:0] add_ln691_1332_fu_826_p2;
reg   [4:0] add_ln691_1332_reg_1115;
wire    ap_CS_fsm_state17;
wire   [3:0] add_ln691_1333_fu_838_p2;
wire    ap_CS_fsm_state18;
wire   [255:0] zext_ln1497_65_fu_870_p1;
wire   [0:0] icmp_ln878_67_fu_849_p2;
wire   [1:0] add_ln691_1317_fu_874_p2;
reg   [1:0] add_ln691_1317_reg_1136;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln890_1311_fu_885_p2;
wire   [5:0] add_ln691_1319_fu_891_p2;
reg   [5:0] add_ln691_1319_reg_1149;
wire    ap_CS_fsm_state22;
wire   [3:0] add_ln691_1320_fu_903_p2;
reg   [3:0] add_ln691_1320_reg_1157;
wire    ap_CS_fsm_state23;
reg   [2:0] data_split_V_addr_reg_1165;
wire   [0:0] icmp_ln890_1314_fu_909_p2;
wire   [4:0] add_ln691_1323_fu_924_p2;
reg   [4:0] add_ln691_1323_reg_1170;
wire    ap_CS_fsm_state24;
wire   [3:0] add_ln691_1324_fu_936_p2;
wire    ap_CS_fsm_state25;
wire   [255:0] zext_ln1497_fu_968_p1;
wire   [0:0] icmp_ln878_fu_947_p2;
reg   [0:0] local_B_ping_V_0_address0;
reg    local_B_ping_V_0_ce0;
reg    local_B_ping_V_0_we0;
reg   [0:0] local_B_pong_V_0_address0;
reg    local_B_pong_V_0_ce0;
reg    local_B_pong_V_0_we0;
reg   [2:0] data_split_V_34_address0;
reg    data_split_V_34_ce0;
reg    data_split_V_34_we0;
wire   [31:0] data_split_V_34_d0;
wire   [31:0] data_split_V_34_q0;
reg   [2:0] data_split_V_33_address0;
reg    data_split_V_33_ce0;
reg    data_split_V_33_we0;
wire   [31:0] data_split_V_33_d0;
wire   [31:0] data_split_V_33_q0;
reg   [2:0] data_split_V_address0;
reg    data_split_V_ce0;
reg    data_split_V_we0;
wire   [31:0] data_split_V_d0;
wire   [31:0] data_split_V_q0;
reg   [2:0] c0_V_reg_277;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_288;
reg   [2:0] c1_V_reg_302;
wire   [0:0] icmp_ln16584_fu_632_p2;
wire   [0:0] icmp_ln890_fu_588_p2;
reg   [0:0] intra_trans_en_1_reg_313;
wire   [0:0] ap_phi_mux_arb_17_phi_fu_343_p4;
reg   [7:0] c2_V_reg_351;
reg   [1:0] c4_V_45_reg_362;
reg   [1:0] c5_V_94_reg_373;
wire   [0:0] icmp_ln890_1321_fu_701_p2;
reg   [1:0] c5_V_93_reg_384;
wire   [0:0] icmp_ln890_1320_fu_799_p2;
reg   [5:0] c6_V_122_reg_395;
reg   [3:0] c7_V_96_reg_406;
wire   [0:0] icmp_ln890_1325_fu_734_p2;
reg   [4:0] c8_V_16_reg_417;
reg   [3:0] n_V_66_reg_428;
reg   [255:0] p_Val2_s_reg_439;
reg   [1:0] c4_V_reg_448;
reg   [5:0] c6_V_121_reg_459;
reg   [3:0] c7_V_95_reg_470;
wire   [0:0] icmp_ln890_1324_fu_832_p2;
reg   [4:0] c8_V_15_reg_481;
reg   [3:0] n_V_65_reg_492;
reg   [255:0] p_Val2_71_reg_503;
reg   [1:0] c5_V_reg_512;
wire   [0:0] icmp_ln890_1313_fu_897_p2;
reg   [5:0] c6_V_reg_523;
reg   [3:0] c7_V_reg_534;
wire   [0:0] icmp_ln890_1315_fu_930_p2;
reg   [4:0] c8_V_reg_545;
reg   [3:0] n_V_reg_556;
reg   [255:0] p_Val2_72_reg_567;
wire   [63:0] zext_ln890_146_fu_644_p1;
wire   [63:0] zext_ln890_148_fu_661_p1;
wire   [63:0] zext_ln890_147_fu_678_p1;
wire   [63:0] idxprom_fu_723_p1;
wire   [63:0] zext_ln878_66_fu_746_p1;
wire   [63:0] zext_ln890_145_fu_782_p1;
wire   [63:0] idxprom114_fu_821_p1;
wire   [63:0] zext_ln878_65_fu_844_p1;
wire   [63:0] zext_ln890_fu_880_p1;
wire   [63:0] idxprom169_fu_919_p1;
wire   [63:0] zext_ln878_fu_942_p1;
wire   [5:0] p_shl_fu_606_p3;
wire   [5:0] add_i_i579_cast_fu_614_p2;
wire   [2:0] empty_fu_719_p1;
wire   [223:0] r_fu_762_p4;
wire   [2:0] empty_2672_fu_817_p1;
wire   [223:0] r_66_fu_860_p4;
wire   [2:0] empty_2673_fu_915_p1;
wire   [223:0] r_67_fu_958_p4;
reg   [25:0] ap_NS_fsm;
reg    ap_condition_818;
reg    ap_condition_762;
reg    ap_condition_824;
reg    ap_condition_764;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 26'd1;
end

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_ping_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_ping_V_0_address0),
    .ce0(local_B_ping_V_0_ce0),
    .we0(local_B_ping_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_7_x116_dout),
    .q0(local_B_ping_V_0_q0)
);

top_A_IO_L2_in_0_x0_data_split_V #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_pong_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_pong_V_0_address0),
    .ce0(local_B_pong_V_0_ce0),
    .we0(local_B_pong_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_7_x116_dout),
    .q0(local_B_pong_V_0_q0)
);

top_B_IO_L2_in_boundary_x1_data_split_V_34 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_split_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_34_address0),
    .ce0(data_split_V_34_ce0),
    .we0(data_split_V_34_we0),
    .d0(data_split_V_34_d0),
    .q0(data_split_V_34_q0)
);

top_B_IO_L2_in_boundary_x1_data_split_V_34 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_split_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_33_address0),
    .ce0(data_split_V_33_ce0),
    .we0(data_split_V_33_we0),
    .d0(data_split_V_33_d0),
    .q0(data_split_V_33_q0)
);

top_B_IO_L2_in_boundary_x1_data_split_V_34 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_address0),
    .ce0(data_split_V_ce0),
    .we0(data_split_V_we0),
    .d0(data_split_V_d0),
    .q0(data_split_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_1311_fu_885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((intra_trans_en_2_reg_326 == 1'd0) | ((icmp_ln890_1318_fu_683_p2 == 1'd1) & (arb_17_reg_339 == 1'd1))) | ((icmp_ln890_1319_fu_666_p2 == 1'd1) & (arb_17_reg_339 == 1'd0))))) begin
        arb_17_reg_339 <= arb_fu_689_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1312_fu_600_p2 == 1'd0))) begin
        arb_17_reg_339 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_277 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1312_fu_600_p2 == 1'd1))) begin
        c0_V_reg_277 <= add_ln691_reg_972;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_588_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_302 <= 3'd0;
    end else if (((icmp_ln16584_fu_632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_302 <= add_ln691_1318_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((intra_trans_en_2_reg_326 == 1'd0) | ((icmp_ln890_1318_fu_683_p2 == 1'd1) & (arb_17_reg_339 == 1'd1))) | ((icmp_ln890_1319_fu_666_p2 == 1'd1) & (arb_17_reg_339 == 1'd0))))) begin
        c2_V_reg_351 <= c2_V_67_reg_992;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1312_fu_600_p2 == 1'd0))) begin
        c2_V_reg_351 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((cmp_i_i565_reg_988 == 1'd0)) begin
        if ((1'b1 == ap_condition_762)) begin
            c4_V_45_reg_362 <= 2'd0;
        end else if ((1'b1 == ap_condition_818)) begin
            c4_V_45_reg_362 <= add_ln691_1322_fu_638_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((cmp_i_i565_reg_988 == 1'd0)) begin
        if ((1'b1 == ap_condition_764)) begin
            c4_V_reg_448 <= 2'd0;
        end else if ((1'b1 == ap_condition_824)) begin
            c4_V_reg_448 <= add_ln691_1321_fu_776_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op161_read_state13 == 1'b1)) & (1'b1 == ap_CS_fsm_state13) & (((icmp_ln890_1316_fu_787_p2 == 1'd1) & (intra_trans_en_2_reg_326 == 1'd1)) | ((cmp_i_i565_reg_988 == 1'd1) & (intra_trans_en_2_reg_326 == 1'd1))))) begin
        c5_V_93_reg_384 <= 2'd0;
    end else if (((icmp_ln890_1320_fu_799_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c5_V_93_reg_384 <= add_ln691_1326_reg_1021;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) & (1'b1 == ap_CS_fsm_state5) & (((cmp_i_i565_reg_988 == 1'd1) & (intra_trans_en_2_reg_326 == 1'd1)) | ((icmp_ln890_1317_fu_649_p2 == 1'd1) & (intra_trans_en_2_reg_326 == 1'd1))))) begin
        c5_V_94_reg_373 <= 2'd0;
    end else if (((icmp_ln890_1321_fu_701_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c5_V_94_reg_373 <= add_ln691_1327_reg_1008;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c5_V_reg_512 <= 2'd0;
    end else if (((icmp_ln890_1313_fu_897_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        c5_V_reg_512 <= add_ln691_1317_reg_1136;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        c6_V_121_reg_459 <= 6'd0;
    end else if (((icmp_ln890_1322_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c6_V_121_reg_459 <= add_ln691_1328_reg_1094;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        c6_V_122_reg_395 <= 6'd0;
    end else if (((icmp_ln890_1323_fu_713_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        c6_V_122_reg_395 <= add_ln691_1329_reg_1039;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        c6_V_reg_523 <= 6'd0;
    end else if (((icmp_ln890_1314_fu_909_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        c6_V_reg_523 <= add_ln691_1319_reg_1149;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1320_fu_799_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        c7_V_95_reg_470 <= 4'd0;
    end else if (((icmp_ln890_1324_fu_832_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c7_V_95_reg_470 <= add_ln691_1330_reg_1102;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1321_fu_701_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        c7_V_96_reg_406 <= 4'd0;
    end else if (((icmp_ln890_1325_fu_734_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c7_V_96_reg_406 <= add_ln691_1331_reg_1047;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1313_fu_897_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        c7_V_reg_534 <= 4'd0;
    end else if (((icmp_ln890_1315_fu_930_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c7_V_reg_534 <= add_ln691_1320_reg_1157;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1322_fu_811_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        c8_V_15_reg_481 <= 5'd0;
    end else if (((fifo_B_PE_0_7_x196_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        c8_V_15_reg_481 <= add_ln691_1332_reg_1115;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1323_fu_713_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        c8_V_16_reg_417 <= 5'd0;
    end else if (((fifo_B_PE_0_7_x196_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        c8_V_16_reg_417 <= add_ln691_1334_reg_1060;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1314_fu_909_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        c8_V_reg_545 <= 5'd0;
    end else if (((fifo_B_PE_0_7_x196_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        c8_V_reg_545 <= add_ln691_1323_reg_1170;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_588_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_1_reg_313 <= intra_trans_en_reg_288;
    end else if (((icmp_ln16584_fu_632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        intra_trans_en_1_reg_313 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((intra_trans_en_2_reg_326 == 1'd0) | ((icmp_ln890_1318_fu_683_p2 == 1'd1) & (arb_17_reg_339 == 1'd1))) | ((icmp_ln890_1319_fu_666_p2 == 1'd1) & (arb_17_reg_339 == 1'd0))))) begin
        intra_trans_en_2_reg_326 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1312_fu_600_p2 == 1'd0))) begin
        intra_trans_en_2_reg_326 <= intra_trans_en_1_reg_313;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_288 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1312_fu_600_p2 == 1'd1))) begin
        intra_trans_en_reg_288 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1324_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        n_V_65_reg_492 <= 4'd0;
    end else if (((icmp_ln878_67_fu_849_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        n_V_65_reg_492 <= add_ln691_1333_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1325_fu_734_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        n_V_66_reg_428 <= 4'd0;
    end else if (((icmp_ln878_68_fu_751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        n_V_66_reg_428 <= add_ln691_1335_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1315_fu_930_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        n_V_reg_556 <= 4'd0;
    end else if (((icmp_ln878_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        n_V_reg_556 <= add_ln691_1324_fu_936_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1324_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        p_Val2_71_reg_503 <= in_data_V_19_reg_1089;
    end else if (((icmp_ln878_67_fu_849_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        p_Val2_71_reg_503 <= zext_ln1497_65_fu_870_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1315_fu_930_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        p_Val2_72_reg_567 <= reg_576;
    end else if (((icmp_ln878_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        p_Val2_72_reg_567 <= zext_ln1497_fu_968_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1325_fu_734_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        p_Val2_s_reg_439 <= reg_576;
    end else if (((icmp_ln878_68_fu_751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        p_Val2_s_reg_439 <= zext_ln1497_66_fu_772_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_1317_reg_1136 <= add_ln691_1317_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1318_reg_980 <= add_ln691_1318_fu_594_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln691_1319_reg_1149 <= add_ln691_1319_fu_891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln691_1320_reg_1157 <= add_ln691_1320_fu_903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_1323_reg_1170 <= add_ln691_1323_fu_924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (intra_trans_en_2_reg_326 == 1'd1) & (arb_17_reg_339 == 1'd1))) begin
        add_ln691_1326_reg_1021 <= add_ln691_1326_fu_672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (intra_trans_en_2_reg_326 == 1'd1) & (arb_17_reg_339 == 1'd0))) begin
        add_ln691_1327_reg_1008 <= add_ln691_1327_fu_655_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln691_1328_reg_1094 <= add_ln691_1328_fu_793_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1329_reg_1039 <= add_ln691_1329_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln691_1330_reg_1102 <= add_ln691_1330_fu_805_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln691_1331_reg_1047 <= add_ln691_1331_fu_707_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln691_1332_reg_1115 <= add_ln691_1332_fu_826_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_1334_reg_1060 <= add_ln691_1334_fu_728_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_972 <= add_ln691_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c2_V_67_reg_992 <= c2_V_67_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1312_fu_600_p2 == 1'd0))) begin
        cmp_i_i565_reg_988 <= cmp_i_i565_fu_620_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1322_fu_811_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        data_split_V_33_addr_reg_1110 <= idxprom114_fu_821_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1323_fu_713_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        data_split_V_34_addr_reg_1055 <= idxprom_fu_723_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1314_fu_909_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        data_split_V_addr_reg_1165 <= idxprom169_fu_919_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        in_data_V_19_reg_1089 <= local_B_pong_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_576 <= local_B_ping_V_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1311_fu_885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1311_fu_885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        if ((icmp_ln878_67_fu_849_p2 == 1'd1)) begin
            data_split_V_33_address0 = data_split_V_33_addr_reg_1110;
        end else if ((icmp_ln878_67_fu_849_p2 == 1'd0)) begin
            data_split_V_33_address0 = zext_ln878_65_fu_844_p1;
        end else begin
            data_split_V_33_address0 = 'bx;
        end
    end else begin
        data_split_V_33_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_67_fu_849_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((icmp_ln878_67_fu_849_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
        data_split_V_33_ce0 = 1'b1;
    end else begin
        data_split_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_67_fu_849_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        data_split_V_33_we0 = 1'b1;
    end else begin
        data_split_V_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((icmp_ln878_68_fu_751_p2 == 1'd1)) begin
            data_split_V_34_address0 = data_split_V_34_addr_reg_1055;
        end else if ((icmp_ln878_68_fu_751_p2 == 1'd0)) begin
            data_split_V_34_address0 = zext_ln878_66_fu_746_p1;
        end else begin
            data_split_V_34_address0 = 'bx;
        end
    end else begin
        data_split_V_34_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_68_fu_751_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln878_68_fu_751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        data_split_V_34_ce0 = 1'b1;
    end else begin
        data_split_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_68_fu_751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_34_we0 = 1'b1;
    end else begin
        data_split_V_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((icmp_ln878_fu_947_p2 == 1'd1)) begin
            data_split_V_address0 = data_split_V_addr_reg_1165;
        end else if ((icmp_ln878_fu_947_p2 == 1'd0)) begin
            data_split_V_address0 = zext_ln878_fu_942_p1;
        end else begin
            data_split_V_address0 = 'bx;
        end
    end else begin
        data_split_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_947_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((icmp_ln878_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)))) begin
        data_split_V_ce0 = 1'b1;
    end else begin
        data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        data_split_V_we0 = 1'b1;
    end else begin
        data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln890_1316_fu_787_p2 == 1'd0) & (cmp_i_i565_reg_988 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln890_1317_fu_649_p2 == 1'd0) & (cmp_i_i565_reg_988 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        fifo_B_B_IO_L2_in_7_x116_blk_n = fifo_B_B_IO_L2_in_7_x116_empty_n;
    end else begin
        fifo_B_B_IO_L2_in_7_x116_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op161_read_state13 == 1'b1)) & (ap_predicate_op161_read_state13 == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | (~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) & (1'b1 == ap_CS_fsm_state5) & (ap_predicate_op79_read_state5 == 1'b1)))) begin
        fifo_B_B_IO_L2_in_7_x116_read = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_7_x116_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state12))) begin
        fifo_B_PE_0_7_x196_blk_n = fifo_B_PE_0_7_x196_full_n;
    end else begin
        fifo_B_PE_0_7_x196_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((fifo_B_PE_0_7_x196_full_n == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            fifo_B_PE_0_7_x196_din = data_split_V_q0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            fifo_B_PE_0_7_x196_din = data_split_V_33_q0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            fifo_B_PE_0_7_x196_din = data_split_V_34_q0;
        end else begin
            fifo_B_PE_0_7_x196_din = 'bx;
        end
    end else begin
        fifo_B_PE_0_7_x196_din = 'bx;
    end
end

always @ (*) begin
    if ((((fifo_B_PE_0_7_x196_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | ((fifo_B_PE_0_7_x196_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((fifo_B_PE_0_7_x196_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        fifo_B_PE_0_7_x196_write = 1'b1;
    end else begin
        fifo_B_PE_0_7_x196_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        local_B_ping_V_0_address0 = zext_ln890_fu_880_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        local_B_ping_V_0_address0 = zext_ln890_145_fu_782_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_ping_V_0_address0 = zext_ln890_148_fu_661_p1;
    end else begin
        local_B_ping_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state6) | (~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op161_read_state13 == 1'b1)) & (1'b1 == ap_CS_fsm_state13)))) begin
        local_B_ping_V_0_ce0 = 1'b1;
    end else begin
        local_B_ping_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op161_read_state13 == 1'b1)) & (icmp_ln890_1316_fu_787_p2 == 1'd0) & (cmp_i_i565_reg_988 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        local_B_ping_V_0_we0 = 1'b1;
    end else begin
        local_B_ping_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_pong_V_0_address0 = zext_ln890_147_fu_678_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_B_pong_V_0_address0 = zext_ln890_146_fu_644_p1;
    end else begin
        local_B_pong_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_B_pong_V_0_ce0 = 1'b1;
    end else begin
        local_B_pong_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) & (icmp_ln890_1317_fu_649_p2 == 1'd0) & (cmp_i_i565_reg_988 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        local_B_pong_V_0_we0 = 1'b1;
    end else begin
        local_B_pong_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1312_fu_600_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln16584_fu_632_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_phi_mux_arb_17_phi_fu_343_p4 == 1'd1) & (icmp_ln16584_fu_632_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) & (1'b1 == ap_CS_fsm_state5) & ((icmp_ln890_1317_fu_649_p2 == 1'd1) | (cmp_i_i565_reg_988 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) & (icmp_ln890_1317_fu_649_p2 == 1'd0) & (cmp_i_i565_reg_988 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((intra_trans_en_2_reg_326 == 1'd0) | ((icmp_ln890_1318_fu_683_p2 == 1'd1) & (arb_17_reg_339 == 1'd1))) | ((icmp_ln890_1319_fu_666_p2 == 1'd1) & (arb_17_reg_339 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_1318_fu_683_p2 == 1'd0) & (intra_trans_en_2_reg_326 == 1'd1) & (arb_17_reg_339 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_1321_fu_701_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln890_1323_fu_713_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln890_1325_fu_734_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln878_68_fu_751_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((fifo_B_PE_0_7_x196_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op161_read_state13 == 1'b1)) & (1'b1 == ap_CS_fsm_state13) & ((icmp_ln890_1316_fu_787_p2 == 1'd1) | (cmp_i_i565_reg_988 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op161_read_state13 == 1'b1)) & (icmp_ln890_1316_fu_787_p2 == 1'd0) & (cmp_i_i565_reg_988 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln890_1320_fu_799_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln890_1322_fu_811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln890_1324_fu_832_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln878_67_fu_849_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((fifo_B_PE_0_7_x196_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1311_fu_885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln890_1313_fu_897_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln890_1314_fu_909_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1315_fu_930_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln878_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((fifo_B_PE_0_7_x196_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i579_cast_fu_614_p2 = ($signed(6'd41) - $signed(p_shl_fu_606_p3));

assign add_ln691_1317_fu_874_p2 = (c5_V_reg_512 + 2'd1);

assign add_ln691_1318_fu_594_p2 = (c1_V_reg_302 + 3'd1);

assign add_ln691_1319_fu_891_p2 = (c6_V_reg_523 + 6'd1);

assign add_ln691_1320_fu_903_p2 = (c7_V_reg_534 + 4'd1);

assign add_ln691_1321_fu_776_p2 = (c4_V_reg_448 + 2'd1);

assign add_ln691_1322_fu_638_p2 = (c4_V_45_reg_362 + 2'd1);

assign add_ln691_1323_fu_924_p2 = (c8_V_reg_545 + 5'd1);

assign add_ln691_1324_fu_936_p2 = (n_V_reg_556 + 4'd1);

assign add_ln691_1326_fu_672_p2 = (c5_V_93_reg_384 + 2'd1);

assign add_ln691_1327_fu_655_p2 = (c5_V_94_reg_373 + 2'd1);

assign add_ln691_1328_fu_793_p2 = (c6_V_121_reg_459 + 6'd1);

assign add_ln691_1329_fu_695_p2 = (c6_V_122_reg_395 + 6'd1);

assign add_ln691_1330_fu_805_p2 = (c7_V_95_reg_470 + 4'd1);

assign add_ln691_1331_fu_707_p2 = (c7_V_96_reg_406 + 4'd1);

assign add_ln691_1332_fu_826_p2 = (c8_V_15_reg_481 + 5'd1);

assign add_ln691_1333_fu_838_p2 = (n_V_65_reg_492 + 4'd1);

assign add_ln691_1334_fu_728_p2 = (c8_V_16_reg_417 + 5'd1);

assign add_ln691_1335_fu_740_p2 = (n_V_66_reg_428 + 4'd1);

assign add_ln691_fu_582_p2 = (c0_V_reg_277 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op161_read_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state5 = ((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_762 = ((ap_phi_mux_arb_17_phi_fu_343_p4 == 1'd0) & (icmp_ln16584_fu_632_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_764 = ((ap_phi_mux_arb_17_phi_fu_343_p4 == 1'd1) & (icmp_ln16584_fu_632_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_818 = (~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) & (icmp_ln890_1317_fu_649_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5));
end

always @ (*) begin
    ap_condition_824 = (~((fifo_B_B_IO_L2_in_7_x116_empty_n == 1'b0) & (ap_predicate_op161_read_state13 == 1'b1)) & (icmp_ln890_1316_fu_787_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13));
end

assign ap_phi_mux_arb_17_phi_fu_343_p4 = arb_17_reg_339;

always @ (*) begin
    ap_predicate_op161_read_state13 = ((icmp_ln890_1316_fu_787_p2 == 1'd0) & (cmp_i_i565_reg_988 == 1'd0));
end

always @ (*) begin
    ap_predicate_op79_read_state5 = ((icmp_ln890_1317_fu_649_p2 == 1'd0) & (cmp_i_i565_reg_988 == 1'd0));
end

assign arb_fu_689_p2 = (arb_17_reg_339 ^ 1'd1);

assign c2_V_67_fu_626_p2 = (c2_V_reg_351 + 8'd1);

assign cmp_i_i565_fu_620_p2 = ((add_i_i579_cast_fu_614_p2 < 6'd7) ? 1'b1 : 1'b0);

assign data_split_V_33_d0 = p_Val2_71_reg_503[31:0];

assign data_split_V_34_d0 = p_Val2_s_reg_439[31:0];

assign data_split_V_d0 = p_Val2_72_reg_567[31:0];

assign empty_2672_fu_817_p1 = c7_V_95_reg_470[2:0];

assign empty_2673_fu_915_p1 = c7_V_reg_534[2:0];

assign empty_fu_719_p1 = c7_V_96_reg_406[2:0];

assign icmp_ln16584_fu_632_p2 = ((c2_V_reg_351 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_67_fu_849_p2 = ((n_V_65_reg_492 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_68_fu_751_p2 = ((n_V_66_reg_428 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_947_p2 = ((n_V_reg_556 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1311_fu_885_p2 = ((c5_V_reg_512 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1312_fu_600_p2 = ((c1_V_reg_302 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1313_fu_897_p2 = ((c6_V_reg_523 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1314_fu_909_p2 = ((c7_V_reg_534 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1315_fu_930_p2 = ((c8_V_reg_545 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1316_fu_787_p2 = ((c4_V_reg_448 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1317_fu_649_p2 = ((c4_V_45_reg_362 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1318_fu_683_p2 = ((c5_V_93_reg_384 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1319_fu_666_p2 = ((c5_V_94_reg_373 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1320_fu_799_p2 = ((c6_V_121_reg_459 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1321_fu_701_p2 = ((c6_V_122_reg_395 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1322_fu_811_p2 = ((c7_V_95_reg_470 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1323_fu_713_p2 = ((c7_V_96_reg_406 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1324_fu_832_p2 = ((c8_V_15_reg_481 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1325_fu_734_p2 = ((c8_V_16_reg_417 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_588_p2 = ((c0_V_reg_277 == 3'd4) ? 1'b1 : 1'b0);

assign idxprom114_fu_821_p1 = empty_2672_fu_817_p1;

assign idxprom169_fu_919_p1 = empty_2673_fu_915_p1;

assign idxprom_fu_723_p1 = empty_fu_719_p1;

assign p_shl_fu_606_p3 = {{c1_V_reg_302}, {3'd0}};

assign r_66_fu_860_p4 = {{p_Val2_71_reg_503[255:32]}};

assign r_67_fu_958_p4 = {{p_Val2_72_reg_567[255:32]}};

assign r_fu_762_p4 = {{p_Val2_s_reg_439[255:32]}};

assign zext_ln1497_65_fu_870_p1 = r_66_fu_860_p4;

assign zext_ln1497_66_fu_772_p1 = r_fu_762_p4;

assign zext_ln1497_fu_968_p1 = r_67_fu_958_p4;

assign zext_ln878_65_fu_844_p1 = n_V_65_reg_492;

assign zext_ln878_66_fu_746_p1 = n_V_66_reg_428;

assign zext_ln878_fu_942_p1 = n_V_reg_556;

assign zext_ln890_145_fu_782_p1 = c4_V_reg_448;

assign zext_ln890_146_fu_644_p1 = c4_V_45_reg_362;

assign zext_ln890_147_fu_678_p1 = c5_V_93_reg_384;

assign zext_ln890_148_fu_661_p1 = c5_V_94_reg_373;

assign zext_ln890_fu_880_p1 = c5_V_reg_512;

endmodule //top_B_IO_L2_in_boundary_x1
