

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Sat Oct 18 15:37:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.092 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|      268|  0.460 us|  2.680 us|   47|  269|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%FIR_accu32_loc = alloca i64 1"   --->   Operation 12 'alloca' 'FIR_accu32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [FIR_HLS.cpp:14]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln14 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:14]   --->   Operation 14 'specinterface' 'specinterface_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.07ns)   --->   "%data_in = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:20]   --->   Operation 19 'read' 'data_in' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mod_value_load = load i2 %mod_value" [FIR_HLS.cpp:22]   --->   Operation 20 'load' 'mod_value_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y2_load = load i16 %y2" [FIR_HLS.cpp:33]   --->   Operation 21 'load' 'y2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.54ns)   --->   "%switch_ln22 = switch i2 %mod_value_load, void %sw.bb, i2 3, void %sw.bb17, i2 1, void %sw.bb11, i2 2, void %sw.bb14" [FIR_HLS.cpp:22]   --->   Operation 22 'switch' 'switch_ln22' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 23 [2/2] (1.31ns)   --->   "%tmp_5 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %data_in, i3 7" [FIR_HLS.cpp:38]   --->   Operation 23 'call' 'tmp_5' <Predicate = (mod_value_load == 2)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 24 [2/2] (1.31ns)   --->   "%tmp_3 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %data_in, i3 7" [FIR_HLS.cpp:32]   --->   Operation 24 'call' 'tmp_3' <Predicate = (mod_value_load == 1)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 25 [2/2] (1.31ns)   --->   "%tmp_7 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %data_in, i3 7" [FIR_HLS.cpp:44]   --->   Operation 25 'call' 'tmp_7' <Predicate = (mod_value_load == 3)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 26 [2/2] (1.31ns)   --->   "%tmp = call i16 @FIR_filter, i16 %H_filter_FIR_dec_40, i16 %data_in, i3 7, i14 %b_FIR_dec_int_40" [FIR_HLS.cpp:24]   --->   Operation 26 'call' 'tmp' <Predicate = (mod_value_load == 0)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 27 [1/2] (1.31ns)   --->   "%tmp_5 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %data_in, i3 7" [FIR_HLS.cpp:38]   --->   Operation 27 'call' 'tmp_5' <Predicate = (mod_value_load == 2)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %tmp_5, i16 %y1_phase2" [FIR_HLS.cpp:38]   --->   Operation 28 'store' 'store_ln38' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.31ns)   --->   "%tmp_3 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %data_in, i3 7" [FIR_HLS.cpp:32]   --->   Operation 29 'call' 'tmp_3' <Predicate = (mod_value_load == 1)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln32 = store i16 %tmp_3, i16 %y1_phase1" [FIR_HLS.cpp:32]   --->   Operation 30 'store' 'store_ln32' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (1.31ns)   --->   "%tmp_7 = call i16 @FIR_filter.2, i16 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %data_in, i3 7" [FIR_HLS.cpp:44]   --->   Operation 31 'call' 'tmp_7' <Predicate = (mod_value_load == 3)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln44 = store i16 %tmp_7, i16 %y1_phase3" [FIR_HLS.cpp:44]   --->   Operation 32 'store' 'store_ln44' <Predicate = (mod_value_load == 3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.31>
ST_4 : Operation 33 [2/2] (1.31ns)   --->   "%tmp_6 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %y2_load, i3 5" [FIR_HLS.cpp:39]   --->   Operation 33 'call' 'tmp_6' <Predicate = (mod_value_load == 2)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 34 [2/2] (1.31ns)   --->   "%tmp_4 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41, i16 %y2_load, i3 5" [FIR_HLS.cpp:33]   --->   Operation 34 'call' 'tmp_4' <Predicate = (mod_value_load == 1)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 35 [2/2] (1.31ns)   --->   "%tmp_8 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %y2_load, i3 5" [FIR_HLS.cpp:45]   --->   Operation 35 'call' 'tmp_8' <Predicate = (mod_value_load == 3)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.31>
ST_5 : Operation 36 [1/2] (1.31ns)   --->   "%tmp_6 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %y2_load, i3 5" [FIR_HLS.cpp:39]   --->   Operation 36 'call' 'tmp_6' <Predicate = (mod_value_load == 2)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 37 [1/1] (0.52ns)   --->   "%store_ln40 = store i2 3, i2 %mod_value" [FIR_HLS.cpp:40]   --->   Operation 37 'store' 'store_ln40' <Predicate = (mod_value_load == 2)> <Delay = 0.52>
ST_5 : Operation 38 [1/1] (0.52ns)   --->   "%br_ln42 = br void %sw.epilog" [FIR_HLS.cpp:42]   --->   Operation 38 'br' 'br_ln42' <Predicate = (mod_value_load == 2)> <Delay = 0.52>
ST_5 : Operation 39 [1/2] (1.31ns)   --->   "%tmp_4 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41, i16 %y2_load, i3 5" [FIR_HLS.cpp:33]   --->   Operation 39 'call' 'tmp_4' <Predicate = (mod_value_load == 1)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 40 [1/1] (0.52ns)   --->   "%store_ln34 = store i2 2, i2 %mod_value" [FIR_HLS.cpp:34]   --->   Operation 40 'store' 'store_ln34' <Predicate = (mod_value_load == 1)> <Delay = 0.52>
ST_5 : Operation 41 [1/1] (0.52ns)   --->   "%br_ln36 = br void %sw.epilog" [FIR_HLS.cpp:36]   --->   Operation 41 'br' 'br_ln36' <Predicate = (mod_value_load == 1)> <Delay = 0.52>
ST_5 : Operation 42 [1/2] (1.31ns)   --->   "%tmp_8 = call i16 @FIR_filter.2, i16 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %y2_load, i3 5" [FIR_HLS.cpp:45]   --->   Operation 42 'call' 'tmp_8' <Predicate = (mod_value_load == 3)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 43 [1/1] (0.52ns)   --->   "%store_ln46 = store i2 0, i2 %mod_value" [FIR_HLS.cpp:46]   --->   Operation 43 'store' 'store_ln46' <Predicate = (mod_value_load == 3)> <Delay = 0.52>
ST_5 : Operation 44 [1/1] (0.52ns)   --->   "%br_ln48 = br void %sw.epilog" [FIR_HLS.cpp:48]   --->   Operation 44 'br' 'br_ln48' <Predicate = (mod_value_load == 3)> <Delay = 0.52>

State 6 <SV = 1> <Delay = 4.09>
ST_6 : Operation 45 [1/2] (1.31ns)   --->   "%tmp = call i16 @FIR_filter, i16 %H_filter_FIR_dec_40, i16 %data_in, i3 7, i14 %b_FIR_dec_int_40" [FIR_HLS.cpp:24]   --->   Operation 45 'call' 'tmp' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%y1_phase1_load = load i16 %y1_phase1" [FIR_HLS.cpp:25]   --->   Operation 46 'load' 'y1_phase1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%y1_phase2_load = load i16 %y1_phase2" [FIR_HLS.cpp:25]   --->   Operation 47 'load' 'y1_phase2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%y1_phase3_load = load i16 %y1_phase3" [FIR_HLS.cpp:25]   --->   Operation 48 'load' 'y1_phase3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i16 %y1_phase1_load, i16 %y1_phase2_load" [FIR_HLS.cpp:25]   --->   Operation 49 'add' 'add_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 50 [1/1] (0.85ns)   --->   "%add_ln25_1 = add i16 %y1_phase3_load, i16 %tmp" [FIR_HLS.cpp:25]   --->   Operation 50 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_n = add i16 %add_ln25_1, i16 %add_ln25" [FIR_HLS.cpp:25]   --->   Operation 51 'add' 'x_n' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 52 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln62 = store i16 %x_n, i16 116" [FIR_HLS.cpp:62->FIR_HLS.cpp:26]   --->   Operation 52 'store' 'store_ln62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 117> <RAM>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i31 %FIR_accu32_loc, i16 %H_filter_FIR_kernel, i16 %b_FIR_kernel"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i31 %FIR_accu32_loc, i16 %H_filter_FIR_kernel, i16 %b_FIR_kernel"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 4> <Delay = 1.31>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%FIR_accu32_loc_load = load i31 %FIR_accu32_loc"   --->   Operation 55 'load' 'FIR_accu32_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i16 %H_filter_FIR_kernel"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %FIR_accu32_loc_load, i32 15, i32 30" [FIR_HLS.cpp:73->FIR_HLS.cpp:26]   --->   Operation 57 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %y, i16 %y2" [FIR_HLS.cpp:26]   --->   Operation 58 'store' 'store_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [2/2] (1.31ns)   --->   "%tmp_2 = call i16 @FIR_filter, i16 %H_filter_FIR_int_40, i16 %y, i3 5, i14 %b_FIR_dec_int_40" [FIR_HLS.cpp:27]   --->   Operation 59 'call' 'tmp_2' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 5> <Delay = 2.29>
ST_10 : Operation 60 [1/2] (1.62ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i16 %H_filter_FIR_kernel"   --->   Operation 60 'call' 'call_ln0' <Predicate = (mod_value_load == 0)> <Delay = 1.62> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 61 [1/2] (1.31ns)   --->   "%tmp_2 = call i16 @FIR_filter, i16 %H_filter_FIR_int_40, i16 %y, i3 5, i14 %b_FIR_dec_int_40" [FIR_HLS.cpp:27]   --->   Operation 61 'call' 'tmp_2' <Predicate = (mod_value_load == 0)> <Delay = 1.31> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 62 [1/1] (0.52ns)   --->   "%store_ln28 = store i2 1, i2 %mod_value" [FIR_HLS.cpp:28]   --->   Operation 62 'store' 'store_ln28' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_10 : Operation 63 [1/1] (0.52ns)   --->   "%br_ln30 = br void %sw.epilog" [FIR_HLS.cpp:30]   --->   Operation 63 'br' 'br_ln30' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%p_0 = phi i16 %tmp_8, void %sw.bb17, i16 %tmp_6, void %sw.bb14, i16 %tmp_4, void %sw.bb11, i16 %tmp_2, void %sw.bb" [FIR_HLS.cpp:45]   --->   Operation 64 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [2/2] (0.45ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:51]   --->   Operation 65 'write' 'write_ln51' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 11 <SV = 6> <Delay = 0.45>
ST_11 : Operation 66 [1/2] (0.45ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:51]   --->   Operation 66 'write' 'write_ln51' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [FIR_HLS.cpp:52]   --->   Operation 67 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.863ns
The critical path consists of the following:
	'load' operation 2 bit ('mod_value_load', FIR_HLS.cpp:22) on static variable 'mod_value' [30]  (0.000 ns)
	'call' operation 16 bit ('tmp_7', FIR_HLS.cpp:44) to 'FIR_filter.2' [46]  (1.315 ns)
	blocking operation 0.548 ns on control path)

 <State 2>: 1.315ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp_5', FIR_HLS.cpp:38) to 'FIR_filter.2' [34]  (1.315 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 1.315ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp_8', FIR_HLS.cpp:45) to 'FIR_filter.2' [48]  (1.315 ns)

 <State 5>: 1.315ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp_6', FIR_HLS.cpp:39) to 'FIR_filter.2' [36]  (1.315 ns)

 <State 6>: 4.092ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp', FIR_HLS.cpp:24) to 'FIR_filter' [52]  (1.315 ns)
	'add' operation 16 bit ('add_ln25_1', FIR_HLS.cpp:25) [57]  (0.853 ns)
	'add' operation 16 bit ('x_n', FIR_HLS.cpp:25) [58]  (0.687 ns)
	'store' operation 0 bit ('store_ln62', FIR_HLS.cpp:62->FIR_HLS.cpp:26) of variable 'x_n', FIR_HLS.cpp:25 on array 'H_filter_FIR_kernel' [59]  (1.237 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 1.315ns
The critical path consists of the following:
	'load' operation 31 bit ('FIR_accu32_loc_load') on local variable 'FIR_accu32_loc' [61]  (0.000 ns)
	'call' operation 16 bit ('tmp_2', FIR_HLS.cpp:27) to 'FIR_filter' [65]  (1.315 ns)

 <State 10>: 2.293ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp_2', FIR_HLS.cpp:27) to 'FIR_filter' [65]  (1.315 ns)
	multiplexor before 'phi' operation 16 bit ('p_0', FIR_HLS.cpp:45) with incoming values : ('tmp_6', FIR_HLS.cpp:39) ('tmp_4', FIR_HLS.cpp:33) ('tmp_8', FIR_HLS.cpp:45) ('tmp_2', FIR_HLS.cpp:27) [69]  (0.525 ns)
	'phi' operation 16 bit ('p_0', FIR_HLS.cpp:45) with incoming values : ('tmp_6', FIR_HLS.cpp:39) ('tmp_4', FIR_HLS.cpp:33) ('tmp_8', FIR_HLS.cpp:45) ('tmp_2', FIR_HLS.cpp:27) [69]  (0.000 ns)
	axis write operation ('write_ln51', FIR_HLS.cpp:51) on port 'output_r' (FIR_HLS.cpp:51) [70]  (0.453 ns)

 <State 11>: 0.453ns
The critical path consists of the following:
	axis write operation ('write_ln51', FIR_HLS.cpp:51) on port 'output_r' (FIR_HLS.cpp:51) [70]  (0.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
