Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto deb6d005353c4b69ab1cdaaf005cb36d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AC701_behav xil_defaultlib.AC701 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] ibufds remains a black-box since it has no binding entity [C:/Users/htqwj/APCU/work_2/project_4/project_4.srcs/sources_1/new/AC701.vhd:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.d_trigger [d_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.sn74ls697 [sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.ac701
Built simulation snapshot AC701_behav
