
*** Running vivado
    with args -log design_1_byte_count_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_byte_count_0_1.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_byte_count_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/estimation_accel/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'jnowaczek:byte_count_mvp:byte_count:1.1'. The one found in IP location 'e:/estimation_accel/vivado/ip_repo/export_10' will take precedence over the same IP in location e:/estimation_accel/vivado/ip_repo/export_9
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'jnowaczek:bytecount:byte_count:1.0'. The one found in IP location 'e:/estimation_accel/vivado/ip_repo/export_3' will take precedence over the same IP in locations: 
   e:/estimation_accel/vivado/ip_repo/export
   e:/estimation_accel/vivado/ip_repo/export_1
   e:/estimation_accel/vivado/ip_repo/export_2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'jnowaczek:bytecount:byte_count:1.2'. The one found in IP location 'e:/estimation_accel/vivado/ip_repo/export_5' will take precedence over the same IP in location e:/estimation_accel/vivado/ip_repo/export_6
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'jnowaczek:byte_count_mvp:byte_count:1.0'. The one found in IP location 'e:/estimation_accel/vivado/ip_repo/export_7' will take precedence over the same IP in location e:/estimation_accel/vivado/ip_repo/export_8
Command: synth_design -top design_1_byte_count_0_1 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1275.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_byte_count_0_1' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ip/design_1_byte_count_0_1/synth/design_1_byte_count_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'byte_count' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_input0_RAM_AUTO_1R1W' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_input0_RAM_AUTO_1R1W.v:9]
INFO: [Synth 8-6157] synthesizing module 'byte_count_input0_RAM_AUTO_1R1W_memcore' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_input0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_input0_RAM_AUTO_1R1W_memcore' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_input0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_input0_RAM_AUTO_1R1W' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_input0_RAM_AUTO_1R1W.v:9]
INFO: [Synth 8-6157] synthesizing module 'byte_count_appearances0_RAM_AUTO_1R1W' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_appearances0_RAM_AUTO_1R1W.v:9]
INFO: [Synth 8-6157] synthesizing module 'byte_count_appearances0_RAM_AUTO_1R1W_memcore' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_appearances0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_appearances0_RAM_AUTO_1R1W_memcore' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_appearances0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_appearances0_RAM_AUTO_1R1W' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_appearances0_RAM_AUTO_1R1W.v:9]
INFO: [Synth 8-6157] synthesizing module 'byte_count_control_s_axi' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_control_s_axi.v:205]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_control_s_axi' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_store' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_fifo' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_srl' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_srl' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_fifo' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized0' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_mem' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_mem' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized0' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized1' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_srl__parameterized0' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_srl__parameterized0' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized1' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized2' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_srl__parameterized1' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_srl__parameterized1' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized2' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_store' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_load' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized3' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_mem__parameterized0' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_mem__parameterized0' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized3' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_load' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_write' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_reg_slice' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_reg_slice' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized4' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_srl__parameterized2' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_srl__parameterized2' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized4' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_throttle' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_reg_slice__parameterized0' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_reg_slice__parameterized0' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized5' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_srl__parameterized3' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_srl__parameterized3' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized5' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized6' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_srl__parameterized4' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_srl__parameterized4' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_fifo__parameterized6' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_throttle' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_reg_slice__parameterized1' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_reg_slice__parameterized1' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_write' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_read' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'byte_count_gmem_m_axi_reg_slice__parameterized2' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_reg_slice__parameterized2' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi_read' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_gmem_m_axi' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'byte_count_split' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_split.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_split_Pipeline_VITIS_LOOP_46_1' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_split_Pipeline_VITIS_LOOP_46_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_flow_control_loop_pipe_sequential_init' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_flow_control_loop_pipe_sequential_init' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_split_Pipeline_VITIS_LOOP_46_1' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_split_Pipeline_VITIS_LOOP_46_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_split' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_split.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_count_appearances_1' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_count_appearances_1_Pipeline_APPEARANCES' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_1_Pipeline_APPEARANCES.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_count_appearances_1_Pipeline_APPEARANCES' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_1_Pipeline_APPEARANCES.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_count_appearances_1' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_count_appearances_2' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_count_appearances_2_Pipeline_APPEARANCES' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_2_Pipeline_APPEARANCES.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_count_appearances_2_Pipeline_APPEARANCES' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_2_Pipeline_APPEARANCES.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_count_appearances_2' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_count_appearances_3' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_count_appearances_3_Pipeline_APPEARANCES' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_3_Pipeline_APPEARANCES.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_count_appearances_3_Pipeline_APPEARANCES' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_3_Pipeline_APPEARANCES.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_count_appearances_3' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_count_appearances' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_count_appearances_Pipeline_APPEARANCES' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_Pipeline_APPEARANCES.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_count_appearances_Pipeline_APPEARANCES' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances_Pipeline_APPEARANCES.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_count_appearances' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_appearances.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_reduce_appearances' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_reduce_appearances.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_reduce_appearances' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_reduce_appearances.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_count_threshold' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_threshold.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_count_threshold' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_count_threshold.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_Block_entry211_proc' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_Block_entry211_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_Block_entry211_proc' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_Block_entry211_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_Block_entry_proc_proc' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_Block_entry_proc_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_Block_entry_proc_proc' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_Block_entry_proc_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'byte_count_fifo_w9_d2_S' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_fifo_w9_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'byte_count_fifo_w9_d2_S_shiftReg' [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_fifo_w9_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_fifo_w9_d2_S_shiftReg' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_fifo_w9_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'byte_count_fifo_w9_d2_S' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_fifo_w9_d2_S.v:43]
INFO: [Synth 8-6155] done synthesizing module 'byte_count' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_byte_count_0_1' (0#1) [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ip/design_1_byte_count_0_1/synth/design_1_byte_count_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_control_s_axi.v:269]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln46_reg_299_pp0_iter1_reg_reg was removed.  [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ipshared/58b0/hdl/verilog/byte_count_split_Pipeline_VITIS_LOOP_46_1.v:301]
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_WREADY in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[26] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[25] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[24] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[23] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[22] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[21] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[20] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[19] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[18] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[17] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[16] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[15] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[14] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[13] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[12] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[11] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[10] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[9] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[8] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[7] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[6] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[5] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[4] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[3] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[2] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[1] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln46[0] in module byte_count_split_Pipeline_VITIS_LOOP_46_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_WREADY in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r[4] in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r[3] in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r[2] in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r[1] in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_r[0] in module byte_count_split is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module byte_count_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module byte_count_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module byte_count_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module byte_count_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module byte_count_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module byte_count_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module byte_count_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module byte_count_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module byte_count_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module byte_count_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module byte_count_appearances0_RAM_AUTO_1R1W_memcore is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module byte_count_input0_RAM_AUTO_1R1W_memcore is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1431.145 ; gain = 155.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1431.145 ; gain = 155.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1431.145 ; gain = 155.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.852 . Memory (MB): peak = 1431.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ip/design_1_byte_count_0_1/constraints/byte_count_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/estimation_accel/vivado/estimation_mvp/estimation_mvp.gen/sources_1/bd/design_1/ip/design_1_byte_count_0_1/constraints/byte_count_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/estimation_accel/vivado/estimation_mvp/estimation_mvp.runs/design_1_byte_count_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/estimation_accel/vivado/estimation_mvp/estimation_mvp.runs/design_1_byte_count_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1541.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.554 . Memory (MB): peak = 1555.602 ; gain = 13.941
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/estimation_accel/vivado/estimation_mvp/estimation_mvp.runs/design_1_byte_count_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'byte_count_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'byte_count_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'byte_count_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'byte_count_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'byte_count_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'byte_count_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "byte_count_input0_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "byte_count_appearances0_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'byte_count_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'byte_count_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'byte_count_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'byte_count_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'byte_count_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'byte_count_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 131   
	   2 Input    7 Bit       Adders := 43    
	   3 Input    7 Bit       Adders := 21    
	   2 Input    6 Bit       Adders := 22    
	   3 Input    6 Bit       Adders := 10    
	   2 Input    5 Bit       Adders := 28    
	   3 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 21    
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 11    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 14    
	   2 Input    1 Bit       Adders := 18    
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	              289 Bit    Registers := 1     
	              288 Bit    Registers := 1     
	              258 Bit    Registers := 1     
	              257 Bit    Registers := 2     
	              256 Bit    Registers := 2     
	              224 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 64    
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 152   
	                7 Bit    Registers := 68    
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 297   
+---RAMs : 
	              64K Bit	(255 X 258 bit)          RAMs := 1     
	               8K Bit	(256 X 32 bit)          RAMs := 10    
	               4K Bit	(15 X 288 bit)          RAMs := 1     
	               4K Bit	(512 X 8 bit)          RAMs := 4     
+---Muxes : 
	   2 Input  257 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 3     
	 216 Input  215 Bit        Muxes := 1     
	 133 Input  132 Bit        Muxes := 1     
	   2 Input  131 Bit        Muxes := 4     
	 132 Input  131 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 84    
	   2 Input   20 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 9     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 35    
	 128 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 25    
	   2 Input    6 Bit        Muxes := 11    
	   2 Input    5 Bit        Muxes := 26    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 20    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 76    
	   3 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 268   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "inst/appearances0_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/appearances0_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/appearances2_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/appearances2_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/appearances3_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/appearances3_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/combined_appearances_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/combined_appearances_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 288 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 288 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3971] The signal "inst/appearances1_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/appearances1_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element input3_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element input2_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element input1_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element input0_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module byte_count_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module byte_count_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module byte_count_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module byte_count_gmem_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                  | appearances0_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances0_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances2_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances2_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances3_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances3_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | combined_appearances_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | combined_appearances_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/i_1/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                      | 255 x 258(READ_FIRST)  | W |   | 255 x 258(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|inst                  | appearances1_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances1_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | input3_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg                                   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                  | input2_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg                                   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                  | input1_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg                                   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                  | input0_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg                                   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:17 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                  | appearances0_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances0_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances2_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances2_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances3_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances3_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | combined_appearances_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | combined_appearances_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/i_1/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                      | 255 x 258(READ_FIRST)  | W |   | 255 x 258(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|inst                  | appearances1_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | appearances1_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg         | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst                  | input3_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg                                   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                  | input2_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg                                   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                  | input1_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg                                   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                  | input0_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg                                   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/appearances0_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances0_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances0_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances0_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances2_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances2_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances2_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances2_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances3_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances3_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances3_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances3_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/combined_appearances_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/combined_appearances_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/combined_appearances_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/combined_appearances_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances1_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances1_U/gen_buffer[0].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances1_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/appearances1_U/gen_buffer[1].byte_count_appearances0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input3_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input2_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input1_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/input0_U/byte_count_input0_RAM_AUTO_1R1W_memcore_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:02:38 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:35 ; elapsed = 00:02:38 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 289    | 289        | 289    | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    95|
|2     |LUT1     |    23|
|3     |LUT2     |   756|
|4     |LUT3     |  1555|
|5     |LUT4     |  1393|
|6     |LUT5     |  1280|
|7     |LUT6     |  2021|
|8     |MUXF7    |     1|
|9     |RAMB18E1 |     4|
|10    |RAMB36E1 |    14|
|13    |SRL16E   |    29|
|14    |FDRE     |  5171|
|15    |FDSE     |    22|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 1555.602 ; gain = 279.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:10 ; elapsed = 00:02:29 . Memory (MB): peak = 1555.602 ; gain = 155.504
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 1555.602 ; gain = 279.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 1555.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1555.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 562977fb
INFO: [Common 17-83] Releasing license: Synthesis
176 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:48 ; elapsed = 00:03:01 . Memory (MB): peak = 1555.602 ; gain = 279.961
INFO: [Common 17-1381] The checkpoint 'E:/estimation_accel/vivado/estimation_mvp/estimation_mvp.runs/design_1_byte_count_0_1_synth_1/design_1_byte_count_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_byte_count_0_1, cache-ID = 8500bde046f40bd8
INFO: [Coretcl 2-1174] Renamed 62 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/estimation_accel/vivado/estimation_mvp/estimation_mvp.runs/design_1_byte_count_0_1_synth_1/design_1_byte_count_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_byte_count_0_1_utilization_synth.rpt -pb design_1_byte_count_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  2 20:52:14 2022...
