#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56536a4fc7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56536a517a70 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale -9 -11;
P_0x56536a4f5440 .param/str "RAM_INIT_FILE" 0 3 4, "test/Assembly/addiu-0.hex.txt";
P_0x56536a4f5480 .param/l "REF_OUT" 0 3 6, +C4<00000000000000000000000000000001>;
P_0x56536a4f54c0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000000001111101000>;
v0x56536a55c850_0 .net "active", 0 0, v0x56536a5590b0_0;  1 drivers
v0x56536a55c920_0 .var "clk", 0 0;
v0x56536a55c9c0_0 .var "clk_enable", 0 0;
v0x56536a55cac0_0 .net "data_address", 31 0, v0x56536a559450_0;  1 drivers
v0x56536a55cb60_0 .net "data_read", 0 0, v0x56536a559520_0;  1 drivers
v0x56536a55cc50_0 .net "data_readdata", 31 0, L_0x56536a56eb60;  1 drivers
v0x56536a55cd40_0 .net "data_write", 0 0, v0x56536a5596c0_0;  1 drivers
v0x56536a55ce30_0 .net "data_writedata", 31 0, v0x56536a559790_0;  1 drivers
v0x56536a55cf20_0 .net "instr_address", 31 0, L_0x56536a56f250;  1 drivers
v0x56536a55cfe0_0 .net "instr_readdata", 31 0, L_0x56536a56dc50;  1 drivers
v0x56536a55d0f0_0 .net "register_v0", 31 0, L_0x56536a571bf0;  1 drivers
v0x56536a55d200_0 .var "rst", 0 0;
S_0x56536a51db20 .scope module, "dMemory" "mips_cpu_dMemory" 3 23, 4 1 0, S_0x56536a517a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /OUTPUT 32 "readdata";
L_0x56536a541880 .functor BUFZ 8, L_0x56536a56e250, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56536a56e5b0 .functor BUFZ 8, L_0x56536a56e340, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56536a56e9b0 .functor BUFZ 8, L_0x56536a56e740, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56536a56ef80 .functor BUFZ 8, L_0x56536a56ed40, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56536a53ff80_0 .net *"_ivl_10", 32 0, L_0x56536a56e3e0;  1 drivers
L_0x7f0db9f3a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56536a540520_0 .net *"_ivl_13", 0 0, L_0x7f0db9f3a210;  1 drivers
L_0x7f0db9f3a258 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56536a540a80_0 .net/2u *"_ivl_14", 32 0, L_0x7f0db9f3a258;  1 drivers
v0x56536a53e330_0 .net *"_ivl_16", 32 0, L_0x56536a56e510;  1 drivers
v0x56536a5289d0_0 .net *"_ivl_19", 7 0, L_0x56536a56e5b0;  1 drivers
v0x56536a51d630_0 .net *"_ivl_2", 7 0, L_0x56536a56e250;  1 drivers
v0x56536a550290_0 .net *"_ivl_22", 7 0, L_0x56536a56e740;  1 drivers
v0x56536a550370_0 .net *"_ivl_24", 32 0, L_0x56536a56e7e0;  1 drivers
L_0x7f0db9f3a2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56536a550450_0 .net *"_ivl_27", 0 0, L_0x7f0db9f3a2a0;  1 drivers
L_0x7f0db9f3a2e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56536a550530_0 .net/2u *"_ivl_28", 32 0, L_0x7f0db9f3a2e8;  1 drivers
v0x56536a550610_0 .net *"_ivl_30", 32 0, L_0x56536a56e910;  1 drivers
v0x56536a5506f0_0 .net *"_ivl_33", 7 0, L_0x56536a56e9b0;  1 drivers
v0x56536a5507d0_0 .net *"_ivl_37", 7 0, L_0x56536a56ed40;  1 drivers
v0x56536a5508b0_0 .net *"_ivl_39", 32 0, L_0x56536a56ede0;  1 drivers
L_0x7f0db9f3a330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56536a550990_0 .net *"_ivl_42", 0 0, L_0x7f0db9f3a330;  1 drivers
L_0x7f0db9f3a378 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56536a550a70_0 .net/2u *"_ivl_43", 32 0, L_0x7f0db9f3a378;  1 drivers
v0x56536a550b50_0 .net *"_ivl_45", 32 0, L_0x56536a56eee0;  1 drivers
v0x56536a550c30_0 .net *"_ivl_48", 7 0, L_0x56536a56ef80;  1 drivers
v0x56536a550d10_0 .net *"_ivl_5", 7 0, L_0x56536a541880;  1 drivers
v0x56536a550df0_0 .net *"_ivl_8", 7 0, L_0x56536a56e340;  1 drivers
v0x56536a550ed0_0 .net "address", 31 0, v0x56536a559450_0;  alias, 1 drivers
v0x56536a550fb0_0 .net "clk", 0 0, v0x56536a55c920_0;  1 drivers
v0x56536a551070 .array "memory", 0 100, 7 0;
v0x56536a551130_0 .net "read", 0 0, v0x56536a559520_0;  alias, 1 drivers
v0x56536a5511f0_0 .net "readdata", 31 0, L_0x56536a56eb60;  alias, 1 drivers
v0x56536a5512d0_0 .net "write", 0 0, v0x56536a5596c0_0;  alias, 1 drivers
v0x56536a551390_0 .net "writedata", 31 0, v0x56536a559790_0;  alias, 1 drivers
E_0x56536a494a10 .event posedge, v0x56536a550fb0_0;
L_0x56536a56e250 .array/port v0x56536a551070, v0x56536a559450_0;
L_0x56536a56e340 .array/port v0x56536a551070, L_0x56536a56e510;
L_0x56536a56e3e0 .concat [ 32 1 0 0], v0x56536a559450_0, L_0x7f0db9f3a210;
L_0x56536a56e510 .arith/sum 33, L_0x56536a56e3e0, L_0x7f0db9f3a258;
L_0x56536a56e740 .array/port v0x56536a551070, L_0x56536a56e910;
L_0x56536a56e7e0 .concat [ 32 1 0 0], v0x56536a559450_0, L_0x7f0db9f3a2a0;
L_0x56536a56e910 .arith/sum 33, L_0x56536a56e7e0, L_0x7f0db9f3a2e8;
L_0x56536a56eb60 .concat8 [ 8 8 8 8], L_0x56536a541880, L_0x56536a56e5b0, L_0x56536a56e9b0, L_0x56536a56ef80;
L_0x56536a56ed40 .array/port v0x56536a551070, L_0x56536a56eee0;
L_0x56536a56ede0 .concat [ 32 1 0 0], v0x56536a559450_0, L_0x7f0db9f3a330;
L_0x56536a56eee0 .arith/sum 33, L_0x56536a56ede0, L_0x7f0db9f3a378;
S_0x56536a51df10 .scope module, "harvardCpu" "mips_cpu_harvard" 3 24, 5 1 0, S_0x56536a517a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
enum0x56536a42a130 .enum4 (2)
   "FETCH" 2'b00,
   "DECODE" 2'b01,
   "EXEC" 2'b10,
   "HALTED" 2'b11
 ;
enum0x56536a44d600 .enum4 (6)
   "OP_R" 6'b000000,
   "OP_BLTZ" 6'b000001,
   "OP_JUMP" 6'b000010,
   "OP_JAL" 6'b000011,
   "OP_BEQ" 6'b000100,
   "OP_BNE" 6'b000101,
   "OP_BLEZ" 6'b000110,
   "OP_BGTZ" 6'b000111,
   "OP_ADDIU" 6'b001001,
   "OP_SLTI" 6'b001010,
   "OP_SLTIU" 6'b001011,
   "OP_ANDI" 6'b001100,
   "OP_ORI" 6'b001101,
   "OP_XORI" 6'b001110,
   "OP_LUI" 6'b001111,
   "OP_LB" 6'b100000,
   "OP_LH" 6'b100001,
   "OP_LWL" 6'b100010,
   "OP_LW" 6'b100011,
   "OP_LBU" 6'b100100,
   "OP_LHU" 6'b100101,
   "OP_LWR" 6'b100110,
   "OP_SB" 6'b101000,
   "OP_SH" 6'b101001,
   "OP_SW" 6'b101011
 ;
enum0x56536a4d5cb0 .enum4 (6)
   "F_SLL" 6'b000000,
   "F_SRL" 6'b000001,
   "F_SRA" 6'b000011,
   "F_SLLV" 6'b000100,
   "F_SRLV" 6'b000110,
   "F_SRAV" 6'b000111,
   "F_JR" 6'b001000,
   "F_JALR" 6'b001001,
   "F_MFHI" 6'b010000,
   "F_MTHI" 6'b010001,
   "F_MFLO" 6'b010010,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_ADD" 6'b100000,
   "F_ADDU" 6'b100001,
   "F_SUB" 6'b100010,
   "F_SUBU" 6'b100011,
   "F_AND" 6'b100100,
   "F_OR" 6'b100101,
   "F_XOR" 6'b100110,
   "F_NOR" 6'b100111,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011
 ;
L_0x56536a56f250 .functor BUFZ 32, v0x56536a559ff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56536a56f5c0 .functor BUFZ 32, L_0x56536a5721a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56536a56f6c0 .functor BUFZ 32, L_0x56536a5727d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a557f30_0 .net "AluOP", 5 0, L_0x56536a56f520;  1 drivers
v0x56536a558010_0 .net "Alu_A", 31 0, L_0x56536a56f5c0;  1 drivers
v0x56536a5580f0_0 .net "Alu_B", 31 0, L_0x56536a56f6c0;  1 drivers
v0x56536a5581b0_0 .net "Alu_Immediate", 15 0, L_0x56536a56f7c0;  1 drivers
v0x56536a558270_0 .net "Alu_Out", 31 0, v0x56536a551940_0;  1 drivers
v0x56536a558360_0 .net "Alu_Shamt", 4 0, L_0x56536a56f890;  1 drivers
v0x56536a558430_0 .var "Branch", 0 0;
v0x56536a5584d0_0 .var "Branch_Addr", 31 0;
v0x56536a5585b0_0 .var "DivFlag", 0 0;
v0x56536a558670_0 .var "Div_Reg", 0 0;
v0x56536a558730_0 .var "Div_Valid_In", 0 0;
v0x56536a558800_0 .net "Div_Valid_Out", 0 0, v0x56536a557d50_0;  1 drivers
v0x56536a5588d0_0 .net "HiLoOut", 31 0, L_0x56536a56f930;  1 drivers
v0x56536a558970_0 .var "HiLoSel", 0 0;
v0x56536a558a30_0 .var "HiLoSrc", 0 0;
v0x56536a558af0_0 .net "HiOut", 31 0, v0x56536a557100_0;  1 drivers
v0x56536a558be0_0 .var "Jump", 0 0;
v0x56536a558d90_0 .net "LoOut", 31 0, v0x56536a5572c0_0;  1 drivers
v0x56536a558e80_0 .var "Mem_Reg_Select", 0 0;
v0x56536a558f20_0 .net "ZF", 0 0, v0x56536a552530_0;  1 drivers
L_0x7f0db9f3a3c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56536a558ff0_0 .net/2u *"_ivl_0", 31 0, L_0x7f0db9f3a3c0;  1 drivers
v0x56536a5590b0_0 .var "active", 0 0;
v0x56536a559170_0 .net "carryNext", 0 0, v0x56536a551ac0_0;  1 drivers
v0x56536a559240_0 .var "carryReg", 0 0;
v0x56536a559310_0 .net "clk", 0 0, v0x56536a55c920_0;  alias, 1 drivers
v0x56536a5593b0_0 .net "clk_enable", 0 0, v0x56536a55c9c0_0;  1 drivers
v0x56536a559450_0 .var "data_address", 31 0;
v0x56536a559520_0 .var "data_read", 0 0;
v0x56536a5595f0_0 .net "data_readdata", 31 0, L_0x56536a56eb60;  alias, 1 drivers
v0x56536a5596c0_0 .var "data_write", 0 0;
v0x56536a559790_0 .var "data_writedata", 31 0;
v0x56536a559860_0 .var "delay_slot", 0 0;
v0x56536a559900_0 .var "instr", 31 0;
v0x56536a559bb0_0 .net "instr_address", 31 0, L_0x56536a56f250;  alias, 1 drivers
v0x56536a559c90_0 .net "instr_readdata", 31 0, L_0x56536a56dc50;  alias, 1 drivers
v0x56536a559d70_0 .net "linkNext", 0 0, v0x56536a551d90_0;  1 drivers
v0x56536a559e40_0 .var "lw_shift", 31 0;
v0x56536a559f00_0 .net "opcode", 5 0, L_0x56536a56f3a0;  1 drivers
v0x56536a559ff0_0 .var "pc", 31 0;
v0x56536a55a0b0_0 .net "pc_next", 31 0, L_0x56536a56f1b0;  1 drivers
v0x56536a55a190_0 .net "read_data_rs", 31 0, L_0x56536a5721a0;  1 drivers
v0x56536a55a250_0 .net "read_data_rt", 31 0, L_0x56536a5727d0;  1 drivers
v0x56536a55a310_0 .var "read_index_rs", 4 0;
v0x56536a55a400_0 .var "read_index_rt", 4 0;
v0x56536a55a4a0_0 .var "reg_write_data", 31 0;
v0x56536a55a560_0 .var "reg_write_enable", 0 0;
v0x56536a55a630_0 .net "register_v0", 31 0, L_0x56536a571bf0;  alias, 1 drivers
v0x56536a55a700_0 .net "reset", 0 0, v0x56536a55d200_0;  1 drivers
v0x56536a55a7f0_0 .net "sig_Branch", 0 0, v0x56536a5522b0_0;  1 drivers
v0x56536a55a890_0 .var "state", 1 0;
v0x56536a55a930_0 .var "write_index", 4 0;
v0x56536a55aa00_0 .var "write_on_next", 0 0;
L_0x56536a56f1b0 .arith/sum 32, v0x56536a559ff0_0, L_0x7f0db9f3a3c0;
L_0x56536a56f3a0 .part L_0x56536a56dc50, 26, 6;
L_0x56536a56f520 .part v0x56536a559900_0, 0, 6;
L_0x56536a56f7c0 .part v0x56536a559900_0, 0, 16;
L_0x56536a56f890 .part v0x56536a559900_0, 6, 5;
L_0x56536a56f930 .functor MUXZ 32, v0x56536a5572c0_0, v0x56536a557100_0, v0x56536a558970_0, C4<>;
S_0x56536a4fd6f0 .scope module, "ALU" "mips_cpu_ALU" 5 408, 6 1 0, S_0x56536a51df10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "ALU_control";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 16 "immediate";
    .port_info 4 /INPUT 32 "rs_content";
    .port_info 5 /INPUT 32 "rt_content";
    .port_info 6 /INPUT 1 "carry_in";
    .port_info 7 /INPUT 5 "rt_index";
    .port_info 8 /OUTPUT 1 "sig_branch";
    .port_info 9 /OUTPUT 32 "ALU_result";
    .port_info 10 /OUTPUT 1 "carry_out";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 1 "link";
v0x56536a551840_0 .net "ALU_control", 5 0, L_0x56536a56f520;  alias, 1 drivers
v0x56536a551940_0 .var "ALU_result", 31 0;
v0x56536a551a20_0 .net "carry_in", 0 0, v0x56536a559240_0;  1 drivers
v0x56536a551ac0_0 .var "carry_out", 0 0;
v0x56536a551b80_0 .var/i "i", 31 0;
v0x56536a551cb0_0 .net "immediate", 15 0, L_0x56536a56f7c0;  alias, 1 drivers
v0x56536a551d90_0 .var "link", 0 0;
v0x56536a551e50_0 .net "opcode", 5 0, L_0x56536a56f3a0;  alias, 1 drivers
v0x56536a551f30_0 .net "rs_content", 31 0, L_0x56536a5721a0;  alias, 1 drivers
v0x56536a552010_0 .net "rt_content", 31 0, L_0x56536a5727d0;  alias, 1 drivers
v0x56536a5520f0_0 .net "rt_index", 4 0, v0x56536a55a400_0;  1 drivers
v0x56536a5521d0_0 .net "shamt", 4 0, L_0x56536a56f890;  alias, 1 drivers
v0x56536a5522b0_0 .var "sig_branch", 0 0;
v0x56536a552370_0 .var "signExtend", 31 0;
v0x56536a552450_0 .var "temp", 31 0;
v0x56536a552530_0 .var "zero", 0 0;
v0x56536a5525f0_0 .var "zeroExtend", 31 0;
E_0x56536a495a80/0 .event edge, v0x56536a551e50_0, v0x56536a551840_0, v0x56536a551f30_0, v0x56536a552010_0;
E_0x56536a495a80/1 .event edge, v0x56536a5521d0_0, v0x56536a552450_0, v0x56536a551cb0_0, v0x56536a552370_0;
E_0x56536a495a80/2 .event edge, v0x56536a5525f0_0, v0x56536a551940_0, v0x56536a5520f0_0;
E_0x56536a495a80 .event/or E_0x56536a495a80/0, E_0x56536a495a80/1, E_0x56536a495a80/2;
S_0x56536a4fda90 .scope module, "Regs" "mips_cpu_regs" 5 409, 7 1 0, S_0x56536a51df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_index_rs";
    .port_info 3 /OUTPUT 32 "read_data_rs";
    .port_info 4 /INPUT 5 "read_index_rt";
    .port_info 5 /OUTPUT 32 "read_data_rt";
    .port_info 6 /INPUT 5 "write_index";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /INPUT 32 "write_data";
    .port_info 9 /OUTPUT 32 "reg_v0";
v0x56536a555c30_0 .array/port v0x56536a555c30, 0;
L_0x56536a56fab0 .functor BUFZ 32, v0x56536a555c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_1 .array/port v0x56536a555c30, 1;
L_0x56536a56fb20 .functor BUFZ 32, v0x56536a555c30_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_3 .array/port v0x56536a555c30, 3;
L_0x56536a56fc00 .functor BUFZ 32, v0x56536a555c30_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_4 .array/port v0x56536a555c30, 4;
L_0x56536a56fca0 .functor BUFZ 32, v0x56536a555c30_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_5 .array/port v0x56536a555c30, 5;
L_0x56536a56fd70 .functor BUFZ 32, v0x56536a555c30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_6 .array/port v0x56536a555c30, 6;
L_0x56536a56fe80 .functor BUFZ 32, v0x56536a555c30_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_7 .array/port v0x56536a555c30, 7;
L_0x56536a56ff20 .functor BUFZ 32, v0x56536a555c30_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_8 .array/port v0x56536a555c30, 8;
L_0x56536a570040 .functor BUFZ 32, v0x56536a555c30_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_9 .array/port v0x56536a555c30, 9;
L_0x56536a570110 .functor BUFZ 32, v0x56536a555c30_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_10 .array/port v0x56536a555c30, 10;
L_0x56536a570240 .functor BUFZ 32, v0x56536a555c30_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_11 .array/port v0x56536a555c30, 11;
L_0x56536a570310 .functor BUFZ 32, v0x56536a555c30_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_12 .array/port v0x56536a555c30, 12;
L_0x56536a570450 .functor BUFZ 32, v0x56536a555c30_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_13 .array/port v0x56536a555c30, 13;
L_0x56536a570520 .functor BUFZ 32, v0x56536a555c30_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_14 .array/port v0x56536a555c30, 14;
L_0x56536a5703e0 .functor BUFZ 32, v0x56536a555c30_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_15 .array/port v0x56536a555c30, 15;
L_0x56536a5706d0 .functor BUFZ 32, v0x56536a555c30_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_16 .array/port v0x56536a555c30, 16;
L_0x56536a570830 .functor BUFZ 32, v0x56536a555c30_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_17 .array/port v0x56536a555c30, 17;
L_0x56536a570900 .functor BUFZ 32, v0x56536a555c30_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_18 .array/port v0x56536a555c30, 18;
L_0x56536a570a70 .functor BUFZ 32, v0x56536a555c30_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_19 .array/port v0x56536a555c30, 19;
L_0x56536a570b40 .functor BUFZ 32, v0x56536a555c30_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_20 .array/port v0x56536a555c30, 20;
L_0x56536a570cc0 .functor BUFZ 32, v0x56536a555c30_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_21 .array/port v0x56536a555c30, 21;
L_0x56536a570d90 .functor BUFZ 32, v0x56536a555c30_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_22 .array/port v0x56536a555c30, 22;
L_0x56536a570f20 .functor BUFZ 32, v0x56536a555c30_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_23 .array/port v0x56536a555c30, 23;
L_0x56536a570ff0 .functor BUFZ 32, v0x56536a555c30_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_24 .array/port v0x56536a555c30, 24;
L_0x56536a571190 .functor BUFZ 32, v0x56536a555c30_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_25 .array/port v0x56536a555c30, 25;
L_0x56536a571260 .functor BUFZ 32, v0x56536a555c30_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_26 .array/port v0x56536a555c30, 26;
L_0x56536a571410 .functor BUFZ 32, v0x56536a555c30_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_27 .array/port v0x56536a555c30, 27;
L_0x56536a5714e0 .functor BUFZ 32, v0x56536a555c30_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_28 .array/port v0x56536a555c30, 28;
L_0x56536a5716a0 .functor BUFZ 32, v0x56536a555c30_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_29 .array/port v0x56536a555c30, 29;
L_0x56536a571770 .functor BUFZ 32, v0x56536a555c30_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_30 .array/port v0x56536a555c30, 30;
L_0x56536a571940 .functor BUFZ 32, v0x56536a555c30_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_31 .array/port v0x56536a555c30, 31;
L_0x56536a571a10 .functor BUFZ 32, v0x56536a555c30_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56536a555c30_2 .array/port v0x56536a555c30, 2;
L_0x56536a571bf0 .functor BUFZ 32, v0x56536a555c30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f0db9f3a408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56536a552990_0 .net *"_ivl_101", 30 0, L_0x7f0db9f3a408;  1 drivers
L_0x7f0db9f3a450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56536a552a70_0 .net/2u *"_ivl_102", 31 0, L_0x7f0db9f3a450;  1 drivers
v0x56536a552b50_0 .net *"_ivl_104", 0 0, L_0x56536a571c90;  1 drivers
L_0x7f0db9f3a498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56536a552bf0_0 .net/2u *"_ivl_106", 31 0, L_0x7f0db9f3a498;  1 drivers
v0x56536a552cd0_0 .net *"_ivl_108", 31 0, L_0x56536a571f10;  1 drivers
v0x56536a552e00_0 .net *"_ivl_110", 6 0, L_0x56536a571fe0;  1 drivers
L_0x7f0db9f3a4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56536a552ee0_0 .net *"_ivl_113", 1 0, L_0x7f0db9f3a4e0;  1 drivers
v0x56536a552fc0_0 .net *"_ivl_116", 31 0, L_0x56536a572330;  1 drivers
L_0x7f0db9f3a528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56536a5530a0_0 .net *"_ivl_119", 30 0, L_0x7f0db9f3a528;  1 drivers
L_0x7f0db9f3a570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56536a553180_0 .net/2u *"_ivl_120", 31 0, L_0x7f0db9f3a570;  1 drivers
v0x56536a553260_0 .net *"_ivl_122", 0 0, L_0x56536a572460;  1 drivers
L_0x7f0db9f3a5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56536a553320_0 .net/2u *"_ivl_124", 31 0, L_0x7f0db9f3a5b8;  1 drivers
v0x56536a553400_0 .net *"_ivl_126", 31 0, L_0x56536a5725a0;  1 drivers
v0x56536a5534e0_0 .net *"_ivl_128", 6 0, L_0x56536a572690;  1 drivers
L_0x7f0db9f3a600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56536a5535c0_0 .net *"_ivl_131", 1 0, L_0x7f0db9f3a600;  1 drivers
v0x56536a5536a0_0 .net *"_ivl_98", 31 0, L_0x56536a5709d0;  1 drivers
v0x56536a553780_0 .net "clk", 0 0, v0x56536a55c920_0;  alias, 1 drivers
v0x56536a553930_0 .var/i "index", 31 0;
v0x56536a5539f0_0 .net "read_data_rs", 31 0, L_0x56536a5721a0;  alias, 1 drivers
v0x56536a553ae0_0 .net "read_data_rt", 31 0, L_0x56536a5727d0;  alias, 1 drivers
v0x56536a553bb0_0 .net "read_index_rs", 4 0, v0x56536a55a310_0;  1 drivers
v0x56536a553c70_0 .net "read_index_rt", 4 0, v0x56536a55a400_0;  alias, 1 drivers
v0x56536a553d60_0 .net "reg_0", 31 0, L_0x56536a56fab0;  1 drivers
v0x56536a553e20_0 .net "reg_1", 31 0, L_0x56536a56fb20;  1 drivers
v0x56536a553f00_0 .net "reg_10", 31 0, L_0x56536a570240;  1 drivers
v0x56536a553fe0_0 .net "reg_11", 31 0, L_0x56536a570310;  1 drivers
v0x56536a5540c0_0 .net "reg_12", 31 0, L_0x56536a570450;  1 drivers
v0x56536a5541a0_0 .net "reg_13", 31 0, L_0x56536a570520;  1 drivers
v0x56536a554280_0 .net "reg_14", 31 0, L_0x56536a5703e0;  1 drivers
v0x56536a554360_0 .net "reg_15", 31 0, L_0x56536a5706d0;  1 drivers
v0x56536a554440_0 .net "reg_16", 31 0, L_0x56536a570830;  1 drivers
v0x56536a554520_0 .net "reg_17", 31 0, L_0x56536a570900;  1 drivers
v0x56536a554600_0 .net "reg_18", 31 0, L_0x56536a570a70;  1 drivers
v0x56536a5548f0_0 .net "reg_19", 31 0, L_0x56536a570b40;  1 drivers
v0x56536a5549d0_0 .net "reg_2", 31 0, v0x56536a555c30_2;  1 drivers
v0x56536a554ab0_0 .net "reg_20", 31 0, L_0x56536a570cc0;  1 drivers
v0x56536a554b90_0 .net "reg_21", 31 0, L_0x56536a570d90;  1 drivers
v0x56536a554c70_0 .net "reg_22", 31 0, L_0x56536a570f20;  1 drivers
v0x56536a554d50_0 .net "reg_23", 31 0, L_0x56536a570ff0;  1 drivers
v0x56536a554e30_0 .net "reg_24", 31 0, L_0x56536a571190;  1 drivers
v0x56536a554f10_0 .net "reg_25", 31 0, L_0x56536a571260;  1 drivers
v0x56536a554ff0_0 .net "reg_26", 31 0, L_0x56536a571410;  1 drivers
v0x56536a5550d0_0 .net "reg_27", 31 0, L_0x56536a5714e0;  1 drivers
v0x56536a5551b0_0 .net "reg_28", 31 0, L_0x56536a5716a0;  1 drivers
v0x56536a555290_0 .net "reg_29", 31 0, L_0x56536a571770;  1 drivers
v0x56536a555370_0 .net "reg_3", 31 0, L_0x56536a56fc00;  1 drivers
v0x56536a555450_0 .net "reg_30", 31 0, L_0x56536a571940;  1 drivers
v0x56536a555530_0 .net "reg_31", 31 0, L_0x56536a571a10;  1 drivers
v0x56536a555610_0 .net "reg_4", 31 0, L_0x56536a56fca0;  1 drivers
v0x56536a5556f0_0 .net "reg_5", 31 0, L_0x56536a56fd70;  1 drivers
v0x56536a5557d0_0 .net "reg_6", 31 0, L_0x56536a56fe80;  1 drivers
v0x56536a5558b0_0 .net "reg_7", 31 0, L_0x56536a56ff20;  1 drivers
v0x56536a555990_0 .net "reg_8", 31 0, L_0x56536a570040;  1 drivers
v0x56536a555a70_0 .net "reg_9", 31 0, L_0x56536a570110;  1 drivers
v0x56536a555b50_0 .net "reg_v0", 31 0, L_0x56536a571bf0;  alias, 1 drivers
v0x56536a555c30 .array "regs", 0 31, 31 0;
v0x56536a5560f0_0 .net "reset", 0 0, v0x56536a55d200_0;  alias, 1 drivers
v0x56536a5561b0_0 .net "write_data", 31 0, v0x56536a55a4a0_0;  1 drivers
v0x56536a556290_0 .net "write_enable", 0 0, v0x56536a55a560_0;  1 drivers
v0x56536a556350_0 .net "write_index", 4 0, v0x56536a55a930_0;  1 drivers
L_0x56536a5709d0 .concat [ 1 31 0 0], v0x56536a55d200_0, L_0x7f0db9f3a408;
L_0x56536a571c90 .cmp/eq 32, L_0x56536a5709d0, L_0x7f0db9f3a450;
L_0x56536a571f10 .array/port v0x56536a555c30, L_0x56536a571fe0;
L_0x56536a571fe0 .concat [ 5 2 0 0], v0x56536a55a310_0, L_0x7f0db9f3a4e0;
L_0x56536a5721a0 .functor MUXZ 32, L_0x56536a571f10, L_0x7f0db9f3a498, L_0x56536a571c90, C4<>;
L_0x56536a572330 .concat [ 1 31 0 0], v0x56536a55d200_0, L_0x7f0db9f3a528;
L_0x56536a572460 .cmp/eq 32, L_0x56536a572330, L_0x7f0db9f3a570;
L_0x56536a5725a0 .array/port v0x56536a555c30, L_0x56536a572690;
L_0x56536a572690 .concat [ 5 2 0 0], v0x56536a55a400_0, L_0x7f0db9f3a600;
L_0x56536a5727d0 .functor MUXZ 32, L_0x56536a5725a0, L_0x7f0db9f3a5b8, L_0x56536a572460, C4<>;
S_0x56536a5565d0 .scope module, "hilo" "mips_cpu_hilo" 5 410, 8 1 0, S_0x56536a51df10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 32 "lo_reg";
    .port_info 8 /OUTPUT 32 "hi_reg";
v0x56536a5568c0_0 .var "RestoreDivisor", 0 0;
v0x56536a556980_0 .net "a", 31 0, L_0x56536a5721a0;  alias, 1 drivers
v0x56536a556a90_0 .net "b", 31 0, L_0x56536a5727d0;  alias, 1 drivers
v0x56536a556b80_0 .net "clk", 0 0, v0x56536a55c920_0;  alias, 1 drivers
v0x56536a556c70_0 .var "dd", 31 0;
v0x56536a556da0_0 .var/i "divCount", 31 0;
v0x56536a556e80_0 .var "div_finish", 0 0;
v0x56536a556f40_0 .var "ds", 63 0;
v0x56536a557020_0 .var "ds_u", 93 0;
v0x56536a557100_0 .var "hi", 31 0;
v0x56536a5571e0_0 .net "hi_reg", 31 0, v0x56536a557100_0;  alias, 1 drivers
v0x56536a5572c0_0 .var "lo", 31 0;
v0x56536a5573a0_0 .net "lo_reg", 31 0, v0x56536a5572c0_0;  alias, 1 drivers
v0x56536a557480_0 .var "negDividend", 0 0;
v0x56536a557540_0 .var "negFlag", 0 0;
v0x56536a557600_0 .net "opcode", 5 0, L_0x56536a56f520;  alias, 1 drivers
v0x56536a5576c0_0 .var "prevR", 63 0;
v0x56536a557890_0 .var "prodreg", 63 0;
v0x56536a557970_0 .var "q", 31 0;
v0x56536a557a50_0 .var "r", 63 0;
v0x56536a557b30_0 .var "r_u", 93 0;
v0x56536a557c10_0 .net "reset", 0 0, v0x56536a55d200_0;  alias, 1 drivers
v0x56536a557cb0_0 .net "valid_in", 0 0, v0x56536a558730_0;  1 drivers
v0x56536a557d50_0 .var "valid_out", 0 0;
S_0x56536a55ac20 .scope module, "iMemory" "mips_cpu_iMemory" 3 22, 9 1 0, S_0x56536a517a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "readdata";
P_0x56536a55ae30 .param/str "MEM_INIT_FILE" 0 9 6, "test/Assembly/addiu-0.hex.txt";
L_0x56536a53b2b0 .functor BUFZ 8, L_0x56536a56d3a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56536a4647b0 .functor BUFZ 8, L_0x56536a56d4e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56536a494d10 .functor BUFZ 8, L_0x56536a56d850, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56536a541810 .functor BUFZ 8, L_0x56536a56dde0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f0db9f3a018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56536a55b230_0 .net/2u *"_ivl_0", 31 0, L_0x7f0db9f3a018;  1 drivers
v0x56536a55b330_0 .net *"_ivl_12", 7 0, L_0x56536a56d4e0;  1 drivers
v0x56536a55b410_0 .net *"_ivl_14", 32 0, L_0x56536a56d580;  1 drivers
L_0x7f0db9f3a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56536a55b4d0_0 .net *"_ivl_17", 0 0, L_0x7f0db9f3a060;  1 drivers
L_0x7f0db9f3a0a8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56536a55b5b0_0 .net/2u *"_ivl_18", 32 0, L_0x7f0db9f3a0a8;  1 drivers
v0x56536a55b6e0_0 .net *"_ivl_20", 32 0, L_0x56536a56d670;  1 drivers
v0x56536a55b7c0_0 .net *"_ivl_23", 7 0, L_0x56536a4647b0;  1 drivers
v0x56536a55b8a0_0 .net *"_ivl_26", 7 0, L_0x56536a56d850;  1 drivers
v0x56536a55b980_0 .net *"_ivl_28", 32 0, L_0x56536a56d930;  1 drivers
L_0x7f0db9f3a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56536a55ba60_0 .net *"_ivl_31", 0 0, L_0x7f0db9f3a0f0;  1 drivers
L_0x7f0db9f3a138 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56536a55bb40_0 .net/2u *"_ivl_32", 32 0, L_0x7f0db9f3a138;  1 drivers
v0x56536a55bc20_0 .net *"_ivl_34", 32 0, L_0x56536a56da20;  1 drivers
v0x56536a55bd00_0 .net *"_ivl_37", 7 0, L_0x56536a494d10;  1 drivers
v0x56536a55bde0_0 .net *"_ivl_41", 7 0, L_0x56536a56dde0;  1 drivers
v0x56536a55bec0_0 .net *"_ivl_43", 32 0, L_0x56536a56dee0;  1 drivers
L_0x7f0db9f3a180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56536a55bfa0_0 .net *"_ivl_46", 0 0, L_0x7f0db9f3a180;  1 drivers
L_0x7f0db9f3a1c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56536a55c080_0 .net/2u *"_ivl_47", 32 0, L_0x7f0db9f3a1c8;  1 drivers
v0x56536a55c160_0 .net *"_ivl_49", 32 0, L_0x56536a56df80;  1 drivers
v0x56536a55c240_0 .net *"_ivl_52", 7 0, L_0x56536a541810;  1 drivers
v0x56536a55c320_0 .net *"_ivl_6", 7 0, L_0x56536a56d3a0;  1 drivers
v0x56536a55c400_0 .net *"_ivl_9", 7 0, L_0x56536a53b2b0;  1 drivers
v0x56536a55c4e0_0 .net "address", 31 0, L_0x56536a56d2b0;  1 drivers
v0x56536a55c5c0 .array "memory", 0 400, 7 0;
v0x56536a55c680_0 .net "read_address", 31 0, L_0x56536a56f250;  alias, 1 drivers
v0x56536a55c740_0 .net "readdata", 31 0, L_0x56536a56dc50;  alias, 1 drivers
L_0x56536a56d2b0 .arith/sub 32, L_0x56536a56f250, L_0x7f0db9f3a018;
L_0x56536a56d3a0 .array/port v0x56536a55c5c0, L_0x56536a56d2b0;
L_0x56536a56d4e0 .array/port v0x56536a55c5c0, L_0x56536a56d670;
L_0x56536a56d580 .concat [ 32 1 0 0], L_0x56536a56d2b0, L_0x7f0db9f3a060;
L_0x56536a56d670 .arith/sum 33, L_0x56536a56d580, L_0x7f0db9f3a0a8;
L_0x56536a56d850 .array/port v0x56536a55c5c0, L_0x56536a56da20;
L_0x56536a56d930 .concat [ 32 1 0 0], L_0x56536a56d2b0, L_0x7f0db9f3a0f0;
L_0x56536a56da20 .arith/sum 33, L_0x56536a56d930, L_0x7f0db9f3a138;
L_0x56536a56dc50 .concat8 [ 8 8 8 8], L_0x56536a53b2b0, L_0x56536a4647b0, L_0x56536a494d10, L_0x56536a541810;
L_0x56536a56dde0 .array/port v0x56536a55c5c0, L_0x56536a56df80;
L_0x56536a56dee0 .concat [ 32 1 0 0], L_0x56536a56d2b0, L_0x7f0db9f3a180;
L_0x56536a56df80 .arith/sum 33, L_0x56536a56dee0, L_0x7f0db9f3a1c8;
S_0x56536a55af80 .scope begin, "$unm_blk_9" "$unm_blk_9" 9 13, 9 13 0, S_0x56536a55ac20;
 .timescale 0 0;
v0x56536a55b130_0 .var/i "i", 31 0;
    .scope S_0x56536a55ac20;
T_0 ;
    %fork t_1, S_0x56536a55af80;
    %jmp t_0;
    .scope S_0x56536a55af80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56536a55b130_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x56536a55b130_0;
    %cmpi/s 401, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x56536a55b130_0;
    %store/vec4a v0x56536a55c5c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56536a55b130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56536a55b130_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 9 19 "$readmemh", P_0x56536a55ae30, v0x56536a55c5c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000110010000 {0 0 0};
    %end;
    .scope S_0x56536a55ac20;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x56536a51db20;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x56536a51db20;
T_2 ;
    %wait E_0x56536a494a10;
    %load/vec4 v0x56536a5512d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x56536a551390_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x56536a550ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56536a551070, 0, 4;
    %load/vec4 v0x56536a551390_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x56536a550ed0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56536a551070, 0, 4;
    %load/vec4 v0x56536a551390_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x56536a550ed0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56536a551070, 0, 4;
    %load/vec4 v0x56536a551390_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x56536a550ed0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56536a551070, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56536a4fd6f0;
T_3 ;
    %wait E_0x56536a495a80;
    %load/vec4 v0x56536a551e50_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x56536a551840_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552010_0;
    %add;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552010_0;
    %sub;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552010_0;
    %and;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552010_0;
    %or;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552010_0;
    %xor;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x56536a552010_0;
    %store/vec4 v0x56536a552450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56536a551b80_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x56536a551b80_0;
    %load/vec4 v0x56536a5521d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.17, 5;
    %load/vec4 v0x56536a552450_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56536a552450_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56536a552450_0, 0, 32;
    %load/vec4 v0x56536a551b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56536a551b80_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %load/vec4 v0x56536a552450_0;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x56536a552010_0;
    %store/vec4 v0x56536a552450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56536a551b80_0, 0, 32;
T_3.18 ;
    %load/vec4 v0x56536a551b80_0;
    %load/vec4 v0x56536a551f30_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.19, 5;
    %load/vec4 v0x56536a552450_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56536a552450_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56536a552450_0, 0, 32;
    %load/vec4 v0x56536a551b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56536a551b80_0, 0, 32;
    %jmp T_3.18;
T_3.19 ;
    %load/vec4 v0x56536a552450_0;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x56536a552010_0;
    %ix/getv 4, v0x56536a5521d0_0;
    %shiftr 4;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x56536a552010_0;
    %load/vec4 v0x56536a551f30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x56536a552010_0;
    %ix/getv 4, v0x56536a5521d0_0;
    %shiftl 4;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x56536a552010_0;
    %load/vec4 v0x56536a551f30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552010_0;
    %cmp/s;
    %jmp/0xz  T_3.20, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56536a551940_0, 0, 32;
T_3.21 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552010_0;
    %cmp/u;
    %jmp/0xz  T_3.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56536a551940_0, 0, 32;
T_3.23 ;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56536a551cb0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x56536a551cb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56536a552370_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56536a551cb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56536a5525f0_0, 0, 32;
    %load/vec4 v0x56536a551e50_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %jmp T_3.36;
T_3.24 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552370_0;
    %add;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.36;
T_3.25 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a5525f0_0;
    %and;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.36;
T_3.26 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552010_0;
    %sub;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %load/vec4 v0x56536a551940_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
T_3.38 ;
    %jmp T_3.36;
T_3.27 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552010_0;
    %sub;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %load/vec4 v0x56536a551940_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
T_3.40 ;
    %jmp T_3.36;
T_3.28 ;
    %load/vec4 v0x56536a5520f0_0;
    %pad/u 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.41, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a551d90_0, 0, 1;
    %load/vec4 v0x56536a551f30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.43, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
    %jmp T_3.44;
T_3.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
T_3.44 ;
    %jmp T_3.42;
T_3.41 ;
    %load/vec4 v0x56536a5520f0_0;
    %pad/u 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_3.45, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a551d90_0, 0, 1;
    %load/vec4 v0x56536a551f30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.47, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
    %jmp T_3.48;
T_3.47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
T_3.48 ;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x56536a5520f0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_3.49, 4;
    %load/vec4 v0x56536a551f30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.51, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56536a551d90_0, 0, 1;
    %jmp T_3.52;
T_3.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a551d90_0, 0, 1;
T_3.52 ;
    %jmp T_3.50;
T_3.49 ;
    %load/vec4 v0x56536a5520f0_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_3.53, 4;
    %load/vec4 v0x56536a551f30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56536a551d90_0, 0, 1;
    %jmp T_3.56;
T_3.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a551d90_0, 0, 1;
T_3.56 ;
T_3.53 ;
T_3.50 ;
T_3.46 ;
T_3.42 ;
    %jmp T_3.36;
T_3.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a551d90_0, 0, 1;
    %load/vec4 v0x56536a551f30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
    %jmp T_3.58;
T_3.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
T_3.58 ;
    %jmp T_3.36;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a551d90_0, 0, 1;
    %load/vec4 v0x56536a551f30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
    %jmp T_3.60;
T_3.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a5522b0_0, 0, 1;
T_3.60 ;
    %jmp T_3.36;
T_3.31 ;
    %load/vec4 v0x56536a551cb0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.36;
T_3.32 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a5525f0_0;
    %or;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.36;
T_3.33 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a5525f0_0;
    %xor;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.36;
T_3.34 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552370_0;
    %cmp/s;
    %jmp/0xz  T_3.61, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.62;
T_3.61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56536a551940_0, 0, 32;
T_3.62 ;
    %jmp T_3.36;
T_3.35 ;
    %load/vec4 v0x56536a551f30_0;
    %load/vec4 v0x56536a552370_0;
    %cmp/u;
    %jmp/0xz  T_3.63, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56536a551940_0, 0, 32;
    %jmp T_3.64;
T_3.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56536a551940_0, 0, 32;
T_3.64 ;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56536a4fd6f0;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x56536a4fda90;
T_5 ;
    %wait E_0x56536a494a10;
    %load/vec4 v0x56536a5560f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56536a553930_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x56536a553930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56536a553930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56536a555c30, 0, 4;
    %load/vec4 v0x56536a553930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56536a553930_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56536a556290_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56536a556350_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x56536a5561b0_0;
    %load/vec4 v0x56536a556350_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56536a555c30, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56536a5565d0;
T_6 ;
    %wait E_0x56536a494a10;
    %load/vec4 v0x56536a557600_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x56536a556980_0;
    %assign/vec4 v0x56536a557100_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x56536a556980_0;
    %assign/vec4 v0x56536a5572c0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x56536a556980_0;
    %pad/u 64;
    %load/vec4 v0x56536a556a90_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x56536a557890_0, 0;
    %load/vec4 v0x56536a557890_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x56536a557100_0, 0;
    %load/vec4 v0x56536a557890_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56536a5572c0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x56536a556980_0;
    %pad/s 64;
    %load/vec4 v0x56536a556a90_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x56536a557890_0, 0;
    %load/vec4 v0x56536a557890_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x56536a557100_0, 0;
    %load/vec4 v0x56536a557890_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56536a5572c0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x56536a557cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x56536a556980_0;
    %assign/vec4 v0x56536a556c70_0, 0;
    %load/vec4 v0x56536a556a90_0;
    %pad/u 94;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56536a557020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5568c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56536a557970_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x56536a556da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a557d50_0, 0;
    %load/vec4 v0x56536a556980_0;
    %pad/u 94;
    %assign/vec4 v0x56536a557b30_0, 0;
    %load/vec4 v0x56536a556980_0;
    %pad/u 64;
    %assign/vec4 v0x56536a5576c0_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x56536a556da0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.9, 5;
    %pushi/vec4 0, 0, 94;
    %load/vec4 v0x56536a557b30_0;
    %load/vec4 v0x56536a557020_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56536a556da0_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x56536a557970_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x56536a557970_0, 0;
    %load/vec4 v0x56536a557b30_0;
    %load/vec4 v0x56536a557020_0;
    %sub;
    %assign/vec4 v0x56536a557b30_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x56536a557970_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x56536a557970_0, 0;
T_6.12 ;
    %load/vec4 v0x56536a557020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x56536a557020_0, 0;
    %load/vec4 v0x56536a556da0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.13, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a557d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a556e80_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a557d50_0, 0;
T_6.14 ;
    %load/vec4 v0x56536a556da0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x56536a556da0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x56536a556e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x56536a557970_0;
    %assign/vec4 v0x56536a5572c0_0, 0;
    %load/vec4 v0x56536a557b30_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56536a557100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a557d50_0, 0;
T_6.15 ;
T_6.10 ;
T_6.8 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x56536a557cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x56536a556980_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x56536a556a90_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %load/vec4 v0x56536a556980_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x56536a556c70_0, 0;
    %load/vec4 v0x56536a556a90_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56536a556f40_0, 0;
    %pushi/vec4 65535, 0, 64;
    %load/vec4 v0x56536a556980_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %and;
    %assign/vec4 v0x56536a557a50_0, 0;
    %load/vec4 v0x56536a556980_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x56536a5576c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a557540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a557480_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %load/vec4 v0x56536a556980_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.21, 5;
    %load/vec4 v0x56536a556980_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x56536a556c70_0, 0;
    %load/vec4 v0x56536a556a90_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56536a556f40_0, 0;
    %load/vec4 v0x56536a556980_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x56536a557a50_0, 0;
    %load/vec4 v0x56536a556980_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x56536a5576c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a557540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a557480_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0x56536a556a90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.23, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a557540_0, 0;
    %load/vec4 v0x56536a556980_0;
    %assign/vec4 v0x56536a556c70_0, 0;
    %load/vec4 v0x56536a556a90_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56536a556f40_0, 0;
    %load/vec4 v0x56536a556980_0;
    %pad/u 64;
    %assign/vec4 v0x56536a557a50_0, 0;
    %load/vec4 v0x56536a556980_0;
    %pad/u 64;
    %assign/vec4 v0x56536a5576c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a557480_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a557540_0, 0;
    %load/vec4 v0x56536a556980_0;
    %assign/vec4 v0x56536a556c70_0, 0;
    %load/vec4 v0x56536a556a90_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56536a556f40_0, 0;
    %load/vec4 v0x56536a556980_0;
    %pad/u 64;
    %assign/vec4 v0x56536a557a50_0, 0;
    %load/vec4 v0x56536a556980_0;
    %pad/u 64;
    %assign/vec4 v0x56536a5576c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a557480_0, 0;
T_6.24 ;
T_6.22 ;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5568c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a557d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a556e80_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x56536a556da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56536a557970_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0x56536a556da0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.25, 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x56536a557a50_0;
    %load/vec4 v0x56536a556f40_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56536a556da0_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v0x56536a557970_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x56536a557970_0, 0;
    %load/vec4 v0x56536a557a50_0;
    %load/vec4 v0x56536a556f40_0;
    %sub;
    %assign/vec4 v0x56536a557a50_0, 0;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0x56536a557970_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x56536a557970_0, 0;
T_6.28 ;
    %load/vec4 v0x56536a556f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x56536a556f40_0, 0;
    %load/vec4 v0x56536a556da0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.29, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a556e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a557d50_0, 0;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a557d50_0, 0;
T_6.30 ;
    %load/vec4 v0x56536a556da0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x56536a556da0_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0x56536a556e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.31, 8;
    %load/vec4 v0x56536a557480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %load/vec4 v0x56536a556980_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56536a557a50_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_6.35, 4;
    %load/vec4 v0x56536a557a50_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56536a557100_0, 0;
    %jmp T_6.36;
T_6.35 ;
    %load/vec4 v0x56536a557a50_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x56536a557100_0, 0;
T_6.36 ;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v0x56536a557a50_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x56536a557100_0, 0;
T_6.34 ;
    %load/vec4 v0x56536a557540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.37, 8;
    %load/vec4 v0x56536a557970_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x56536a5572c0_0, 0;
    %jmp T_6.38;
T_6.37 ;
    %load/vec4 v0x56536a557970_0;
    %assign/vec4 v0x56536a5572c0_0, 0;
T_6.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a557d50_0, 0;
T_6.31 ;
T_6.26 ;
T_6.18 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56536a51df10;
T_7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56536a55a890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a5590b0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x56536a51df10;
T_8 ;
    %wait E_0x56536a494a10;
    %load/vec4 v0x56536a55a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a559520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5585b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5596c0_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56536a559ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a5590b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56536a55a890_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56536a5593b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x56536a55a890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x56536a559c90_0;
    %assign/vec4 v0x56536a559900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a559520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5596c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a55a560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558670_0, 0;
    %load/vec4 v0x56536a559c90_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x56536a55a310_0, 0;
    %load/vec4 v0x56536a559c90_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x56536a55a400_0, 0;
    %load/vec4 v0x56536a559c90_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x56536a559c90_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x56536a55a930_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x56536a559c90_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x56536a55a930_0, 0;
T_8.9 ;
    %load/vec4 v0x56536a559ff0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5590b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56536a55a890_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56536a55a890_0, 0;
T_8.11 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x56536a559f00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %jmp T_8.34;
T_8.12 ;
    %load/vec4 v0x56536a55a0b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56536a559900_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x56536a5584d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558be0_0, 0;
    %jmp T_8.34;
T_8.13 ;
    %load/vec4 v0x56536a557f30_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.45, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.47, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.48, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.49, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.50, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.51, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.52, 6;
    %jmp T_8.53;
T_8.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.53;
T_8.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.53;
T_8.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.53;
T_8.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.53;
T_8.39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.53;
T_8.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.53;
T_8.41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.53;
T_8.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.53;
T_8.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.53;
T_8.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.53;
T_8.45 ;
    %load/vec4 v0x56536a55a190_0;
    %assign/vec4 v0x56536a5584d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558be0_0, 0;
    %jmp T_8.53;
T_8.46 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %load/vec4 v0x56536a55a0b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56536a55a4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %load/vec4 v0x56536a55a190_0;
    %assign/vec4 v0x56536a5584d0_0, 0;
    %jmp T_8.53;
T_8.47 ;
    %jmp T_8.53;
T_8.48 ;
    %jmp T_8.53;
T_8.49 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558a30_0, 0;
    %jmp T_8.53;
T_8.50 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558a30_0, 0;
    %jmp T_8.53;
T_8.51 ;
    %load/vec4 v0x56536a558670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.54, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5585b0_0, 0;
    %jmp T_8.55;
T_8.54 ;
    %load/vec4 v0x56536a5585b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.56, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a5585b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558730_0, 0;
    %jmp T_8.57;
T_8.56 ;
    %load/vec4 v0x56536a558730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558730_0, 0;
T_8.58 ;
    %load/vec4 v0x56536a558800_0;
    %assign/vec4 v0x56536a558670_0, 0;
T_8.57 ;
T_8.55 ;
    %jmp T_8.53;
T_8.52 ;
    %load/vec4 v0x56536a558670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5585b0_0, 0;
    %jmp T_8.61;
T_8.60 ;
    %load/vec4 v0x56536a5585b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a5585b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558730_0, 0;
    %jmp T_8.63;
T_8.62 ;
    %load/vec4 v0x56536a558730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558730_0, 0;
T_8.64 ;
    %load/vec4 v0x56536a558800_0;
    %assign/vec4 v0x56536a558670_0, 0;
T_8.63 ;
T_8.61 ;
    %jmp T_8.53;
T_8.53 ;
    %pop/vec4 1;
    %jmp T_8.34;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x56536a55a930_0, 0;
    %load/vec4 v0x56536a55a0b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56536a55a4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %load/vec4 v0x56536a55a0b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56536a559900_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x56536a5584d0_0, 0;
    %jmp T_8.34;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.34;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.34;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.34;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.34;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.34;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.34;
T_8.21 ;
    %load/vec4 v0x56536a55a190_0;
    %load/vec4 v0x56536a559900_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x56536a559900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x56536a559450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a559520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5596c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %jmp T_8.34;
T_8.22 ;
    %load/vec4 v0x56536a55a190_0;
    %load/vec4 v0x56536a559900_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x56536a559900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x56536a559450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a559520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5596c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %jmp T_8.34;
T_8.23 ;
    %load/vec4 v0x56536a55a190_0;
    %load/vec4 v0x56536a559900_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x56536a559900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x56536a559450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a559520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5596c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %jmp T_8.34;
T_8.24 ;
    %load/vec4 v0x56536a55a190_0;
    %load/vec4 v0x56536a559900_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x56536a559900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x56536a559450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a559520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5596c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %jmp T_8.34;
T_8.25 ;
    %load/vec4 v0x56536a55a190_0;
    %load/vec4 v0x56536a559900_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x56536a559900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x56536a559450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a559520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5596c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %jmp T_8.34;
T_8.26 ;
    %load/vec4 v0x56536a55a190_0;
    %load/vec4 v0x56536a559900_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x56536a559900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x56536a559450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a559520_0, 0;
    %load/vec4 v0x56536a55a190_0;
    %load/vec4 v0x56536a559900_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x56536a559e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5596c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %jmp T_8.34;
T_8.27 ;
    %load/vec4 v0x56536a55a190_0;
    %load/vec4 v0x56536a559900_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x56536a559900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x56536a559450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a559520_0, 0;
    %load/vec4 v0x56536a55a190_0;
    %load/vec4 v0x56536a559900_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x56536a559e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a5596c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %jmp T_8.34;
T_8.28 ;
    %load/vec4 v0x56536a55a190_0;
    %load/vec4 v0x56536a559900_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x56536a559900_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x56536a559450_0, 0;
    %load/vec4 v0x56536a55a250_0;
    %assign/vec4 v0x56536a559790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a5596c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a559520_0, 0;
    %jmp T_8.34;
T_8.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %load/vec4 v0x56536a55a7f0_0;
    %assign/vec4 v0x56536a558430_0, 0;
    %jmp T_8.34;
T_8.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %load/vec4 v0x56536a55a7f0_0;
    %assign/vec4 v0x56536a558430_0, 0;
    %jmp T_8.34;
T_8.31 ;
    %load/vec4 v0x56536a55a7f0_0;
    %assign/vec4 v0x56536a558430_0, 0;
    %load/vec4 v0x56536a559d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.66, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x56536a55a930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %load/vec4 v0x56536a55a0b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56536a55a4a0_0, 0;
T_8.66 ;
    %jmp T_8.34;
T_8.32 ;
    %load/vec4 v0x56536a55a7f0_0;
    %assign/vec4 v0x56536a558430_0, 0;
    %load/vec4 v0x56536a559d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.68, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x56536a55a930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %load/vec4 v0x56536a55a0b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56536a55a4a0_0, 0;
T_8.68 ;
    %jmp T_8.34;
T_8.33 ;
    %load/vec4 v0x56536a55a7f0_0;
    %assign/vec4 v0x56536a558430_0, 0;
    %load/vec4 v0x56536a559d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.70, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a558e80_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x56536a55a930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %load/vec4 v0x56536a55a0b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56536a55a4a0_0, 0;
T_8.70 ;
    %jmp T_8.34;
T_8.34 ;
    %pop/vec4 1;
    %load/vec4 v0x56536a5585b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.72, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56536a55a890_0, 0;
T_8.72 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x56536a5585b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.74, 8;
    %load/vec4 v0x56536a559170_0;
    %assign/vec4 v0x56536a559240_0, 0;
    %load/vec4 v0x56536a558e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.76, 8;
    %load/vec4 v0x56536a559f00_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.78, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.79, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.80, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.81, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.82, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.83, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.84, 6;
    %jmp T_8.85;
T_8.78 ;
    %load/vec4 v0x56536a5595f0_0;
    %assign/vec4 v0x56536a55a4a0_0, 0;
    %jmp T_8.85;
T_8.79 ;
    %load/vec4 v0x56536a5595f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x56536a5595f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56536a55a4a0_0, 0;
    %jmp T_8.85;
T_8.80 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56536a5595f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56536a55a4a0_0, 0;
    %jmp T_8.85;
T_8.81 ;
    %load/vec4 v0x56536a5595f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x56536a5595f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56536a55a4a0_0, 0;
    %jmp T_8.85;
T_8.82 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x56536a5595f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56536a55a4a0_0, 0;
    %jmp T_8.85;
T_8.83 ;
    %load/vec4 v0x56536a55a250_0;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x56536a559e40_0;
    %addi 1, 0, 32;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %and;
    %load/vec4 v0x56536a5595f0_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x56536a559e40_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %assign/vec4 v0x56536a55a4a0_0, 0;
    %jmp T_8.85;
T_8.84 ;
    %load/vec4 v0x56536a55a250_0;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x56536a559e40_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %and;
    %load/vec4 v0x56536a5595f0_0;
    %load/vec4 v0x56536a559e40_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %add;
    %assign/vec4 v0x56536a55a4a0_0, 0;
    %jmp T_8.85;
T_8.85 ;
    %pop/vec4 1;
    %jmp T_8.77;
T_8.76 ;
    %load/vec4 v0x56536a558a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.86, 8;
    %load/vec4 v0x56536a5588d0_0;
    %assign/vec4 v0x56536a55a4a0_0, 0;
    %jmp T_8.87;
T_8.86 ;
    %load/vec4 v0x56536a558430_0;
    %nor/r;
    %load/vec4 v0x56536a558be0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.88, 8;
    %load/vec4 v0x56536a558270_0;
    %assign/vec4 v0x56536a55a4a0_0, 0;
T_8.88 ;
T_8.87 ;
T_8.77 ;
    %load/vec4 v0x56536a55aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.90, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55a560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a55aa00_0, 0;
    %jmp T_8.91;
T_8.90 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a55a560_0, 0;
T_8.91 ;
    %load/vec4 v0x56536a559860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.92, 8;
    %load/vec4 v0x56536a5584d0_0;
    %assign/vec4 v0x56536a559ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a558430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a559860_0, 0;
    %jmp T_8.93;
T_8.92 ;
    %load/vec4 v0x56536a558430_0;
    %load/vec4 v0x56536a558be0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.94, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a559860_0, 0;
    %load/vec4 v0x56536a55a0b0_0;
    %assign/vec4 v0x56536a559ff0_0, 0;
    %jmp T_8.95;
T_8.94 ;
    %load/vec4 v0x56536a55a0b0_0;
    %assign/vec4 v0x56536a559ff0_0, 0;
T_8.95 ;
T_8.93 ;
    %load/vec4 v0x56536a558430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.96, 8;
    %load/vec4 v0x56536a55a0b0_0;
    %load/vec4 v0x56536a5581b0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x56536a5581b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x56536a5584d0_0, 0;
T_8.96 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56536a55a890_0, 0;
    %jmp T_8.75;
T_8.74 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56536a55a890_0, 0;
T_8.75 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56536a517a70;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56536a55c920_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x56536a55c920_0;
    %nor/r;
    %store/vec4 v0x56536a55c920_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x56536a55c920_0;
    %nor/r;
    %store/vec4 v0x56536a55c920_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$fatal", 32'sb00000000000000000000000000000010, "CPU Timed Out, Infinite Loop", P_0x56536a4f54c0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x56536a517a70;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a55d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55c9c0_0, 0;
    %wait E_0x56536a494a10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56536a55d200_0, 0;
    %wait E_0x56536a494a10;
    %delay 100, 0;
    %load/vec4 v0x56536a55cb60_0;
    %load/vec4 v0x56536a55cd40_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 45 "$error" {0 0 0};
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56536a55d200_0, 0;
    %wait E_0x56536a494a10;
    %load/vec4 v0x56536a55c850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 50 "$display", "CPU signal active != 1 after reset" {0 0 0};
T_10.3 ;
T_10.4 ;
    %load/vec4 v0x56536a55c850_0;
    %flag_set/vec4 8;
    %jmp/0xz T_10.5, 8;
    %wait E_0x56536a494a10;
    %load/vec4 v0x56536a55cb60_0;
    %load/vec4 v0x56536a55cd40_0;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 55 "$error" {0 0 0};
T_10.7 ;
    %load/vec4 v0x56536a55cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x56536a55cf20_0;
    %load/vec4 v0x56536a55cac0_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 57 "$error" {0 0 0};
T_10.11 ;
T_10.8 ;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x56536a55d0f0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call/w 3 66 "$fatal", 32'sb00000000000000000000000000000001, "Reference Outputs do not match Testbench Output: %d, %d", v0x56536a55d0f0_0, P_0x56536a4f5480 {0 0 0};
T_10.12 ;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test/mips_cpu_harvard_tb.v";
    "test/mips_cpu_dMemory.v";
    "rtl//mips_cpu_harvard.v";
    "rtl//mips_cpu/mips_cpu_ALU.v";
    "rtl//mips_cpu/mips_cpu_regs.v";
    "rtl//mips_cpu/mips_cpu_hilo.v";
    "test/mips_cpu_iMemory.v";
