INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/Eget arbeid/Lab01Arkitektur/project_1/project_1.srcs/sources_1/new/Lab01.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab01'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/Eget arbeid/Lab01Arkitektur/project_1/project_1.srcs/sources_1/new/Lab01part2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab01part2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/Eget arbeid/Lab01Arkitektur/project_1/project_1.srcs/sim_1/new/Lab01part2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab01part2_tb'
